Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Mar 31 17:06:37 2017
| Host         : spikepig.dhcp.lbl.gov running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.258        0.000                      0                27144        0.043        0.000                      0                27032        0.000        0.000                       0                 11274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
startupEosClk_x0y0                                                     {0.000 500.000}      1000.000        1.000           
sys_clk                                                                {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                                                          {0.000 5.000}        10.000          100.000         
  clk_100mhz                                                           {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y0                                                      {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y0                                                {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y0                                                      {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y0                                                {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                              {0.000 5.000}        10.000          100.000         
  userclk1                                                             {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           25.868        0.000                      0                  531        0.044        0.000                      0                  531       14.232        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.749        0.000                      0                    1        0.569        0.000                      0                    1       29.650        0.000                       0                     2  
startupEosClk_x0y0                                                         499.570        0.000                      0                    1        0.355        0.000                      0                    1      499.650        0.000                       0                     2  
sys_clk                                                                      9.029        0.000                      0                   28        0.172        0.000                      0                   28        4.358        0.000                       0                    43  
txoutclk_x0y0                                                                                                                                                                                                            3.000        0.000                       0                     3  
  clk_100mhz                                                                 3.317        0.000                      0                  215        0.106        0.000                      0                  215        0.000        0.000                       0                   138  
  clk_125mhz_x0y0                                                            4.692        0.000                      0                  887        0.108        0.000                      0                  887        2.286        0.000                       0                   382  
    clk_125mhz_mux_x0y0                                                      4.297        0.000                      0                 2883        0.046        0.000                      0                 2883        3.600        0.000                       0                  1283  
  clk_250mhz_x0y0                                                                                                                                                                                                        2.592        0.000                       0                     2  
    clk_250mhz_mux_x0y0                                                      0.304        0.000                      0                 2883        0.046        0.000                      0                 2883        0.000        0.000                       0                  1283  
  mmcm_fb                                                                                                                                                                                                                8.929        0.000                       0                     2  
  userclk1                                                                   0.312        0.000                      0                18358        0.043        0.000                      0                18264        0.000        0.000                       0                  9147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.928        0.000                      0                   18        0.259        0.000                      0                   18  
userclk1                                                             clk_100mhz                                                                 3.290        0.000                      0                    9                                                                        
clk_125mhz_mux_x0y0                                                  clk_125mhz_x0y0                                                            5.997        0.000                      0                   14        0.290        0.000                      0                   14  
clk_250mhz_mux_x0y0                                                  clk_125mhz_x0y0                                                            1.877        0.000                      0                   14        0.098        0.000                      0                   14  
clk_125mhz_x0y0                                                      clk_125mhz_mux_x0y0                                                        6.377        0.000                      0                    5        0.295        0.000                      0                    5  
clk_125mhz_x0y0                                                      clk_250mhz_mux_x0y0                                                        2.257        0.000                      0                    5        0.104        0.000                      0                    5  
clk_100mhz                                                           userclk1                                                                   9.395        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_100mhz                                                         clk_100mhz                                                               8.545        0.000                      0                    4        0.273        0.000                      0                    4  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.617        0.000                      0                  102        0.265        0.000                      0                  102  
**async_default**                                                  userclk1                                                           userclk1                                                                 0.258        0.000                      0                 4079        0.097        0.000                      0                 4079  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.480ns (12.723%)  route 3.293ns (87.277%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.460     5.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I3_O)        0.049     6.029 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.638     6.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X41Y164        FDRE (Setup_fdre_C_CE)      -0.294    32.535    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         32.535    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 25.868    

Slack (MET) :             25.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.480ns (12.723%)  route 3.293ns (87.277%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.460     5.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I3_O)        0.049     6.029 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.638     6.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X41Y164        FDRE (Setup_fdre_C_CE)      -0.294    32.535    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         32.535    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 25.868    

Slack (MET) :             25.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.480ns (12.723%)  route 3.293ns (87.277%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.460     5.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I3_O)        0.049     6.029 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.638     6.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X41Y164        FDRE (Setup_fdre_C_CE)      -0.294    32.535    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         32.535    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 25.868    

Slack (MET) :             25.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.480ns (12.723%)  route 3.293ns (87.277%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.460     5.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I3_O)        0.049     6.029 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.638     6.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X41Y164        FDRE (Setup_fdre_C_CE)      -0.294    32.535    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         32.535    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 25.868    

Slack (MET) :             25.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.480ns (12.723%)  route 3.293ns (87.277%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.460     5.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I3_O)        0.049     6.029 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.638     6.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X41Y164        FDRE (Setup_fdre_C_CE)      -0.294    32.535    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         32.535    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 25.868    

Slack (MET) :             25.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.480ns (12.723%)  route 3.293ns (87.277%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.460     5.980    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I3_O)        0.049     6.029 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.638     6.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X41Y164        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X41Y164        FDRE (Setup_fdre_C_CE)      -0.294    32.535    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         32.535    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 25.868    

Slack (MET) :             26.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.481ns (13.284%)  route 3.140ns (86.716%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 32.507 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.667     6.187    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I0_O)        0.050     6.237 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.278     6.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.081    32.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.335    32.842    
                         clock uncertainty           -0.035    32.807    
    SLICE_X37Y166        FDCE (Setup_fdce_C_CE)      -0.290    32.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         32.517    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 26.002    

Slack (MET) :             26.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.481ns (13.284%)  route 3.140ns (86.716%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 32.507 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.667     6.187    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I0_O)        0.050     6.237 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.278     6.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.081    32.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.335    32.842    
                         clock uncertainty           -0.035    32.807    
    SLICE_X37Y166        FDCE (Setup_fdce_C_CE)      -0.290    32.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         32.517    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 26.002    

Slack (MET) :             26.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.481ns (13.284%)  route 3.140ns (86.716%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 32.507 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.667     6.187    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I0_O)        0.050     6.237 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.278     6.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.081    32.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.335    32.842    
                         clock uncertainty           -0.035    32.807    
    SLICE_X37Y166        FDCE (Setup_fdce_C_CE)      -0.290    32.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         32.517    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 26.002    

Slack (MET) :             26.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.481ns (13.284%)  route 3.140ns (86.716%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 32.507 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.652     4.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.043     4.869 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          0.608     5.476    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X40Y163        LUT3 (Prop_lut3_I1_O)        0.043     5.519 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.667     6.187    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X37Y165        LUT4 (Prop_lut4_I0_O)        0.050     6.237 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.278     6.515    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X36Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.081    32.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X36Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.335    32.842    
                         clock uncertainty           -0.035    32.807    
    SLICE_X36Y166        FDCE (Setup_fdce_C_CE)      -0.290    32.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         32.517    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 26.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y159        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDCE (Prop_fdce_C_Q)         0.091     1.476 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     1.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X46Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.737     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.336     1.396    
    SLICE_X46Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.492    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X45Y158        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y158        FDCE (Prop_fdce_C_Q)         0.100     1.485 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.103     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X44Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.737     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X44Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.333     1.399    
    SLICE_X44Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.222%)  route 0.060ns (39.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y159        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDCE (Prop_fdce_C_Q)         0.091     1.476 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     1.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X46Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.737     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.336     1.396    
    SLICE_X46Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X45Y158        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y158        FDCE (Prop_fdce_C_Q)         0.100     1.485 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.102     1.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X44Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.737     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X44Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.333     1.399    
    SLICE_X44Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.059%)  route 0.100ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X45Y158        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y158        FDCE (Prop_fdce_C_Q)         0.100     1.485 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.100     1.585    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X44Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.737     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X44Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.333     1.399    
    SLICE_X44Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X47Y159        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDCE (Prop_fdce_C_Q)         0.091     1.476 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.097     1.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X44Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.737     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X44Y159        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.333     1.399    
    SLICE_X44Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     1.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.530     1.381    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X49Y157        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y157        FDCE (Prop_fdce_C_Q)         0.100     1.481 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X49Y157        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.734     1.729    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X49Y157        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.348     1.381    
    SLICE_X49Y157        FDCE (Hold_fdce_C_D)         0.047     1.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.530     1.381    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X49Y158        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y158        FDCE (Prop_fdce_C_Q)         0.100     1.481 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.536    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X49Y158        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.734     1.729    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X49Y158        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.348     1.381    
    SLICE_X49Y158        FDCE (Hold_fdce_C_D)         0.047     1.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.538     1.389    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X37Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y155        FDCE (Prop_fdce_C_Q)         0.100     1.489 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     1.544    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X37Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.742     1.737    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X37Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.348     1.389    
    SLICE_X37Y155        FDCE (Hold_fdce_C_D)         0.047     1.436    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.532     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X37Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        FDCE (Prop_fdce_C_Q)         0.100     1.483 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.538    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X37Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.734     1.729    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X37Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.346     1.383    
    SLICE_X37Y167        FDCE (Hold_fdce_C_D)         0.047     1.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         30.000      28.591     BUFGCTRL_X0Y0  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X38Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X41Y152  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X38Y153  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X40Y153  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X37Y158  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X37Y157  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X37Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X37Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X37Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X46Y158  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X46Y158  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X44Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X46Y158  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X46Y158  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.266ns (22.277%)  route 0.928ns (77.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 62.428 - 60.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.623     3.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.679 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.305     3.985    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.257    61.257    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    61.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.088    62.428    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.363    62.791    
                         clock uncertainty           -0.035    62.755    
    SLICE_X39Y150        FDCE (Setup_fdce_C_D)       -0.022    62.733    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.733    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                 58.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.017%)  route 0.481ns (78.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.323     1.754    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.028     1.782 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.158     1.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.897     0.897    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.927 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.742     1.669    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.337     1.332    
    SLICE_X39Y150        FDCE (Hold_fdce_C_D)         0.040     1.372    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.569    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         60.000      58.591     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            0.700         60.000      59.300     SLICE_X39Y150  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X39Y150  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X39Y150  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X39Y150  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X39Y150  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  startupEosClk_x0y0
  To Clock:  startupEosClk_x0y0

Setup :            0  Failing Endpoints,  Worst Slack      499.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             499.570ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
                            (falling edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             startupEosClk_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (startupEosClk_x0y0 rise@1000.000ns - startupEosClk_x0y0 fall@500.000ns)
  Data Path Delay:        0.537ns  (logic 0.208ns (38.758%)  route 0.329ns (61.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 1001.545 - 1000.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 501.622 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock startupEosClk_x0y0 fall edge)
                                                    500.000   500.000 f  
    STARTUP_X0Y0         STARTUPE2                    0.000   500.000 f  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           1.622   501.622    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X75Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y151        FDRE (Prop_fdre_C_Q)         0.165   501.787 r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/Q
                         net (fo=1, routed)           0.329   502.116    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start
    SLICE_X76Y151        LUT2 (Prop_lut2_I0_O)        0.043   502.159 r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1/O
                         net (fo=1, routed)           0.000   502.159    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1_n_0
    SLICE_X76Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock startupEosClk_x0y0 rise edge)
                                                   1000.000  1000.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000  1000.000 r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           1.545  1001.545    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X76Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                         clock pessimism              0.222  1001.767    
                         clock uncertainty           -0.035  1001.732    
    SLICE_X76Y151        FDRE (Setup_fdre_C_D)       -0.003  1001.729    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg
  -------------------------------------------------------------------
                         required time                       1001.729    
                         arrival time                        -502.159    
  -------------------------------------------------------------------
                         slack                                499.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             startupEosClk_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (startupEosClk_x0y0 rise@0.000ns - startupEosClk_x0y0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.111ns (27.883%)  route 0.287ns (72.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock startupEosClk_x0y0 rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           1.013     1.013    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X76Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y151        FDRE (Prop_fdre_C_Q)         0.083     1.096 r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/Q
                         net (fo=2, routed)           0.287     1.383    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end
    SLICE_X76Y151        LUT2 (Prop_lut2_I1_O)        0.028     1.411 r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1/O
                         net (fo=1, routed)           0.000     1.411    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1_n_0
    SLICE_X76Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock startupEosClk_x0y0 rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           1.190     1.190    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X76Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                         clock pessimism             -0.177     1.013    
    SLICE_X76Y151        FDRE (Hold_fdre_C_D)         0.043     1.056    pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         startupEosClk_x0y0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.700         1000.000    999.300    SLICE_X76Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         1000.000    999.300    SLICE_X75Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X76Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X76Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X75Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X75Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X75Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X76Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X76Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X75Y151  pcie_7x_0_i/U0/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.787 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    1.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.419     4.972    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y230        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y230        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.972 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.972    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.253    13.787    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.185    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X98Y230        FDRE (Setup_fdre_C_D)        0.064    15.000    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 13.795 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.430     4.983    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y243        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y243        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.983 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.983    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y243        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.261    13.795    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y243        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.188    14.983    
                         clock uncertainty           -0.035    14.947    
    SLICE_X98Y243        FDRE (Setup_fdre_C_D)        0.064    15.011    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.431     4.984    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y244        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y244        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.984 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.984    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y244        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.262    13.796    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y244        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.188    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X98Y244        FDRE (Setup_fdre_C_D)        0.064    15.012    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 13.788 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.421     4.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y232        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y232        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.974 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y232        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.254    13.788    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y232        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.186    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X98Y232        FDRE (Setup_fdre_C_D)        0.064    15.002    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 13.790 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.423     4.976    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y215        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y215        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.976 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.976    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y215        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.256    13.790    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y215        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.186    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X98Y215        FDRE (Setup_fdre_C_D)        0.064    15.004    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 13.788 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.421     4.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y217        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y217        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.974 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y217        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.254    13.788    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y217        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.186    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X98Y217        FDRE (Setup_fdre_C_D)        0.064    15.002    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 13.795 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.430     4.983    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y206        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y206        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.983 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.983    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X98Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.261    13.795    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.188    14.983    
                         clock uncertainty           -0.035    14.947    
    SLICE_X98Y206        FDRE (Setup_fdre_C_D)        0.064    15.011    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.431     4.984    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y204        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.984 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.984    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X98Y204        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.262    13.796    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y204        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.188    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X98Y204        FDRE (Setup_fdre_C_D)        0.064    15.012    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 13.788 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.421     4.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y232        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y232        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.711 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.711    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y232        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.254    13.788    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y232        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.186    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X98Y232        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    14.902    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.788ns = ( 13.788 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    1.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.105     3.460    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     3.553 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.421     4.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y217        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y217        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.711 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.711    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X98Y217        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    D6                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.033    12.451    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.534 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.254    13.788    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y217        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.186    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X98Y217        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    14.902    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  9.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.636     1.636    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y230        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y230        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.907 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.907    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y230        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.858     2.191    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y230        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.555     1.636    
    SLICE_X98Y230        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.735    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.640     1.640    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y215        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y215        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.911 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.911    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y215        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.862     2.195    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y215        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.555     1.640    
    SLICE_X98Y215        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.739    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.638     1.638    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y232        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y232        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.909 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.909    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y232        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.860     2.193    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y232        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.555     1.638    
    SLICE_X98Y232        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.737    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.638     1.638    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y217        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y217        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.909 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.909    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y217        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.860     2.193    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y217        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.555     1.638    
    SLICE_X98Y217        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.737    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.644     1.644    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y243        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y243        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.915 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.915    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y243        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.868     2.201    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y243        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.557     1.644    
    SLICE_X98Y243        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.743    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.644     1.644    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y244        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y244        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.915 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.915    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y244        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.868     2.201    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y244        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.557     1.644    
    SLICE_X98Y244        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.743    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.644     1.644    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y206        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y206        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.915 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.915    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X98Y206        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.868     2.201    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y206        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.557     1.644    
    SLICE_X98Y206        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.743    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.644     1.644    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y204        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y204        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.915 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.915    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X98Y204        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.868     2.201    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y204        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.557     1.644    
    SLICE_X98Y204        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.743    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.636     1.636    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y230        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y230        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.912 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.912    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y230        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.858     2.191    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y230        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.555     1.636    
    SLICE_X98Y230        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.738    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.533     0.974    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.640     1.640    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y215        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y215        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.916 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.916    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X98Y215        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    D6                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    D6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.571     1.303    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.333 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.862     2.195    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X98Y215        SRLC32E                                      r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.555     1.640    
    SLICE_X98Y215        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.742    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y20      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X0Y2    refclk_ibuf/I
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X98Y215       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X98Y217       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X98Y243       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y215       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y215       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y215       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y217       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y217       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y217       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y217       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y243       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y243       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y243       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y215       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y215       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y215       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y243       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y243       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y243       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y244       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y244       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y244       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X98Y244       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y21      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3     pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3     pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/RDWRB_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.259ns (22.116%)  route 0.912ns (77.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X50Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/RDWRB_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.259     5.675 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/RDWRB_OUT_reg/Q
                         net (fo=1, routed)           0.912     6.587    pcie_7x_0_i/U0/inst/icap_rdwrb_wire
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356     9.904    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/CSIB_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.223ns (17.603%)  route 1.044ns (82.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X51Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/CSIB_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y151        FDRE (Prop_fdre_C_Q)         0.223     5.639 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/CSIB_OUT_reg/Q
                         net (fo=1, routed)           1.044     6.683    pcie_7x_0_i/U0/inst/icap_csib_wire
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -3.510    11.750    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/I[0]
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.223ns (16.460%)  route 1.132ns (83.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X53Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153        FDRE (Prop_fdre_C_Q)         0.223     5.639 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[0]/Q
                         net (fo=1, routed)           1.132     6.771    pcie_7x_0_i/U0/inst/icap_i_wire[0]
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/I[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[0])
                                                     -2.378    12.882    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/I[8]
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.236ns (18.769%)  route 1.021ns (81.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X50Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y153        FDRE (Prop_fdre_C_Q)         0.236     5.652 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[8]/Q
                         net (fo=1, routed)           1.021     6.673    pcie_7x_0_i/U0/inst/icap_i_wire[8]
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/I[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[8])
                                                     -2.459    12.801    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/I[4]
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.236ns (18.886%)  route 1.014ns (81.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X50Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y153        FDRE (Prop_fdre_C_Q)         0.236     5.652 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[4]/Q
                         net (fo=1, routed)           1.014     6.666    pcie_7x_0_i/U0/inst/icap_i_wire[4]
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/I[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[4])
                                                     -2.461    12.799    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/I[13]
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.223ns (17.054%)  route 1.085ns (82.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X52Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y153        FDRE (Prop_fdre_C_Q)         0.223     5.639 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[13]/Q
                         net (fo=1, routed)           1.085     6.724    pcie_7x_0_i/U0/inst/icap_i_wire[13]
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/I[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[13])
                                                     -2.378    12.882    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/I[1]
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.223ns (17.134%)  route 1.078ns (82.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X53Y152        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDRE (Prop_fdre_C_Q)         0.223     5.639 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[1]/Q
                         net (fo=1, routed)           1.078     6.717    pcie_7x_0_i/U0/inst/icap_i_wire[1]
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/I[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[1])
                                                     -2.378    12.882    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/I[29]
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.259ns (20.008%)  route 1.035ns (79.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X50Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y153        FDRE (Prop_fdre_C_Q)         0.259     5.675 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[29]/Q
                         net (fo=1, routed)           1.035     6.710    pcie_7x_0_i/U0/inst/icap_i_wire[29]
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/I[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[29])
                                                     -2.378    12.882    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.710    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/I[20]
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.223ns (17.271%)  route 1.068ns (82.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X53Y151        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y151        FDRE (Prop_fdre_C_Q)         0.223     5.639 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[20]/Q
                         net (fo=1, routed)           1.068     6.707    pcie_7x_0_i/U0/inst/icap_i_wire[20]
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/I[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[20])
                                                     -2.378    12.882    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/ICAPE2_inst/I[30]
                            (rising edge-triggered cell ICAPE2 clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.259ns (20.221%)  route 1.022ns (79.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.215     5.416    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X50Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y153        FDRE (Prop_fdre_C_Q)         0.259     5.675 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/I_OUT_reg[30]/Q
                         net (fo=1, routed)           1.022     6.697    pcie_7x_0_i/U0/inst/icap_i_wire[30]
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/I[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.132    14.969    pcie_7x_0_i/U0/inst/int_icap_clk
    ICAP_X0Y1            ICAPE2                                       r  pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
                         clock pessimism              0.364    15.333    
                         clock uncertainty           -0.074    15.260    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[30])
                                                     -2.378    12.882    pcie_7x_0_i/U0/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  6.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.558     2.331    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDCE (Prop_fdce_C_Q)         0.100     2.431 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     2.486    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.762     2.859    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.528     2.331    
    SLICE_X81Y160        FDCE (Hold_fdce_C_D)         0.049     2.380    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/icap_pipeline_i/rst_n_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/icap_pipeline_i/rst_n_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.527     2.300    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X51Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/rst_n_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_fdre_C_Q)         0.100     2.400 r  pcie_7x_0_i/U0/inst/icap_pipeline_i/rst_n_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.455    pcie_7x_0_i/U0/inst/icap_pipeline_i/rst_n_reg1
    SLICE_X51Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/rst_n_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.731     2.828    pcie_7x_0_i/U0/inst/icap_pipeline_i/CLK
    SLICE_X51Y153        FDRE                                         r  pcie_7x_0_i/U0/inst/icap_pipeline_i/rst_n_reg2_reg/C
                         clock pessimism             -0.528     2.300    
    SLICE_X51Y153        FDRE (Hold_fdre_C_D)         0.047     2.347    pcie_7x_0_i/U0/inst/icap_pipeline_i/rst_n_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.558     2.331    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDCE (Prop_fdce_C_Q)         0.100     2.431 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.486    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.762     2.859    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.528     2.331    
    SLICE_X81Y161        FDCE (Hold_fdce_C_D)         0.047     2.378    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.558     2.331    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDCE (Prop_fdce_C_Q)         0.100     2.431 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.486    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.762     2.859    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.528     2.331    
    SLICE_X81Y160        FDCE (Hold_fdce_C_D)         0.047     2.378    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.559     2.332    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y159        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDCE (Prop_fdce_C_Q)         0.100     2.432 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.487    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X81Y159        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.763     2.860    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y159        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.528     2.332    
    SLICE_X81Y159        FDCE (Hold_fdce_C_D)         0.047     2.379    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.558     2.331    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDCE (Prop_fdce_C_Q)         0.100     2.431 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.486    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.762     2.859    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.528     2.331    
    SLICE_X81Y160        FDCE (Hold_fdce_C_D)         0.047     2.378    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.558     2.331    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDCE (Prop_fdce_C_Q)         0.100     2.431 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     2.486    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.762     2.859    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.528     2.331    
    SLICE_X81Y161        FDCE (Hold_fdce_C_D)         0.047     2.378    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.558     2.331    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y161        FDCE (Prop_fdce_C_Q)         0.100     2.431 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.486    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.762     2.859    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.528     2.331    
    SLICE_X81Y161        FDCE (Hold_fdce_C_D)         0.044     2.375    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.558     2.331    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y160        FDCE (Prop_fdce_C_Q)         0.100     2.431 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     2.486    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.762     2.859    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.528     2.331    
    SLICE_X81Y160        FDCE (Hold_fdce_C_D)         0.044     2.375    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.558     2.331    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y160        FDCE (Prop_fdce_C_Q)         0.100     2.431 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.060     2.491    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X80Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.762     2.859    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X80Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.528     2.331    
    SLICE_X80Y160        FDCE (Hold_fdce_C_D)         0.047     2.378    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        10.000      0.000      ICAP_X0Y1        pcie_7x_0_i/U0/inst/ICAPE2_inst/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y72     pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592      BUFGCTRL_X0Y19   pcie_7x_0_i/U0/inst/icap_clock_bufg/I0
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X88Y160    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X79Y159    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X79Y158    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X79Y157    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X79Y157    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X79Y158    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X79Y159    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X79Y158    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X79Y157    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X79Y157    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X79Y158    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X81Y161    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X81Y161    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X81Y160    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X81Y159    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X80Y160    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y159    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y159    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y159    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y159    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y160    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y160    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y160    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y160    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X88Y160    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X74Y159    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.236ns (9.129%)  route 2.349ns (90.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.349     8.198    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X100Y192       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.131    12.968    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X100Y192       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[3]/C
                         clock pessimism              0.377    13.345    
                         clock uncertainty           -0.071    13.274    
    SLICE_X100Y192       FDRE (Setup_fdre_C_R)       -0.384    12.890    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.236ns (9.425%)  route 2.268ns (90.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.268     8.117    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X100Y193       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.131    12.968    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X100Y193       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism              0.377    13.345    
                         clock uncertainty           -0.071    13.274    
    SLICE_X100Y193       FDRE (Setup_fdre_C_R)       -0.384    12.890    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.236ns (9.464%)  route 2.258ns (90.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.258     8.107    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X99Y192        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.131    12.968    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y192        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]/C
                         clock pessimism              0.377    13.345    
                         clock uncertainty           -0.071    13.274    
    SLICE_X99Y192        FDRE (Setup_fdre_C_R)       -0.384    12.890    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.236ns (9.751%)  route 2.184ns (90.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.184     8.033    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X100Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X100Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X100Y194       FDRE (Setup_fdre_C_R)       -0.384    12.891    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.236ns (9.751%)  route 2.184ns (90.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.184     8.033    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X100Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X100Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X100Y194       FDRE (Setup_fdre_C_R)       -0.384    12.891    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/load_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.236ns (9.751%)  route 2.184ns (90.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.184     8.033    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X100Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/load_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X100Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/load_cnt_reg[0]/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X100Y194       FDRE (Setup_fdre_C_R)       -0.384    12.891    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/load_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.236ns (9.759%)  route 2.182ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.182     8.031    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X101Y194       FDRE (Setup_fdre_C_R)       -0.384    12.891    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.236ns (9.759%)  route 2.182ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.182     8.031    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[3]/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X101Y194       FDRE (Setup_fdre_C_R)       -0.384    12.891    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.236ns (9.759%)  route 2.182ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.182     8.031    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[7]/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X101Y194       FDRE (Setup_fdre_C_R)       -0.384    12.891    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.236ns (9.759%)  route 2.182ns (90.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.412     5.613    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y224        FDRE (Prop_fdre_C_Q)         0.236     5.849 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=372, routed)         2.182     8.031    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X101Y194       FDRE (Setup_fdre_C_R)       -0.384    12.891    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  4.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.643     2.416    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y240        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y240        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     2.571    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[13]
    SLICE_X99Y240        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.867     2.964    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y240        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.548     2.416    
    SLICE_X99Y240        FDRE (Hold_fdre_C_D)         0.047     2.463    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.643     2.416    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y240        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y240        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.571    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[4]
    SLICE_X97Y240        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.867     2.964    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y240        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.548     2.416    
    SLICE_X97Y240        FDRE (Hold_fdre_C_D)         0.047     2.463    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.636     2.409    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtreset_reg
    SLICE_X97Y219        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y219        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.564    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1
    SLICE_X97Y219        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.858     2.955    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtreset_reg
    SLICE_X97Y219        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/C
                         clock pessimism             -0.546     2.409    
    SLICE_X97Y219        FDRE (Hold_fdre_C_D)         0.047     2.456    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.634     2.407    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y228        FDRE (Prop_fdre_C_Q)         0.100     2.507 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.562    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.856     2.953    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.546     2.407    
    SLICE_X97Y228        FDRE (Hold_fdre_C_D)         0.047     2.454    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.643     2.416    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y208       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y208       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.571    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1[2]
    SLICE_X101Y208       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.867     2.964    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y208       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
                         clock pessimism             -0.548     2.416    
    SLICE_X101Y208       FDRE (Hold_fdre_C_D)         0.047     2.463    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.643     2.416    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y209       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y209       FDRE (Prop_fdre_C_Q)         0.100     2.516 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.571    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg1[4]
    SLICE_X101Y209       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.867     2.964    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y209       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.548     2.416    
    SLICE_X101Y209       FDRE (Hold_fdre_C_D)         0.047     2.463    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.564     2.337    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y196        FDRE (Prop_fdre_C_Q)         0.100     2.437 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[12]/Q
                         net (fo=1, routed)           0.055     2.492    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1[12]
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.768     2.865    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[12]/C
                         clock pessimism             -0.528     2.337    
    SLICE_X99Y196        FDRE (Hold_fdre_C_D)         0.047     2.384    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.564     2.337    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y194       FDRE (Prop_fdre_C_Q)         0.100     2.437 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.492    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1[2]
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.768     2.865    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
                         clock pessimism             -0.528     2.337    
    SLICE_X101Y194       FDRE (Hold_fdre_C_D)         0.047     2.384    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.564     2.337    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y194       FDRE (Prop_fdre_C_Q)         0.100     2.437 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[7]/Q
                         net (fo=1, routed)           0.055     2.492    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1[7]
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.768     2.865    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X101Y194       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[7]/C
                         clock pessimism             -0.528     2.337    
    SLICE_X101Y194       FDRE (Hold_fdre_C_D)         0.047     2.384    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.564     2.337    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y196        FDRE (Prop_fdre_C_Q)         0.100     2.437 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.492    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X97Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.768     2.865    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.528     2.337    
    SLICE_X97Y196        FDRE (Hold_fdre_C_D)         0.047     2.384    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y4  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y1   pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.409         8.000       6.591      BUFGCTRL_X0Y18      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.409         8.000       6.591      BUFGCTRL_X0Y17      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y3     pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X100Y225      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X101Y229      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X100Y225      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X101Y196      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X101Y197      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X98Y199       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X99Y196       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[12]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X100Y198      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X100Y199      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[14]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X98Y199       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[15]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X100Y196      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X101Y194      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X99Y229       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X99Y229       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X101Y229      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X100Y229      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/di_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X100Y225      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X101Y229      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[10]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X96Y229       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X100Y229      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X101Y229      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[8]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X100Y229      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124    12.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                         clock pessimism              0.377    13.338    
                         clock uncertainty           -0.071    13.267    
    SLICE_X95Y182        FDRE (Setup_fdre_C_R)       -0.304    12.963    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_compliance_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_compliance_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124    12.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_compliance_q_reg/C
                         clock pessimism              0.377    13.338    
                         clock uncertainty           -0.071    13.267    
    SLICE_X95Y182        FDRE (Setup_fdre_C_R)       -0.304    12.963    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_compliance_q_reg
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124    12.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[10]/C
                         clock pessimism              0.377    13.338    
                         clock uncertainty           -0.071    13.267    
    SLICE_X95Y182        FDRE (Setup_fdre_C_R)       -0.304    12.963    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124    12.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]/C
                         clock pessimism              0.377    13.338    
                         clock uncertainty           -0.071    13.267    
    SLICE_X95Y182        FDRE (Setup_fdre_C_R)       -0.304    12.963    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124    12.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/C
                         clock pessimism              0.377    13.338    
                         clock uncertainty           -0.071    13.267    
    SLICE_X94Y182        FDRE (Setup_fdre_C_R)       -0.281    12.986    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124    12.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[5]/C
                         clock pessimism              0.377    13.338    
                         clock uncertainty           -0.071    13.267    
    SLICE_X94Y182        FDRE (Setup_fdre_C_R)       -0.281    12.986    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124    12.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[6]/C
                         clock pessimism              0.377    13.338    
                         clock uncertainty           -0.071    13.267    
    SLICE_X94Y182        FDRE (Setup_fdre_C_R)       -0.281    12.986    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_elec_idle_q_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X94Y182        FDSE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_elec_idle_q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124    12.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X94Y182        FDSE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_elec_idle_q_reg/C
                         clock pessimism              0.377    13.338    
                         clock uncertainty           -0.071    13.267    
    SLICE_X94Y182        FDSE (Setup_fdse_C_S)       -0.281    12.986    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_elec_idle_q_reg
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.259ns (8.659%)  route 2.732ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.416     5.617    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X98Y221        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y221        FDRE (Prop_fdre_C_Q)         0.259     5.876 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=683, routed)         2.732     8.608    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X95Y198        FDRE (Setup_fdre_C_R)       -0.304    12.971    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.259ns (8.659%)  route 2.732ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.416     5.617    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X98Y221        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y221        FDRE (Prop_fdre_C_Q)         0.259     5.876 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=683, routed)         2.732     8.608    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/C
                         clock pessimism              0.377    13.346    
                         clock uncertainty           -0.071    13.275    
    SLICE_X95Y198        FDRE (Setup_fdre_C_R)       -0.304    12.971    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  4.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.118ns (20.501%)  route 0.458ns (79.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.559     2.332    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X88Y185        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y185        FDRE (Prop_fdre_C_Q)         0.118     2.450 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.458     2.908    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_2[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[2])
                                                      0.497     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.118ns (21.373%)  route 0.434ns (78.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.563     2.336    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/CLK
    SLICE_X88Y195        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDRE (Prop_fdre_C_Q)         0.118     2.454 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[7]/Q
                         net (fo=1, routed)           0.434     2.888    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[7])
                                                      0.471     2.836    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[14]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.118ns (20.177%)  route 0.467ns (79.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.563     2.336    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/CLK
    SLICE_X88Y195        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDRE (Prop_fdre_C_Q)         0.118     2.454 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.467     2.921    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[14]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[14])
                                                      0.492     2.857    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[13]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.100ns (15.962%)  route 0.526ns (84.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.560     2.333    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/CLK
    SLICE_X91Y185        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y185        FDRE (Prop_fdre_C_Q)         0.100     2.433 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[13]/Q
                         net (fo=1, routed)           0.526     2.959    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15][13]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[13])
                                                      0.520     2.885    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.100ns (15.590%)  route 0.541ns (84.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.557     2.330    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X89Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y182        FDRE (Prop_fdre_C_Q)         0.100     2.430 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.541     2.971    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[11]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[11])
                                                      0.521     2.886    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.713%)  route 0.513ns (81.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.557     2.330    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X88Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDRE (Prop_fdre_C_Q)         0.118     2.448 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.513     2.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[5]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[5])
                                                      0.508     2.873    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.233ns (51.251%)  route 0.222ns (48.749%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.565     2.338    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_fdre_C_Q)         0.091     2.429 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/Q
                         net (fo=14, routed)          0.222     2.651    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2
    SLICE_X93Y201        LUT6 (Prop_lut6_I5_O)        0.066     2.717 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[1]_i_5__2/O
                         net (fo=1, routed)           0.000     2.717    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[1]_i_5__2_n_0
    SLICE_X93Y201        MUXF7 (Prop_muxf7_I1_O)      0.059     2.776 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]_i_2__2/O
                         net (fo=1, routed)           0.000     2.776    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]_i_2__2_n_0
    SLICE_X93Y201        MUXF8 (Prop_muxf8_I0_O)      0.017     2.793 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.793    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[1]
    SLICE_X93Y201        FDSE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.869     2.966    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X93Y201        FDSE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]/C
                         clock pessimism             -0.332     2.634    
    SLICE_X93Y201        FDSE (Hold_fdse_C_D)         0.070     2.704    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.092%)  route 0.500ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.563     2.336    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/CLK
    SLICE_X88Y195        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDRE (Prop_fdre_C_Q)         0.118     2.454 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.500     2.954    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[15]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[15])
                                                      0.494     2.859    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[12]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.255%)  route 0.556ns (84.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.560     2.333    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/CLK
    SLICE_X91Y185        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y185        FDRE (Prop_fdre_C_Q)         0.100     2.433 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/Q
                         net (fo=1, routed)           0.556     2.989    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15][12]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[12])
                                                      0.524     2.889    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.635     2.408    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X101Y220       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y220       FDRE (Prop_fdre_C_Q)         0.100     2.508 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.563    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1
    SLICE_X101Y220       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.857     2.954    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X101Y220       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg2_reg[0]/C
                         clock pessimism             -0.546     2.408    
    SLICE_X101Y220       FDRE (Hold_fdre_C_D)         0.049     2.457    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         8.000       4.000      PCIE_X0Y0           pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y4  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X92Y199       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X92Y224       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X92Y224       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X94Y192       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X94Y192       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X94Y192       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X92Y196       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X94Y192       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_polarity_q_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X92Y197       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_tx_data_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X92Y197       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_tx_data_q_reg[2]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         4.000       3.650      SLICE_X98Y236       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X97Y236       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X98Y236       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X98Y236       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X97Y236       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X89Y185       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X91Y185       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X91Y187       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X91Y185       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X91Y185       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y0
  To Clock:  clk_250mhz_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y17   pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124     8.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
                         clock pessimism              0.377     9.338    
                         clock uncertainty           -0.065     9.273    
    SLICE_X95Y182        FDRE (Setup_fdre_C_R)       -0.304     8.969    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_compliance_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_compliance_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124     8.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_compliance_q_reg/C
                         clock pessimism              0.377     9.338    
                         clock uncertainty           -0.065     9.273    
    SLICE_X95Y182        FDRE (Setup_fdre_C_R)       -0.304     8.969    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_compliance_q_reg
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124     8.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[10]/C
                         clock pessimism              0.377     9.338    
                         clock uncertainty           -0.065     9.273    
    SLICE_X95Y182        FDRE (Setup_fdre_C_R)       -0.304     8.969    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124     8.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X95Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]/C
                         clock pessimism              0.377     9.338    
                         clock uncertainty           -0.065     9.273    
    SLICE_X95Y182        FDRE (Setup_fdre_C_R)       -0.304     8.969    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124     8.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]/C
                         clock pessimism              0.377     9.338    
                         clock uncertainty           -0.065     9.273    
    SLICE_X94Y182        FDRE (Setup_fdre_C_R)       -0.281     8.992    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124     8.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[5]/C
                         clock pessimism              0.377     9.338    
                         clock uncertainty           -0.065     9.273    
    SLICE_X94Y182        FDRE (Setup_fdre_C_R)       -0.281     8.992    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124     8.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X94Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[6]/C
                         clock pessimism              0.377     9.338    
                         clock uncertainty           -0.065     9.273    
    SLICE_X94Y182        FDRE (Setup_fdre_C_R)       -0.281     8.992    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_elec_idle_q_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.223ns (7.349%)  route 2.811ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.430     5.631    pcie_7x_0_i/U0/inst/gt_top_i/INT_RXUSRCLK_OUT
    SLICE_X93Y206        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.223     5.854 r  pcie_7x_0_i/U0/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.811     8.665    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/phy_rdy_n_int_reg[0]
    SLICE_X94Y182        FDSE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_elec_idle_q_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.124     8.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X94Y182        FDSE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_elec_idle_q_reg/C
                         clock pessimism              0.377     9.338    
                         clock uncertainty           -0.065     9.273    
    SLICE_X94Y182        FDSE (Setup_fdse_C_S)       -0.281     8.992    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_elec_idle_q_reg
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.259ns (8.659%)  route 2.732ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 8.969 - 4.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.416     5.617    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X98Y221        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y221        FDRE (Prop_fdre_C_Q)         0.259     5.876 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=683, routed)         2.732     8.608    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.132     8.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.377     9.346    
                         clock uncertainty           -0.065     9.281    
    SLICE_X95Y198        FDRE (Setup_fdre_C_R)       -0.304     8.977    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.259ns (8.659%)  route 2.732ns (91.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 8.969 - 4.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.416     5.617    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X98Y221        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y221        FDRE (Prop_fdre_C_Q)         0.259     5.876 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=683, routed)         2.732     8.608    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RST_CPLLRESET
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.132     8.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/C
                         clock pessimism              0.377     9.346    
                         clock uncertainty           -0.065     9.281    
    SLICE_X95Y198        FDRE (Setup_fdre_C_R)       -0.304     8.977    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  0.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.118ns (20.501%)  route 0.458ns (79.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.559     2.332    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X88Y185        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y185        FDRE (Prop_fdre_C_Q)         0.118     2.450 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.458     2.908    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_2[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[2])
                                                      0.497     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.118ns (21.373%)  route 0.434ns (78.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.563     2.336    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/CLK
    SLICE_X88Y195        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDRE (Prop_fdre_C_Q)         0.118     2.454 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[7]/Q
                         net (fo=1, routed)           0.434     2.888    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[7])
                                                      0.471     2.836    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[14]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.118ns (20.177%)  route 0.467ns (79.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.563     2.336    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/CLK
    SLICE_X88Y195        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDRE (Prop_fdre_C_Q)         0.118     2.454 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.467     2.921    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[14]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[14])
                                                      0.492     2.857    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[13]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.100ns (15.962%)  route 0.526ns (84.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.560     2.333    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/CLK
    SLICE_X91Y185        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y185        FDRE (Prop_fdre_C_Q)         0.100     2.433 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[13]/Q
                         net (fo=1, routed)           0.526     2.959    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15][13]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[13])
                                                      0.520     2.885    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.100ns (15.590%)  route 0.541ns (84.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.557     2.330    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X89Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y182        FDRE (Prop_fdre_C_Q)         0.100     2.430 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.541     2.971    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[11]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[11])
                                                      0.521     2.886    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.713%)  route 0.513ns (81.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.557     2.330    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/CLK
    SLICE_X88Y182        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y182        FDRE (Prop_fdre_C_Q)         0.118     2.448 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.513     2.961    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[5]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[5])
                                                      0.508     2.873    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.233ns (51.251%)  route 0.222ns (48.749%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.565     2.338    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_fdre_C_Q)         0.091     2.429 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2_reg/Q
                         net (fo=14, routed)          0.222     2.651    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2
    SLICE_X93Y201        LUT6 (Prop_lut6_I5_O)        0.066     2.717 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[1]_i_5__2/O
                         net (fo=1, routed)           0.000     2.717    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[1]_i_5__2_n_0
    SLICE_X93Y201        MUXF7 (Prop_muxf7_I1_O)      0.059     2.776 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]_i_2__2/O
                         net (fo=1, routed)           0.000     2.776    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]_i_2__2_n_0
    SLICE_X93Y201        MUXF8 (Prop_muxf8_I0_O)      0.017     2.793 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.793    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[1]
    SLICE_X93Y201        FDSE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.869     2.966    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X93Y201        FDSE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]/C
                         clock pessimism             -0.332     2.634    
    SLICE_X93Y201        FDSE (Hold_fdse_C_D)         0.070     2.704    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.092%)  route 0.500ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.563     2.336    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/CLK
    SLICE_X88Y195        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDRE (Prop_fdre_C_Q)         0.118     2.454 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.500     2.954    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[15]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[15])
                                                      0.494     2.859    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[12]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.255%)  route 0.556ns (84.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.560     2.333    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/CLK
    SLICE_X91Y185        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y185        FDRE (Prop_fdre_C_Q)         0.100     2.433 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/Q
                         net (fo=1, routed)           0.556     2.989    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15][12]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.765     2.862    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.497     2.365    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[12])
                                                      0.524     2.889    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.635     2.408    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X101Y220       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y220       FDRE (Prop_fdre_C_Q)         0.100     2.508 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.563    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1
    SLICE_X101Y220       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.857     2.954    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X101Y220       FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg2_reg[0]/C
                         clock pessimism             -0.546     2.408    
    SLICE_X101Y220       FDRE (Hold_fdre_C_D)         0.049     2.457    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         4.000       0.000      PCIE_X0Y0           pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y4  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X100Y231      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/mmcm_lock_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X100Y231      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlysresetdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X100Y231      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlysresetdone_reg3_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X94Y231       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X94Y231       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X101Y218      pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/rxresetdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X92Y218       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X92Y218       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X97Y218       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/mmcm_lock_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X98Y218       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txdlysresetdone_reg2_reg/C
High Pulse Width  Fast    FDSE/C                   n/a            0.350         2.000       1.650      SLICE_X93Y225       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X93Y225       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X92Y224       pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X91Y192       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X89Y185       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X92Y199       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X91Y185       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X91Y187       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X91Y185       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X91Y185       pcie_7x_0_i/U0/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 app/dma_ram/gen_bram[12].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/data_fifo_din_reg[34]/D
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 2.120ns (59.816%)  route 1.424ns (40.184%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 9.043 - 4.000 ) 
    Source Clock Delay      (SCD):    5.644ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.443     5.644    app/dma_ram/gen_bram[12].BRAM_SINGLE_MACRO_inst/clk_i
    RAMB36_X1Y44         RAMB36E1                                     r  app/dma_ram/gen_bram[12].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y44         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     7.444 r  app/dma_ram/gen_bram[12].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOADO[2]
                         net (fo=1, routed)           1.106     8.549    app/dma_ram/DO26_out[34]
    SLICE_X47Y232        LUT6 (Prop_lut6_I5_O)        0.043     8.592 r  app/dma_ram/p2l_dma_i_312/O
                         net (fo=1, routed)           0.000     8.592    app/dma_ram/p2l_dma_i_312_n_0
    SLICE_X47Y232        MUXF7 (Prop_muxf7_I1_O)      0.108     8.700 r  app/dma_ram/p2l_dma_i_124/O
                         net (fo=1, routed)           0.000     8.700    app/dma_ram/p2l_dma_i_124_n_0
    SLICE_X47Y232        MUXF8 (Prop_muxf8_I1_O)      0.043     8.743 r  app/dma_ram/p2l_dma_i_30/O
                         net (fo=1, routed)           0.319     9.062    app/l2p_dma/l2p_dma_dat_i[34]
    SLICE_X45Y232        LUT2 (Prop_lut2_I0_O)        0.126     9.188 r  app/l2p_dma/data_fifo_din[34]_i_1/O
                         net (fo=1, routed)           0.000     9.188    app/l2p_dma/data_fifo_din[34]_i_1_n_0
    SLICE_X45Y232        FDPE                                         r  app/l2p_dma/data_fifo_din_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.206     9.043    app/l2p_dma/l2p_dma_clk_i
    SLICE_X45Y232        FDPE                                         r  app/l2p_dma/data_fifo_din_reg[34]/C
                         clock pessimism              0.487     9.530    
                         clock uncertainty           -0.065     9.465    
    SLICE_X45Y232        FDPE (Setup_fdpe_C_D)        0.034     9.499    app/l2p_dma/data_fifo_din_reg[34]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.266ns (7.478%)  route 3.291ns (92.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 8.915 - 4.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.217     5.418    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y161        FDRE                                         r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDRE (Prop_fdre_C_Q)         0.223     5.641 r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=40, routed)          3.291     8.932    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_di_o[10]
    SLICE_X66Y193        LUT6 (Prop_lut6_I1_O)        0.043     8.975 r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[10]_i_1__4/O
                         net (fo=1, routed)           0.000     8.975    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[10]_i_1__4_n_0
    SLICE_X66Y193        FDRE                                         r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.078     8.915    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X66Y193        FDRE                                         r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.377     9.292    
                         clock uncertainty           -0.065     9.227    
    SLICE_X66Y193        FDRE (Setup_fdre_C_D)        0.064     9.291    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 app/dma_ram/gen_bram[4].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/data_fifo_din_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 2.131ns (60.911%)  route 1.368ns (39.089%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 9.047 - 4.000 ) 
    Source Clock Delay      (SCD):    5.604ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.403     5.604    app/dma_ram/gen_bram[4].BRAM_SINGLE_MACRO_inst/clk_i
    RAMB36_X3Y49         RAMB36E1                                     r  app/dma_ram/gen_bram[4].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      1.800     7.404 r  app/dma_ram/gen_bram[4].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[30]
                         net (fo=1, routed)           1.155     8.559    app/dma_ram/DO98_out[30]
    SLICE_X44Y237        LUT6 (Prop_lut6_I5_O)        0.043     8.602 r  app/dma_ram/p2l_dma_i_326/O
                         net (fo=1, routed)           0.000     8.602    app/dma_ram/p2l_dma_i_326_n_0
    SLICE_X44Y237        MUXF7 (Prop_muxf7_I1_O)      0.117     8.719 r  app/dma_ram/p2l_dma_i_131/O
                         net (fo=1, routed)           0.000     8.719    app/dma_ram/p2l_dma_i_131_n_0
    SLICE_X44Y237        MUXF8 (Prop_muxf8_I0_O)      0.046     8.765 r  app/dma_ram/p2l_dma_i_34/O
                         net (fo=1, routed)           0.212     8.977    app/l2p_dma/l2p_dma_dat_i[30]
    SLICE_X45Y237        LUT2 (Prop_lut2_I1_O)        0.125     9.102 r  app/l2p_dma/data_fifo_din[30]_i_1/O
                         net (fo=1, routed)           0.000     9.102    app/l2p_dma/data_fifo_din[30]_i_1_n_0
    SLICE_X45Y237        FDPE                                         r  app/l2p_dma/data_fifo_din_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.210     9.047    app/l2p_dma/l2p_dma_clk_i
    SLICE_X45Y237        FDPE                                         r  app/l2p_dma/data_fifo_din_reg[30]/C
                         clock pessimism              0.407     9.454    
                         clock uncertainty           -0.065     9.389    
    SLICE_X45Y237        FDPE (Setup_fdpe_C_D)        0.034     9.423    app/l2p_dma/data_fifo_din_reg[30]
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/dma_ram/gen_bram[1].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.223ns (6.918%)  route 3.000ns (93.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 9.063 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 r  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.000     8.800    app/dma_ram/gen_bram[1].BRAM_SINGLE_MACRO_inst/rst_i
    RAMB36_X2Y45         RAMB36E1                                     r  app/dma_ram/gen_bram[1].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.226     9.063    app/dma_ram/gen_bram[1].BRAM_SINGLE_MACRO_inst/clk_i
    RAMB36_X2Y45         RAMB36E1                                     r  app/dma_ram/gen_bram[1].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                         clock pessimism              0.407     9.470    
                         clock uncertainty           -0.065     9.405    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     9.123    app/dma_ram/gen_bram[1].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 app/dma_ram/gen_bram[4].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/data_fifo_din_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 2.136ns (61.106%)  route 1.360ns (38.894%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 9.050 - 4.000 ) 
    Source Clock Delay      (SCD):    5.604ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.403     5.604    app/dma_ram/gen_bram[4].BRAM_SINGLE_MACRO_inst/clk_i
    RAMB36_X3Y49         RAMB36E1                                     r  app/dma_ram/gen_bram[4].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y49         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     7.404 r  app/dma_ram/gen_bram[4].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[11]
                         net (fo=1, routed)           1.085     8.489    app/dma_ram/DO98_out[11]
    SLICE_X39Y239        LUT6 (Prop_lut6_I5_O)        0.043     8.532 r  app/dma_ram/p2l_dma_i_402/O
                         net (fo=1, routed)           0.000     8.532    app/dma_ram/p2l_dma_i_402_n_0
    SLICE_X39Y239        MUXF7 (Prop_muxf7_I1_O)      0.122     8.654 r  app/dma_ram/p2l_dma_i_169/O
                         net (fo=1, routed)           0.000     8.654    app/dma_ram/p2l_dma_i_169_n_0
    SLICE_X39Y239        MUXF8 (Prop_muxf8_I0_O)      0.045     8.699 r  app/dma_ram/p2l_dma_i_53/O
                         net (fo=1, routed)           0.275     8.973    app/l2p_dma/l2p_dma_dat_i[11]
    SLICE_X43Y240        LUT2 (Prop_lut2_I0_O)        0.126     9.099 r  app/l2p_dma/data_fifo_din[11]_i_1/O
                         net (fo=1, routed)           0.000     9.099    app/l2p_dma/data_fifo_din[11]_i_1_n_0
    SLICE_X43Y240        FDPE                                         r  app/l2p_dma/data_fifo_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.213     9.050    app/l2p_dma/l2p_dma_clk_i
    SLICE_X43Y240        FDPE                                         r  app/l2p_dma/data_fifo_din_reg[11]/C
                         clock pessimism              0.407     9.457    
                         clock uncertainty           -0.065     9.392    
    SLICE_X43Y240        FDPE (Setup_fdpe_C_D)        0.034     9.426    app/l2p_dma/data_fifo_din_reg[11]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/dma_ram/gen_bram[8].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.223ns (6.800%)  route 3.056ns (93.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 9.129 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 r  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.056     8.856    app/dma_ram/gen_bram[8].BRAM_SINGLE_MACRO_inst/rst_i
    RAMB36_X1Y49         RAMB36E1                                     r  app/dma_ram/gen_bram[8].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.292     9.129    app/dma_ram/gen_bram[8].BRAM_SINGLE_MACRO_inst/clk_i
    RAMB36_X1Y49         RAMB36E1                                     r  app/dma_ram/gen_bram[8].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                         clock pessimism              0.407     9.536    
                         clock uncertainty           -0.065     9.471    
    RAMB36_X1Y49         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     9.189    app/dma_ram/gen_bram[8].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.266ns (7.556%)  route 3.254ns (92.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 8.911 - 4.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.221     5.422    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y159        FDRE                                         r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y159        FDRE (Prop_fdre_C_Q)         0.223     5.645 r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=62, routed)          3.254     8.899    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dwe_o
    SLICE_X66Y185        LUT5 (Prop_lut5_I0_O)        0.043     8.942 r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.942    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/next_state[1]
    SLICE_X66Y185        FDRE                                         r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.074     8.911    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X66Y185        FDRE                                         r  app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.377     9.288    
                         clock uncertainty           -0.065     9.223    
    SLICE_X66Y185        FDRE (Setup_fdre_C_D)        0.066     9.289    app/dbg_0.axis_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.289    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.223ns (6.968%)  route 2.977ns (93.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 9.065 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 r  user_reset_q_reg/Q
                         net (fo=3988, routed)        2.977     8.777    app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/rst_i
    RAMB36_X2Y44         RAMB36E1                                     r  app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.228     9.065    app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/clk_i
    RAMB36_X2Y44         RAMB36E1                                     r  app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                         clock pessimism              0.407     9.472    
                         clock uncertainty           -0.065     9.407    
    RAMB36_X2Y44         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     9.125    app/dma_ram/gen_bram[0].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 app/dma_ram/gen_bram[13].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/data_fifo_din_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 2.114ns (59.539%)  route 1.437ns (40.461%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 9.046 - 4.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.399     5.600    app/dma_ram/gen_bram[13].BRAM_SINGLE_MACRO_inst/clk_i
    RAMB36_X2Y43         RAMB36E1                                     r  app/dma_ram/gen_bram[13].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.400 r  app/dma_ram/gen_bram[13].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[0]
                         net (fo=1, routed)           1.144     8.544    app/dma_ram/DO17_out[0]
    SLICE_X40Y234        LUT6 (Prop_lut6_I3_O)        0.043     8.587 r  app/dma_ram/p2l_dma_i_448/O
                         net (fo=1, routed)           0.000     8.587    app/dma_ram/p2l_dma_i_448_n_0
    SLICE_X40Y234        MUXF7 (Prop_muxf7_I1_O)      0.103     8.690 r  app/dma_ram/p2l_dma_i_192/O
                         net (fo=1, routed)           0.000     8.690    app/dma_ram/p2l_dma_i_192_n_0
    SLICE_X40Y234        MUXF8 (Prop_muxf8_I1_O)      0.043     8.733 r  app/dma_ram/p2l_dma_i_64/O
                         net (fo=1, routed)           0.293     9.025    app/l2p_dma/l2p_dma_dat_i[0]
    SLICE_X41Y233        LUT2 (Prop_lut2_I0_O)        0.125     9.150 r  app/l2p_dma/data_fifo_din[0]_i_1/O
                         net (fo=1, routed)           0.000     9.150    app/l2p_dma/data_fifo_din[0]_i_1_n_0
    SLICE_X41Y233        FDCE                                         r  app/l2p_dma/data_fifo_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.209     9.046    app/l2p_dma/l2p_dma_clk_i
    SLICE_X41Y233        FDCE                                         r  app/l2p_dma/data_fifo_din_reg[0]/C
                         clock pessimism              0.487     9.533    
                         clock uncertainty           -0.065     9.468    
    SLICE_X41Y233        FDCE (Setup_fdce_C_D)        0.034     9.502    app/l2p_dma/data_fifo_din_reg[0]
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 app/dma_ram/gen_bram[14].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/data_fifo_din_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 2.114ns (60.456%)  route 1.383ns (39.544%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 9.046 - 4.000 ) 
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.401     5.602    app/dma_ram/gen_bram[14].BRAM_SINGLE_MACRO_inst/clk_i
    RAMB36_X3Y48         RAMB36E1                                     r  app/dma_ram/gen_bram[14].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y48         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      1.800     7.402 r  app/dma_ram/gen_bram[14].BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/DOBDO[24]
                         net (fo=1, routed)           1.131     8.532    app/dma_ram/DO8_out[24]
    SLICE_X38Y234        LUT6 (Prop_lut6_I1_O)        0.043     8.575 r  app/dma_ram/p2l_dma_i_352/O
                         net (fo=1, routed)           0.000     8.575    app/dma_ram/p2l_dma_i_352_n_0
    SLICE_X38Y234        MUXF7 (Prop_muxf7_I1_O)      0.103     8.678 r  app/dma_ram/p2l_dma_i_144/O
                         net (fo=1, routed)           0.000     8.678    app/dma_ram/p2l_dma_i_144_n_0
    SLICE_X38Y234        MUXF8 (Prop_muxf8_I1_O)      0.043     8.721 r  app/dma_ram/p2l_dma_i_40/O
                         net (fo=1, routed)           0.252     8.973    app/l2p_dma/l2p_dma_dat_i[24]
    SLICE_X38Y233        LUT2 (Prop_lut2_I1_O)        0.125     9.098 r  app/l2p_dma/data_fifo_din[24]_i_1/O
                         net (fo=1, routed)           0.000     9.098    app/l2p_dma/data_fifo_din[24]_i_1_n_0
    SLICE_X38Y233        FDCE                                         r  app/l2p_dma/data_fifo_din_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.209     9.046    app/l2p_dma/l2p_dma_clk_i
    SLICE_X38Y233        FDCE                                         r  app/l2p_dma/data_fifo_din_reg[24]/C
                         clock pessimism              0.407     9.453    
                         clock uncertainty           -0.065     9.388    
    SLICE_X38Y233        FDCE (Setup_fdce_C_D)        0.064     9.452    app/l2p_dma/data_fifo_din_reg[24]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.021ns (7.372%)  route 0.264ns (92.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.560     2.333    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.354 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.264     2.618    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[2]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.792     2.889    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/user_clk
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.497     2.392    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.575    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 app/p2l_dma/pdm_arb_tdata_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/arbiter/axis_tx_tdata_t_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.820%)  route 0.124ns (49.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.614     2.387    app/p2l_dma/clk_i
    SLICE_X45Y200        FDCE                                         r  app/p2l_dma/pdm_arb_tdata_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y200        FDCE (Prop_fdce_C_Q)         0.100     2.487 r  app/p2l_dma/pdm_arb_tdata_o_reg[6]/Q
                         net (fo=1, routed)           0.124     2.611    app/arbiter/pdm_arb_tdata_i[6]
    SLICE_X46Y199        LUT6 (Prop_lut6_I3_O)        0.028     2.639 r  app/arbiter/axis_tx_tdata_t[6]_i_1/O
                         net (fo=1, routed)           0.000     2.639    app/arbiter/p_0_in[6]
    SLICE_X46Y199        FDCE                                         r  app/arbiter/axis_tx_tdata_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.737     2.834    app/arbiter/clk_i
    SLICE_X46Y199        FDCE                                         r  app/arbiter/axis_tx_tdata_t_reg[6]/C
                         clock pessimism             -0.332     2.502    
    SLICE_X46Y199        FDCE (Hold_fdce_C_D)         0.087     2.589    app/arbiter/axis_tx_tdata_t_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 app/wb32/p2l_cid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/wb32/wbm_arb_tdata_o_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.615%)  route 0.180ns (58.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.607     2.380    app/wb32/clk_i
    SLICE_X60Y200        FDCE                                         r  app/wb32/p2l_cid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y200        FDCE (Prop_fdce_C_Q)         0.100     2.480 r  app/wb32/p2l_cid_reg[0]/Q
                         net (fo=1, routed)           0.180     2.660    app/wb32/p2l_cid[0]
    SLICE_X55Y200        LUT4 (Prop_lut4_I0_O)        0.028     2.688 r  app/wb32/wbm_arb_tdata_o[48]_i_1/O
                         net (fo=1, routed)           0.000     2.688    app/wb32/wbm_arb_tdata_o[48]_i_1_n_0
    SLICE_X55Y200        FDCE                                         r  app/wb32/wbm_arb_tdata_o_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.830     2.927    app/wb32/clk_i
    SLICE_X55Y200        FDCE                                         r  app/wb32/wbm_arb_tdata_o_reg[48]/C
                         clock pessimism             -0.352     2.575    
    SLICE_X55Y200        FDCE (Hold_fdce_C_D)         0.061     2.636    app/wb32/wbm_arb_tdata_o_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 app/wb32/wbm_arb_tdata_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/arbiter/axis_tx_tdata_t_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.499%)  route 0.180ns (58.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.606     2.379    app/wb32/clk_i
    SLICE_X55Y200        FDCE                                         r  app/wb32/wbm_arb_tdata_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y200        FDCE (Prop_fdce_C_Q)         0.100     2.479 r  app/wb32/wbm_arb_tdata_o_reg[14]/Q
                         net (fo=1, routed)           0.180     2.659    app/arbiter/wbm_arb_tdata_i[14]
    SLICE_X56Y200        LUT6 (Prop_lut6_I5_O)        0.028     2.687 r  app/arbiter/axis_tx_tdata_t[14]_i_1/O
                         net (fo=1, routed)           0.000     2.687    app/arbiter/p_0_in[14]
    SLICE_X56Y200        FDCE                                         r  app/arbiter/axis_tx_tdata_t_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.830     2.927    app/arbiter/clk_i
    SLICE_X56Y200        FDCE                                         r  app/arbiter/axis_tx_tdata_t_reg[14]/C
                         clock pessimism             -0.352     2.575    
    SLICE_X56Y200        FDCE (Hold_fdce_C_D)         0.060     2.635    app/arbiter/axis_tx_tdata_t_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[19]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.100ns (18.746%)  route 0.433ns (81.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.547     2.320    pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/user_clk
    SLICE_X80Y174        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y174        FDRE (Prop_fdre_C_Q)         0.100     2.420 r  pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[51]/Q
                         net (fo=1, routed)           0.433     2.853    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/trn_td[19]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[19]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.763     2.860    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.514     2.346    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[19])
                                                      0.451     2.797    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[43]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.107ns (19.909%)  route 0.430ns (80.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.551     2.324    pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/user_clk
    SLICE_X78Y168        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y168        FDRE (Prop_fdre_C_Q)         0.107     2.431 r  pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/Q
                         net (fo=1, routed)           0.430     2.861    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/trn_td[43]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[43]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.763     2.860    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.497     2.363    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[43])
                                                      0.441     2.804    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.042ns (14.015%)  route 0.258ns (85.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.560     2.333    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[8])
                                                      0.042     2.375 r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[8]
                         net (fo=4, routed)           0.258     2.632    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[8]
    RAMB36_X4Y30         RAMB36E1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.792     2.889    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/user_clk
    RAMB36_X4Y30         RAMB36E1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.497     2.392    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.575    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.343%)  route 0.103ns (46.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.528     2.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X42Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y167        FDRE (Prop_fdre_C_Q)         0.118     2.419 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.103     2.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X40Y168        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.730     2.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X40Y168        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.497     2.330    
    SLICE_X40Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.461    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[48]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.091ns (17.676%)  route 0.424ns (82.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.554     2.327    pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/user_clk
    SLICE_X80Y167        FDRE                                         r  pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y167        FDRE (Prop_fdre_C_Q)         0.091     2.418 r  pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[16]/Q
                         net (fo=1, routed)           0.424     2.842    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/trn_td[48]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[48]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.763     2.860    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.514     2.346    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[48])
                                                      0.434     2.780    pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.343%)  route 0.103ns (46.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.528     2.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X42Y167        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y167        FDRE (Prop_fdre_C_Q)         0.118     2.419 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.103     2.522    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X40Y167        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.731     2.828    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X40Y167        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.497     2.331    
    SLICE_X40Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.460    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X0Y0        pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X3Y31     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB36_X3Y31     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X3Y30     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB36_X3Y30     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X3Y32     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB36_X3Y32     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB36_X2Y30     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB36_X2Y30     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X2Y62     app/dbg_0.axis_debug/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a                0.768         2.000       1.232      SLICE_X40Y166    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.458       0.102      PCIE_X0Y0        pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.452       0.108      PCIE_X0Y0        pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.447       0.193      PCIE_X0Y0        pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.441       0.199      PCIE_X0Y0        pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X0Y0        pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X0Y0        pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.266ns (17.066%)  route 1.293ns (82.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.621     3.634    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.043     3.677 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.672     4.349    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X39Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X39Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X39Y153        FDCE (Setup_fdce_C_CE)      -0.201    62.278    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         62.278    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                 57.928    

Slack (MET) :             57.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.266ns (17.066%)  route 1.293ns (82.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.621     3.634    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.043     3.677 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.672     4.349    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X39Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X39Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X39Y153        FDCE (Setup_fdce_C_CE)      -0.201    62.278    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         62.278    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                 57.928    

Slack (MET) :             57.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.266ns (16.923%)  route 1.306ns (83.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.621     3.634    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.043     3.677 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.685     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X38Y151        FDCE (Setup_fdce_C_CE)      -0.178    62.301    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         62.301    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 57.938    

Slack (MET) :             57.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.266ns (18.957%)  route 1.137ns (81.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.623     3.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.679 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.515     4.194    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X36Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X36Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X36Y151        FDRE (Setup_fdre_C_R)       -0.304    62.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.175    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 57.981    

Slack (MET) :             57.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.266ns (18.957%)  route 1.137ns (81.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.623     3.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.679 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.515     4.194    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X36Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X36Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X36Y151        FDRE (Setup_fdre_C_R)       -0.304    62.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.175    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 57.981    

Slack (MET) :             57.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.266ns (18.957%)  route 1.137ns (81.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.623     3.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.679 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.515     4.194    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X36Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X36Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X36Y151        FDRE (Setup_fdre_C_R)       -0.304    62.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.175    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 57.981    

Slack (MET) :             57.981ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.266ns (18.957%)  route 1.137ns (81.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.623     3.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.679 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.515     4.194    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X36Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X36Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X36Y151        FDRE (Setup_fdre_C_R)       -0.304    62.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.175    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 57.981    

Slack (MET) :             57.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.266ns (18.986%)  route 1.135ns (81.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.623     3.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.679 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.512     4.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X37Y151        FDRE (Setup_fdre_C_R)       -0.304    62.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.175    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 57.983    

Slack (MET) :             57.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.266ns (18.986%)  route 1.135ns (81.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.623     3.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.679 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.512     4.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X37Y151        FDRE (Setup_fdre_C_R)       -0.304    62.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.175    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 57.983    

Slack (MET) :             57.983ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.266ns (18.986%)  route 1.135ns (81.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 32.514 - 30.000 ) 
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.472     1.472    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.565 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.226     2.791    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.223     3.014 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.623     3.636    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.043     3.679 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.512     4.192    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    61.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    61.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.088    62.514    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    62.514    
                         clock uncertainty           -0.035    62.479    
    SLICE_X37Y151        FDRE (Setup_fdre_C_R)       -0.304    62.175    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.175    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 57.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.437%)  route 0.566ns (81.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.321     1.752    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.028     1.780 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.246     2.026    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.742     1.737    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     1.737    
    SLICE_X38Y150        FDCE (Hold_fdce_C_CE)        0.030     1.767    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.437%)  route 0.566ns (81.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.321     1.752    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.028     1.780 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.246     2.026    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.742     1.737    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     1.737    
    SLICE_X38Y150        FDCE (Hold_fdce_C_CE)        0.030     1.767    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.437%)  route 0.566ns (81.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.321     1.752    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.028     1.780 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.246     2.026    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.742     1.737    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     1.737    
    SLICE_X38Y150        FDCE (Hold_fdce_C_CE)        0.030     1.767    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.437%)  route 0.566ns (81.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.321     1.752    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.028     1.780 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.246     2.026    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.742     1.737    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     1.737    
    SLICE_X38Y150        FDCE (Hold_fdce_C_CE)        0.030     1.767    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.437%)  route 0.566ns (81.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.321     1.752    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.028     1.780 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.246     2.026    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.742     1.737    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000     1.737    
    SLICE_X38Y150        FDCE (Hold_fdce_C_CE)        0.030     1.767    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.437%)  route 0.566ns (81.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.321     1.752    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.028     1.780 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.246     2.026    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.742     1.737    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000     1.737    
    SLICE_X38Y150        FDCE (Hold_fdce_C_CE)        0.030     1.767    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.437%)  route 0.566ns (81.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.321     1.752    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X39Y150        LUT2 (Prop_lut2_I1_O)        0.028     1.780 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.246     2.026    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.742     1.737    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000     1.737    
    SLICE_X38Y150        FDCE (Hold_fdce_C_CE)        0.030     1.767    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.128ns (18.285%)  route 0.572ns (81.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.323     1.754    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.028     1.782 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.249     2.032    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.743     1.738    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.738    
    SLICE_X37Y151        FDRE (Hold_fdre_C_R)        -0.014     1.724    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.128ns (18.285%)  route 0.572ns (81.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.323     1.754    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.028     1.782 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.249     2.032    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.743     1.738    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     1.738    
    SLICE_X37Y151        FDRE (Hold_fdre_C_R)        -0.014     1.724    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.128ns (18.285%)  route 0.572ns (81.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.538     1.332    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X39Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDCE (Prop_fdce_C_Q)         0.100     1.432 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.323     1.754    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X39Y150        LUT1 (Prop_lut1_I0_O)        0.028     1.782 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.249     2.032    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.743     1.738    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X37Y151        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     1.738    
    SLICE_X37Y151        FDRE (Hold_fdre_C_R)        -0.014     1.724    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.290ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.701ns  (logic 0.223ns (31.818%)  route 0.478ns (68.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X89Y161        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.478     0.701    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X80Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X80Y160        FDCE (Setup_fdce_C_D)       -0.009     3.991    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.091%)  route 0.472ns (67.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X89Y161        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.472     0.695    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y160        FDCE (Setup_fdce_C_D)       -0.010     3.990    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.691ns  (logic 0.223ns (32.281%)  route 0.468ns (67.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X89Y161        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.468     0.691    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y160        FDCE (Setup_fdce_C_D)       -0.009     3.991    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.670ns  (logic 0.259ns (38.671%)  route 0.411ns (61.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X90Y161        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.411     0.670    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y161        FDCE (Setup_fdce_C_D)       -0.010     3.990    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.667ns  (logic 0.223ns (33.440%)  route 0.444ns (66.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X89Y161        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.444     0.667    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y160        FDCE (Setup_fdce_C_D)       -0.009     3.991    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.647ns  (logic 0.259ns (40.019%)  route 0.388ns (59.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X90Y161        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.388     0.647    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y159        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y159        FDCE (Setup_fdce_C_D)       -0.009     3.991    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.639ns  (logic 0.259ns (40.560%)  route 0.380ns (59.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X90Y161        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.380     0.639    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X81Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y160        FDCE (Setup_fdce_C_D)       -0.009     3.991    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.638ns  (logic 0.259ns (40.624%)  route 0.379ns (59.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X90Y161        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.379     0.638    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y161        FDCE (Setup_fdce_C_D)       -0.009     3.991    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.549ns  (logic 0.204ns (37.137%)  route 0.345ns (62.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y161                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X89Y161        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.345     0.549    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X81Y161        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X81Y161        FDCE (Setup_fdce_C_D)       -0.092     3.908    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.908    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  3.359    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.266ns (16.195%)  route 1.376ns (83.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 13.090 - 8.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.418     5.619    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X99Y220        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y220        FDRE (Prop_fdre_C_Q)         0.223     5.842 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=6, routed)           0.774     6.616    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/out[1]
    SLICE_X99Y220        LUT3 (Prop_lut3_I0_O)        0.043     6.659 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.603     7.261    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X97Y219        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.253    13.090    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtreset_reg
    SLICE_X97Y219        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.247    13.337    
                         clock uncertainty           -0.071    13.266    
    SLICE_X97Y219        FDRE (Setup_fdre_C_D)       -0.007    13.259    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.223ns (16.613%)  route 1.119ns (83.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     5.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X99Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y212        FDRE (Prop_fdre_C_Q)         0.223     5.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           1.119     6.970    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X98Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X98Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.071    13.271    
    SLICE_X98Y212        FDRE (Setup_fdre_C_D)        0.020    13.291    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.223ns (17.587%)  route 1.045ns (82.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     5.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y238        FDRE (Prop_fdre_C_Q)         0.223     5.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.045     6.896    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y239        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.259    13.096    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y239        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.247    13.343    
                         clock uncertainty           -0.071    13.272    
    SLICE_X97Y239        FDRE (Setup_fdre_C_D)       -0.019    13.253    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.223ns (17.812%)  route 1.029ns (82.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.429     5.630    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y241        FDRE (Prop_fdre_C_Q)         0.223     5.853 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           1.029     6.882    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X96Y242        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.261    13.098    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X96Y242        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.247    13.345    
                         clock uncertainty           -0.071    13.274    
    SLICE_X96Y242        FDRE (Setup_fdre_C_D)       -0.031    13.243    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.223ns (17.710%)  route 1.036ns (82.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     5.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_fdre_C_Q)         0.223     5.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.036     6.887    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.071    13.271    
    SLICE_X97Y211        FDRE (Setup_fdre_C_D)       -0.019    13.252    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.223ns (17.373%)  route 1.061ns (82.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     5.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y238        FDRE (Prop_fdre_C_Q)         0.223     5.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.061     6.912    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X94Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X94Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.071    13.271    
    SLICE_X94Y238        FDRE (Setup_fdre_C_D)        0.021    13.292    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.292    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.223ns (17.876%)  route 1.024ns (82.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     5.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_fdre_C_Q)         0.223     5.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.024     6.875    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.071    13.271    
    SLICE_X97Y211        FDRE (Setup_fdre_C_D)       -0.010    13.261    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.223ns (17.519%)  route 1.050ns (82.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.271     5.472    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y197        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y197        FDRE (Prop_fdre_C_Q)         0.223     5.695 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.050     6.745    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.247    13.216    
                         clock uncertainty           -0.071    13.145    
    SLICE_X97Y196        FDRE (Setup_fdre_C_D)       -0.009    13.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.223ns (17.777%)  route 1.031ns (82.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.271     5.472    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y197        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y197        FDRE (Prop_fdre_C_Q)         0.223     5.695 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.031     6.726    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.247    13.216    
                         clock uncertainty           -0.071    13.145    
    SLICE_X99Y196        FDRE (Setup_fdre_C_D)       -0.019    13.126    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.126    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.223ns (18.122%)  route 1.008ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 13.087 - 8.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.419     5.620    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDRE (Prop_fdre_C_Q)         0.223     5.843 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.008     6.851    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.250    13.087    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.247    13.334    
                         clock uncertainty           -0.071    13.263    
    SLICE_X97Y228        FDRE (Setup_fdre_C_D)       -0.007    13.256    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  6.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.100ns (16.246%)  route 0.516ns (83.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.636     2.409    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.516     3.025    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.856     2.953    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.259     2.694    
    SLICE_X97Y228        FDRE (Hold_fdre_C_D)         0.041     2.735    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.100ns (16.541%)  route 0.505ns (83.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.565     2.338    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_fdre_C_Q)         0.100     2.438 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.505     2.943    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X97Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.769     2.866    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.259     2.607    
    SLICE_X97Y198        FDRE (Hold_fdre_C_D)         0.039     2.646    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.100ns (15.987%)  route 0.526ns (84.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.636     2.409    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.526     3.035    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.858     2.955    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.259     2.696    
    SLICE_X97Y230        FDRE (Hold_fdre_C_D)         0.041     2.737    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.100ns (15.524%)  route 0.544ns (84.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.631     2.404    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X95Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y224        FDRE (Prop_fdre_C_Q)         0.100     2.504 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.544     3.048    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.852     2.949    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.259     2.690    
    SLICE_X94Y224        FDRE (Hold_fdre_C_D)         0.059     2.749    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.100ns (15.794%)  route 0.533ns (84.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.641     2.414    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_fdre_C_Q)         0.100     2.514 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.533     3.047    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.866     2.963    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.259     2.704    
    SLICE_X97Y211        FDRE (Hold_fdre_C_D)         0.041     2.745    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.370%)  route 0.551ns (84.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.642     2.415    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y238        FDRE (Prop_fdre_C_Q)         0.100     2.515 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.551     3.066    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X94Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.866     2.963    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X94Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.259     2.704    
    SLICE_X94Y238        FDRE (Hold_fdre_C_D)         0.059     2.763    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.824%)  route 0.532ns (84.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.643     2.416    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y241        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.532     3.048    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X96Y242        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.867     2.964    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X96Y242        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.259     2.705    
    SLICE_X96Y242        FDRE (Hold_fdre_C_D)         0.038     2.743    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.956%)  route 0.527ns (84.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.637     2.410    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y231        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y231        FDRE (Prop_fdre_C_Q)         0.100     2.510 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.527     3.037    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.858     2.955    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.259     2.696    
    SLICE_X97Y230        FDRE (Hold_fdre_C_D)         0.032     2.728    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.835%)  route 0.531ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.641     2.414    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_fdre_C_Q)         0.100     2.514 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.531     3.045    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.866     2.963    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.259     2.704    
    SLICE_X97Y211        FDRE (Hold_fdre_C_D)         0.032     2.736    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.100ns (15.602%)  route 0.541ns (84.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.642     2.415    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y238        FDRE (Prop_fdre_C_Q)         0.100     2.515 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.541     3.056    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y239        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.866     2.963    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y239        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.259     2.704    
    SLICE_X97Y239        FDRE (Hold_fdre_C_D)         0.041     2.745    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.642ns  (logic 0.266ns (16.195%)  route 1.376ns (83.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 13.090 - 8.000 ) 
    Source Clock Delay      (SCD):    5.619ns = ( 9.619 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.418     9.619    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X99Y220        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y220        FDRE (Prop_fdre_C_Q)         0.223     9.842 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=6, routed)           0.774    10.616    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/out[1]
    SLICE_X99Y220        LUT3 (Prop_lut3_I0_O)        0.043    10.659 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.603    11.261    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X97Y219        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.253    13.090    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtreset_reg
    SLICE_X97Y219        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.247    13.337    
                         clock uncertainty           -0.191    13.146    
    SLICE_X97Y219        FDRE (Setup_fdre_C_D)       -0.007    13.139    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.139    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.342ns  (logic 0.223ns (16.613%)  route 1.119ns (83.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns = ( 9.628 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     9.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X99Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y212        FDRE (Prop_fdre_C_Q)         0.223     9.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           1.119    10.970    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X98Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X98Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.191    13.151    
    SLICE_X98Y212        FDRE (Setup_fdre_C_D)        0.020    13.171    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.171    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.268ns  (logic 0.223ns (17.587%)  route 1.045ns (82.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns = ( 9.628 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     9.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y238        FDRE (Prop_fdre_C_Q)         0.223     9.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.045    10.896    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y239        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.259    13.096    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y239        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.247    13.343    
                         clock uncertainty           -0.191    13.152    
    SLICE_X97Y239        FDRE (Setup_fdre_C_D)       -0.019    13.133    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.252ns  (logic 0.223ns (17.812%)  route 1.029ns (82.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 9.630 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.429     9.630    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y241        FDRE (Prop_fdre_C_Q)         0.223     9.853 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           1.029    10.882    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X96Y242        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.261    13.098    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X96Y242        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.247    13.345    
                         clock uncertainty           -0.191    13.154    
    SLICE_X96Y242        FDRE (Setup_fdre_C_D)       -0.031    13.123    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.259ns  (logic 0.223ns (17.710%)  route 1.036ns (82.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns = ( 9.628 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     9.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_fdre_C_Q)         0.223     9.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.036    10.887    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.191    13.151    
    SLICE_X97Y211        FDRE (Setup_fdre_C_D)       -0.019    13.132    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.284ns  (logic 0.223ns (17.373%)  route 1.061ns (82.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns = ( 9.628 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     9.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y238        FDRE (Prop_fdre_C_Q)         0.223     9.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.061    10.912    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X94Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X94Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.191    13.151    
    SLICE_X94Y238        FDRE (Setup_fdre_C_D)        0.021    13.172    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.172    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.247ns  (logic 0.223ns (17.876%)  route 1.024ns (82.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns = ( 9.628 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.427     9.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_fdre_C_Q)         0.223     9.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.024    10.875    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.191    13.151    
    SLICE_X97Y211        FDRE (Setup_fdre_C_D)       -0.010    13.141    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.273ns  (logic 0.223ns (17.519%)  route 1.050ns (82.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 9.472 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.271     9.472    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y197        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y197        FDRE (Prop_fdre_C_Q)         0.223     9.695 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.050    10.745    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.247    13.216    
                         clock uncertainty           -0.191    13.025    
    SLICE_X97Y196        FDRE (Setup_fdre_C_D)       -0.009    13.016    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.254ns  (logic 0.223ns (17.777%)  route 1.031ns (82.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 9.472 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.271     9.472    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y197        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y197        FDRE (Prop_fdre_C_Q)         0.223     9.695 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.031    10.726    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.247    13.216    
                         clock uncertainty           -0.191    13.025    
    SLICE_X99Y196        FDRE (Setup_fdre_C_D)       -0.019    13.006    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.231ns  (logic 0.223ns (18.122%)  route 1.008ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 13.087 - 8.000 ) 
    Source Clock Delay      (SCD):    5.620ns = ( 9.620 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     5.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     5.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     6.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.442     8.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.419     9.620    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDRE (Prop_fdre_C_Q)         0.223     9.843 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.008    10.851    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.250    13.087    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.247    13.334    
                         clock uncertainty           -0.191    13.143    
    SLICE_X97Y228        FDRE (Setup_fdre_C_D)       -0.007    13.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  2.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.100ns (16.246%)  route 0.516ns (83.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.636     2.409    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.516     3.025    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.856     2.953    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y228        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.259     2.694    
                         clock uncertainty            0.191     2.885    
    SLICE_X97Y228        FDRE (Hold_fdre_C_D)         0.041     2.926    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.100ns (16.541%)  route 0.505ns (83.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.565     2.338    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_fdre_C_Q)         0.100     2.438 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.505     2.943    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X97Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.769     2.866    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.259     2.607    
                         clock uncertainty            0.191     2.798    
    SLICE_X97Y198        FDRE (Hold_fdre_C_D)         0.039     2.837    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.100ns (15.987%)  route 0.526ns (84.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.636     2.409    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y230        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.526     3.035    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.858     2.955    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.259     2.696    
                         clock uncertainty            0.191     2.887    
    SLICE_X97Y230        FDRE (Hold_fdre_C_D)         0.041     2.928    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.100ns (15.524%)  route 0.544ns (84.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.631     2.404    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X95Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y224        FDRE (Prop_fdre_C_Q)         0.100     2.504 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.544     3.048    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.852     2.949    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/gtreset_reg_2
    SLICE_X94Y224        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.259     2.690    
                         clock uncertainty            0.191     2.881    
    SLICE_X94Y224        FDRE (Hold_fdre_C_D)         0.059     2.940    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.100ns (15.794%)  route 0.533ns (84.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.641     2.414    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_fdre_C_Q)         0.100     2.514 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.533     3.047    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.866     2.963    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.259     2.704    
                         clock uncertainty            0.191     2.895    
    SLICE_X97Y211        FDRE (Hold_fdre_C_D)         0.041     2.936    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.370%)  route 0.551ns (84.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.642     2.415    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y238        FDRE (Prop_fdre_C_Q)         0.100     2.515 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.551     3.066    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X94Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.866     2.963    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X94Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.259     2.704    
                         clock uncertainty            0.191     2.895    
    SLICE_X94Y238        FDRE (Hold_fdre_C_D)         0.059     2.954    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.824%)  route 0.532ns (84.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.643     2.416    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y241        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.532     3.048    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X96Y242        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.867     2.964    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X96Y242        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.259     2.705    
                         clock uncertainty            0.191     2.896    
    SLICE_X96Y242        FDRE (Hold_fdre_C_D)         0.038     2.934    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.956%)  route 0.527ns (84.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.637     2.410    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y231        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y231        FDRE (Prop_fdre_C_Q)         0.100     2.510 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.527     3.037    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.858     2.955    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.259     2.696    
                         clock uncertainty            0.191     2.887    
    SLICE_X97Y230        FDRE (Hold_fdre_C_D)         0.032     2.919    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.835%)  route 0.531ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.641     2.414    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_fdre_C_Q)         0.100     2.514 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.531     3.045    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.866     2.963    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.259     2.704    
                         clock uncertainty            0.191     2.895    
    SLICE_X97Y211        FDRE (Hold_fdre_C_D)         0.032     2.927    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.100ns (15.602%)  route 0.541ns (84.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.642     2.415    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X97Y238        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y238        FDRE (Prop_fdre_C_Q)         0.100     2.515 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.541     3.056    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X97Y239        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.866     2.963    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y239        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.259     2.704    
                         clock uncertainty            0.191     2.895    
    SLICE_X97Y239        FDRE (Hold_fdre_C_D)         0.041     2.936    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        6.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.223ns (17.737%)  route 1.034ns (82.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 13.097 - 8.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.429     5.630    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDRE (Prop_fdre_C_Q)         0.223     5.853 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.034     6.887    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X95Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.260    13.097    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.247    13.344    
                         clock uncertainty           -0.071    13.273    
    SLICE_X95Y241        FDRE (Setup_fdre_C_D)       -0.009    13.264    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.223ns (17.768%)  route 1.032ns (82.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.427     5.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y211        FDRE (Prop_fdre_C_Q)         0.223     5.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.032     6.883    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.258    13.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.247    13.342    
                         clock uncertainty           -0.071    13.271    
    SLICE_X96Y212        FDRE (Setup_fdre_C_D)       -0.009    13.262    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.223ns (17.627%)  route 1.042ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns = ( 13.086 - 8.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.415     5.616    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtreset_reg
    SLICE_X95Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y222        FDRE (Prop_fdre_C_Q)         0.223     5.839 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.042     6.881    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X98Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.249    13.086    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X98Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.247    13.333    
                         clock uncertainty           -0.071    13.262    
    SLICE_X98Y222        FDRE (Setup_fdre_C_D)        0.023    13.285    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.223ns (18.367%)  route 0.991ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 13.092 - 8.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.419     5.620    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y230        FDRE (Prop_fdre_C_Q)         0.223     5.843 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.991     6.834    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X96Y233        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.255    13.092    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y233        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.247    13.339    
                         clock uncertainty           -0.071    13.268    
    SLICE_X96Y233        FDRE (Setup_fdre_C_D)       -0.007    13.261    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.223ns (19.034%)  route 0.949ns (80.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.271     5.472    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y196        FDRE (Prop_fdre_C_Q)         0.223     5.695 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.949     6.644    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     9.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     9.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    10.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.335    11.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.132    12.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.247    13.216    
                         clock uncertainty           -0.071    13.145    
    SLICE_X95Y198        FDRE (Setup_fdre_C_D)       -0.009    13.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.136    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  6.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.100ns (16.022%)  route 0.524ns (83.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.636     2.409    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y230        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.524     3.033    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X96Y233        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.861     2.958    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y233        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.259     2.699    
    SLICE_X96Y233        FDRE (Hold_fdre_C_D)         0.039     2.738    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.100ns (16.595%)  route 0.503ns (83.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.564     2.337    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y196        FDRE (Prop_fdre_C_Q)         0.100     2.437 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.503     2.940    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.769     2.866    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.259     2.607    
    SLICE_X95Y198        FDRE (Hold_fdre_C_D)         0.032     2.639    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.359%)  route 0.551ns (84.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.633     2.406    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtreset_reg
    SLICE_X95Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y222        FDRE (Prop_fdre_C_Q)         0.100     2.506 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.551     3.057    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X98Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.855     2.952    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X98Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.259     2.693    
    SLICE_X98Y222        FDRE (Hold_fdre_C_D)         0.059     2.752    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.100ns (15.696%)  route 0.537ns (84.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.642     2.415    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y211        FDRE (Prop_fdre_C_Q)         0.100     2.515 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.537     3.052    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.864     2.961    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.259     2.702    
    SLICE_X96Y212        FDRE (Hold_fdre_C_D)         0.032     2.734    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.100ns (15.619%)  route 0.540ns (84.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.643     2.416    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.540     3.056    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X95Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.867     2.964    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.259     2.705    
    SLICE_X95Y241        FDRE (Hold_fdre_C_D)         0.032     2.737    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.319    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        2.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.223ns (17.737%)  route 1.034ns (82.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 9.097 - 4.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.429     5.630    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDRE (Prop_fdre_C_Q)         0.223     5.853 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.034     6.887    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X95Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.260     9.097    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.247     9.344    
                         clock uncertainty           -0.191     9.153    
    SLICE_X95Y241        FDRE (Setup_fdre_C_D)       -0.009     9.144    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.223ns (17.768%)  route 1.032ns (82.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 9.095 - 4.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.427     5.628    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y211        FDRE (Prop_fdre_C_Q)         0.223     5.851 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.032     6.883    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.258     9.095    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.247     9.342    
                         clock uncertainty           -0.191     9.151    
    SLICE_X96Y212        FDRE (Setup_fdre_C_D)       -0.009     9.142    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.223ns (17.627%)  route 1.042ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns = ( 9.086 - 4.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.415     5.616    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtreset_reg
    SLICE_X95Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y222        FDRE (Prop_fdre_C_Q)         0.223     5.839 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.042     6.881    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X98Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.249     9.086    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X98Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.247     9.333    
                         clock uncertainty           -0.191     9.142    
    SLICE_X98Y222        FDRE (Setup_fdre_C_D)        0.023     9.165    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.223ns (18.367%)  route 0.991ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 9.092 - 4.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.419     5.620    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y230        FDRE (Prop_fdre_C_Q)         0.223     5.843 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.991     6.834    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X96Y233        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.255     9.092    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y233        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.247     9.339    
                         clock uncertainty           -0.191     9.148    
    SLICE_X96Y233        FDRE (Setup_fdre_C_D)       -0.007     9.141    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.223ns (19.034%)  route 0.949ns (80.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 8.969 - 4.000 ) 
    Source Clock Delay      (SCD):    5.472ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         1.271     5.472    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y196        FDRE (Prop_fdre_C_Q)         0.223     5.695 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.949     6.644    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        1.132     8.969    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.247     9.216    
                         clock uncertainty           -0.191     9.025    
    SLICE_X95Y198        FDRE (Setup_fdre_C_D)       -0.009     9.016    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  2.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.100ns (16.022%)  route 0.524ns (83.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.636     2.409    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y230        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y230        FDRE (Prop_fdre_C_Q)         0.100     2.509 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.524     3.033    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X96Y233        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.861     2.958    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y233        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.259     2.699    
                         clock uncertainty            0.191     2.890    
    SLICE_X96Y233        FDRE (Hold_fdre_C_D)         0.039     2.929    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.100ns (16.595%)  route 0.503ns (83.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.564     2.337    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X99Y196        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y196        FDRE (Prop_fdre_C_Q)         0.100     2.437 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.503     2.940    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.769     2.866    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y198        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.259     2.607    
                         clock uncertainty            0.191     2.798    
    SLICE_X95Y198        FDRE (Hold_fdre_C_D)         0.032     2.830    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.359%)  route 0.551ns (84.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.633     2.406    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtreset_reg
    SLICE_X95Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y222        FDRE (Prop_fdre_C_Q)         0.100     2.506 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.551     3.057    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X98Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.855     2.952    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK
    SLICE_X98Y222        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.259     2.693    
                         clock uncertainty            0.191     2.884    
    SLICE_X98Y222        FDRE (Hold_fdre_C_D)         0.059     2.943    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.100ns (15.696%)  route 0.537ns (84.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.642     2.415    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y211        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y211        FDRE (Prop_fdre_C_Q)         0.100     2.515 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.537     3.052    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.864     2.961    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/CLK
    SLICE_X96Y212        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.259     2.702    
                         clock uncertainty            0.191     2.893    
    SLICE_X96Y212        FDRE (Hold_fdre_C_D)         0.032     2.925    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.100ns (15.619%)  route 0.540ns (84.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=379, routed)         0.643     2.416    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/gtreset_reg
    SLICE_X97Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y241        FDRE (Prop_fdre_C_Q)         0.100     2.516 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.540     3.056    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X95Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1283, routed)        0.867     2.964    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X95Y241        FDRE                                         r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.259     2.705    
                         clock uncertainty            0.191     2.896    
    SLICE_X95Y241        FDRE (Hold_fdre_C_D)         0.032     2.928    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        9.395ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.548ns  (logic 0.236ns (43.045%)  route 0.312ns (56.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y160                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X88Y160        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.312     0.548    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X90Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y160        FDCE (Setup_fdce_C_D)       -0.057     9.943    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.565ns  (logic 0.259ns (45.869%)  route 0.306ns (54.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y160                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X88Y160        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.306     0.565    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X91Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y160        FDCE (Setup_fdce_C_D)       -0.009     9.991    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.450ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.573ns  (logic 0.259ns (45.228%)  route 0.314ns (54.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y159                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X88Y159        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.314     0.573    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X90Y159        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y159        FDCE (Setup_fdce_C_D)        0.023    10.023    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  9.450    

Slack (MET) :             9.477ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.545ns  (logic 0.259ns (47.481%)  route 0.286ns (52.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y160                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X88Y160        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.286     0.545    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X90Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y160        FDCE (Setup_fdce_C_D)        0.022    10.022    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  9.477    

Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.541ns  (logic 0.259ns (47.849%)  route 0.282ns (52.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y160                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X88Y160        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.282     0.541    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X90Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y160        FDCE (Setup_fdce_C_D)        0.021    10.021    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             9.484ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.539ns  (logic 0.259ns (48.027%)  route 0.280ns (51.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y159                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X88Y159        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.280     0.539    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X90Y159        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y159        FDCE (Setup_fdce_C_D)        0.023    10.023    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  9.484    

Slack (MET) :             9.564ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.458ns  (logic 0.259ns (56.506%)  route 0.199ns (43.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y159                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X88Y159        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.199     0.458    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X90Y159        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y159        FDCE (Setup_fdce_C_D)        0.022    10.022    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  9.564    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.454ns  (logic 0.259ns (56.994%)  route 0.195ns (43.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y159                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X88Y159        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.195     0.454    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X90Y159        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y159        FDCE (Setup_fdce_C_D)        0.021    10.021    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.452ns  (logic 0.259ns (57.246%)  route 0.193ns (42.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y160                                     0.000     0.000 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X88Y160        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.193     0.452    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X90Y160        FDCE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y160        FDCE (Setup_fdce_C_D)        0.023    10.023    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  9.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        8.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.302ns (25.253%)  route 0.894ns (74.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.217     5.418    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y158        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y158        FDPE (Prop_fdpe_C_Q)         0.259     5.677 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.375     6.052    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X74Y159        LUT2 (Prop_lut2_I0_O)        0.043     6.095 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.518     6.614    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X78Y159        FDPE                                         f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.125    14.962    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y159        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.457    15.419    
                         clock uncertainty           -0.074    15.345    
    SLICE_X78Y159        FDPE (Recov_fdpe_C_PRE)     -0.187    15.158    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.302ns (25.253%)  route 0.894ns (74.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.217     5.418    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y158        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y158        FDPE (Prop_fdpe_C_Q)         0.259     5.677 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.375     6.052    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X74Y159        LUT2 (Prop_lut2_I0_O)        0.043     6.095 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.518     6.614    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X78Y159        FDPE                                         f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.125    14.962    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y159        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.457    15.419    
                         clock uncertainty           -0.074    15.345    
    SLICE_X78Y159        FDPE (Recov_fdpe_C_PRE)     -0.187    15.158    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.302ns (25.253%)  route 0.894ns (74.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.217     5.418    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y158        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y158        FDPE (Prop_fdpe_C_Q)         0.259     5.677 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.375     6.052    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X74Y159        LUT2 (Prop_lut2_I0_O)        0.043     6.095 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.518     6.614    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X78Y159        FDPE                                         f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.125    14.962    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y159        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.457    15.419    
                         clock uncertainty           -0.074    15.345    
    SLICE_X78Y159        FDPE (Recov_fdpe_C_PRE)     -0.187    15.158    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             9.188ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.236ns (52.960%)  route 0.210ns (47.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.201 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.218     5.419    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y157        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y157        FDPE (Prop_fdpe_C_Q)         0.236     5.655 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.210     5.865    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X74Y158        FDPE                                         f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000    10.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032    11.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231    12.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.073    12.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           1.335    13.754    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.837 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         1.079    14.916    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y158        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.477    15.393    
                         clock uncertainty           -0.074    15.319    
    SLICE_X74Y158        FDPE (Recov_fdpe_C_PRE)     -0.267    15.052    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  9.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.532     2.305    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y157        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y157        FDPE (Prop_fdpe_C_Q)         0.107     2.412 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.504    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X74Y158        FDPE                                         f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.736     2.833    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y158        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.514     2.319    
    SLICE_X74Y158        FDPE (Remov_fdpe_C_PRE)     -0.088     2.231    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.296%)  route 0.455ns (75.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.532     2.305    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y159        FDRE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y159        FDRE (Prop_fdre_C_Q)         0.118     2.423 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.187     2.610    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X74Y159        LUT2 (Prop_lut2_I1_O)        0.028     2.638 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.268     2.906    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X78Y159        FDPE                                         f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.761     2.858    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y159        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.497     2.361    
    SLICE_X78Y159        FDPE (Remov_fdpe_C_PRE)     -0.052     2.309    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.296%)  route 0.455ns (75.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.532     2.305    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y159        FDRE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y159        FDRE (Prop_fdre_C_Q)         0.118     2.423 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.187     2.610    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X74Y159        LUT2 (Prop_lut2_I1_O)        0.028     2.638 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.268     2.906    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X78Y159        FDPE                                         f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.761     2.858    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y159        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.497     2.361    
    SLICE_X78Y159        FDPE (Remov_fdpe_C_PRE)     -0.052     2.309    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.296%)  route 0.455ns (75.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.773 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.532     2.305    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X74Y159        FDRE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y159        FDRE (Prop_fdre_C_Q)         0.118     2.423 r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.187     2.610    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X74Y159        LUT2 (Prop_lut2_I1_O)        0.028     2.638 f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.268     2.906    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X78Y159        FDPE                                         f  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT5
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/clk_100mhz
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.097 r  pcie_7x_0_i/U0/inst/icap_clock_bufg/O
                         net (fo=136, routed)         0.761     2.858    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y159        FDPE                                         r  pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.497     2.361    
    SLICE_X78Y159        FDPE (Remov_fdpe_C_PRE)     -0.052     2.309    pcie_7x_0_i/U0/inst/pr_loader_i/PIO_FPC_i/PIO_EP_FPC_inst/data_transfer_i/fastConfigFIFO_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.060%)  route 2.596ns (82.940%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.784     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X40Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X40Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X40Y164        FDCE (Recov_fdce_C_CLR)     -0.187    32.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         32.642    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.617    

Slack (MET) :             26.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.060%)  route 2.596ns (82.940%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.784     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X40Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X40Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X40Y164        FDCE (Recov_fdce_C_CLR)     -0.187    32.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         32.642    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.617    

Slack (MET) :             26.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.060%)  route 2.596ns (82.940%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.784     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X40Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X40Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X40Y164        FDCE (Recov_fdce_C_CLR)     -0.187    32.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         32.642    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.617    

Slack (MET) :             26.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.062%)  route 2.596ns (82.938%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.783     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X38Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X38Y164        FDCE (Recov_fdce_C_CLR)     -0.187    32.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.642    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.618    

Slack (MET) :             26.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.062%)  route 2.596ns (82.938%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.783     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X38Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X38Y164        FDCE (Recov_fdce_C_CLR)     -0.187    32.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         32.642    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.618    

Slack (MET) :             26.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.062%)  route 2.596ns (82.938%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.783     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X38Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X38Y164        FDCE (Recov_fdce_C_CLR)     -0.187    32.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         32.642    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.618    

Slack (MET) :             26.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.062%)  route 2.596ns (82.938%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.783     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X38Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X38Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X38Y164        FDCE (Recov_fdce_C_CLR)     -0.187    32.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         32.642    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.618    

Slack (MET) :             26.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.534ns (16.973%)  route 2.612ns (83.027%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 32.510 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.800     6.040    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X40Y162        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.084    32.510    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X40Y162        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.355    32.865    
                         clock uncertainty           -0.035    32.830    
    SLICE_X40Y162        FDCE (Recov_fdce_C_CLR)     -0.154    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         32.676    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                 26.636    

Slack (MET) :             26.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.060%)  route 2.596ns (82.940%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.784     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X40Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X40Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X40Y164        FDCE (Recov_fdce_C_CLR)     -0.154    32.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         32.675    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.650    

Slack (MET) :             26.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.534ns (17.060%)  route 2.596ns (82.940%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 32.509 - 30.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.668 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.226     2.894    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X38Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDCE (Prop_fdce_C_Q)         0.259     3.153 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.530     3.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X38Y150        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.405     4.130    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X39Y151        LUT3 (Prop_lut3_I0_O)        0.043     4.173 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.660     4.834    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X40Y154        LUT5 (Prop_lut5_I4_O)        0.051     4.885 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.218     5.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X40Y155        LUT2 (Prop_lut2_I0_O)        0.138     5.241 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.784     6.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X40Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.343    31.343    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    31.426 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.083    32.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X40Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.355    32.864    
                         clock uncertainty           -0.035    32.829    
    SLICE_X40Y164        FDCE (Recov_fdce_C_CLR)     -0.154    32.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         32.675    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 26.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.299%)  route 0.107ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.107     1.592    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.735     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.334     1.396    
    SLICE_X37Y166        FDCE (Remov_fdce_C_CLR)     -0.069     1.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.299%)  route 0.107ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.107     1.592    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.735     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.334     1.396    
    SLICE_X37Y166        FDCE (Remov_fdce_C_CLR)     -0.069     1.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.299%)  route 0.107ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.107     1.592    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.735     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X37Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.334     1.396    
    SLICE_X37Y166        FDCE (Remov_fdce_C_CLR)     -0.069     1.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.815%)  route 0.109ns (52.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.109     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X36Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.735     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X36Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.334     1.396    
    SLICE_X36Y166        FDCE (Remov_fdce_C_CLR)     -0.069     1.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.815%)  route 0.109ns (52.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.109     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X36Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.735     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X36Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.334     1.396    
    SLICE_X36Y166        FDCE (Remov_fdce_C_CLR)     -0.069     1.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.815%)  route 0.109ns (52.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.109     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X36Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.735     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X36Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.334     1.396    
    SLICE_X36Y166        FDCE (Remov_fdce_C_CLR)     -0.069     1.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.815%)  route 0.109ns (52.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.109     1.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X36Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.735     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X36Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.334     1.396    
    SLICE_X36Y166        FDCE (Remov_fdce_C_CLR)     -0.069     1.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.299%)  route 0.107ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.107     1.592    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y166        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.735     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X37Y166        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.334     1.396    
    SLICE_X37Y166        FDPE (Remov_fdpe_C_PRE)     -0.072     1.324    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.756%)  route 0.188ns (65.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.531     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X49Y155        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.188     1.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X46Y155        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.738     1.733    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X46Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.317     1.416    
    SLICE_X46Y155        FDCE (Remov_fdce_C_CLR)     -0.050     1.366    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.265%)  route 0.155ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.825     0.825    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.534     1.385    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y165        FDPE (Prop_fdpe_C_Q)         0.100     1.485 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.155     1.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X37Y164        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.965     0.965    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.995 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.737     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X37Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.334     1.398    
    SLICE_X37Y164        FDCE (Remov_fdce_C_CLR)     -0.069     1.329    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/cnt/count_int_reg[10]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.223ns (6.879%)  route 3.019ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 8.990 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.019     8.819    app/cnt/rst_i
    SLICE_X95Y142        FDCE                                         f  app/cnt/count_int_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.153     8.990    app/cnt/clk_i
    SLICE_X95Y142        FDCE                                         r  app/cnt/count_int_reg[10]/C
                         clock pessimism              0.364     9.354    
                         clock uncertainty           -0.065     9.289    
    SLICE_X95Y142        FDCE (Recov_fdce_C_CLR)     -0.212     9.077    app/cnt/count_int_reg[10]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/cnt/count_int_reg[11]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.223ns (6.879%)  route 3.019ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 8.990 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.019     8.819    app/cnt/rst_i
    SLICE_X95Y142        FDCE                                         f  app/cnt/count_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.153     8.990    app/cnt/clk_i
    SLICE_X95Y142        FDCE                                         r  app/cnt/count_int_reg[11]/C
                         clock pessimism              0.364     9.354    
                         clock uncertainty           -0.065     9.289    
    SLICE_X95Y142        FDCE (Recov_fdce_C_CLR)     -0.212     9.077    app/cnt/count_int_reg[11]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/cnt/count_int_reg[8]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.223ns (6.879%)  route 3.019ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 8.990 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.019     8.819    app/cnt/rst_i
    SLICE_X95Y142        FDCE                                         f  app/cnt/count_int_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.153     8.990    app/cnt/clk_i
    SLICE_X95Y142        FDCE                                         r  app/cnt/count_int_reg[8]/C
                         clock pessimism              0.364     9.354    
                         clock uncertainty           -0.065     9.289    
    SLICE_X95Y142        FDCE (Recov_fdce_C_CLR)     -0.212     9.077    app/cnt/count_int_reg[8]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/cnt/count_int_reg[9]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.223ns (6.879%)  route 3.019ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 8.990 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.019     8.819    app/cnt/rst_i
    SLICE_X95Y142        FDCE                                         f  app/cnt/count_int_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.153     8.990    app/cnt/clk_i
    SLICE_X95Y142        FDCE                                         r  app/cnt/count_int_reg[9]/C
                         clock pessimism              0.364     9.354    
                         clock uncertainty           -0.065     9.289    
    SLICE_X95Y142        FDCE (Recov_fdce_C_CLR)     -0.212     9.077    app/cnt/count_int_reg[9]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/l2p_address_h_reg[10]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.223ns (6.702%)  route 3.105ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 9.053 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.105     8.905    app/l2p_dma/rst_n_i
    SLICE_X41Y201        FDCE                                         f  app/l2p_dma/l2p_address_h_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.216     9.053    app/l2p_dma/clk_i
    SLICE_X41Y201        FDCE                                         r  app/l2p_dma/l2p_address_h_reg[10]/C
                         clock pessimism              0.407     9.460    
                         clock uncertainty           -0.065     9.395    
    SLICE_X41Y201        FDCE (Recov_fdce_C_CLR)     -0.212     9.183    app/l2p_dma/l2p_address_h_reg[10]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/l2p_address_h_reg[14]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.223ns (6.702%)  route 3.105ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 9.053 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.105     8.905    app/l2p_dma/rst_n_i
    SLICE_X41Y201        FDCE                                         f  app/l2p_dma/l2p_address_h_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.216     9.053    app/l2p_dma/clk_i
    SLICE_X41Y201        FDCE                                         r  app/l2p_dma/l2p_address_h_reg[14]/C
                         clock pessimism              0.407     9.460    
                         clock uncertainty           -0.065     9.395    
    SLICE_X41Y201        FDCE (Recov_fdce_C_CLR)     -0.212     9.183    app/l2p_dma/l2p_address_h_reg[14]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/l2p_address_h_reg[18]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.223ns (6.702%)  route 3.105ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 9.053 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.105     8.905    app/l2p_dma/rst_n_i
    SLICE_X41Y201        FDCE                                         f  app/l2p_dma/l2p_address_h_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.216     9.053    app/l2p_dma/clk_i
    SLICE_X41Y201        FDCE                                         r  app/l2p_dma/l2p_address_h_reg[18]/C
                         clock pessimism              0.407     9.460    
                         clock uncertainty           -0.065     9.395    
    SLICE_X41Y201        FDCE (Recov_fdce_C_CLR)     -0.212     9.183    app/l2p_dma/l2p_address_h_reg[18]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/l2p_address_h_reg[26]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.223ns (6.702%)  route 3.105ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 9.053 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.105     8.905    app/l2p_dma/rst_n_i
    SLICE_X41Y201        FDCE                                         f  app/l2p_dma/l2p_address_h_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.216     9.053    app/l2p_dma/clk_i
    SLICE_X41Y201        FDCE                                         r  app/l2p_dma/l2p_address_h_reg[26]/C
                         clock pessimism              0.407     9.460    
                         clock uncertainty           -0.065     9.395    
    SLICE_X41Y201        FDCE (Recov_fdce_C_CLR)     -0.212     9.183    app/l2p_dma/l2p_address_h_reg[26]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/l2p_dma/l2p_address_h_reg[2]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.223ns (6.702%)  route 3.105ns (93.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 9.053 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        3.105     8.905    app/l2p_dma/rst_n_i
    SLICE_X41Y201        FDCE                                         f  app/l2p_dma/l2p_address_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.216     9.053    app/l2p_dma/clk_i
    SLICE_X41Y201        FDCE                                         r  app/l2p_dma/l2p_address_h_reg[2]/C
                         clock pessimism              0.407     9.460    
                         clock uncertainty           -0.065     9.395    
    SLICE_X41Y201        FDCE (Recov_fdce_C_CLR)     -0.212     9.183    app/l2p_dma/l2p_address_h_reg[2]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 user_reset_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/cnt/count_int_reg[0]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.223ns (6.939%)  route 2.991ns (93.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 8.989 - 4.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.104     1.104    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     1.197 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.392     2.589    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.666 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.442     4.108    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.201 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.376     5.577    user_clk
    SLICE_X69Y208        FDRE                                         r  user_reset_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y208        FDRE (Prop_fdre_C_Q)         0.223     5.800 f  user_reset_q_reg/Q
                         net (fo=3988, routed)        2.991     8.791    app/cnt/rst_i
    SLICE_X95Y140        FDCE                                         f  app/cnt/count_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.032     5.032    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.115 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.231     6.346    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.419 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.335     7.754    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.837 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        1.152     8.989    app/cnt/clk_i
    SLICE_X95Y140        FDCE                                         r  app/cnt/count_int_reg[0]/C
                         clock pessimism              0.364     9.353    
                         clock uncertainty           -0.065     9.288    
    SLICE_X95Y140        FDCE (Recov_fdce_C_CLR)     -0.212     9.076    app/cnt/count_int_reg[0]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.091ns (29.942%)  route 0.213ns (70.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.533     2.306    app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y198        FDPE                                         r  app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y198        FDPE (Prop_fdpe_C_Q)         0.091     2.397 f  app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.213     2.610    app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X74Y201        FDPE                                         f  app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.838     2.935    app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y201        FDPE                                         r  app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.332     2.603    
    SLICE_X74Y201        FDPE (Remov_fdpe_C_PRE)     -0.090     2.513    app/wb32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.670%)  route 0.114ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.730     2.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.497     2.330    
    SLICE_X39Y168        FDCE (Remov_fdce_C_CLR)     -0.069     2.261    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.670%)  route 0.114ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.730     2.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.497     2.330    
    SLICE_X39Y168        FDCE (Remov_fdce_C_CLR)     -0.069     2.261    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.670%)  route 0.114ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.516    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.730     2.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.497     2.330    
    SLICE_X39Y168        FDCE (Remov_fdce_C_CLR)     -0.069     2.261    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.819%)  route 0.109ns (52.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.732     2.829    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.514     2.315    
    SLICE_X36Y167        FDCE (Remov_fdce_C_CLR)     -0.069     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.819%)  route 0.109ns (52.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.732     2.829    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.514     2.315    
    SLICE_X36Y167        FDCE (Remov_fdce_C_CLR)     -0.069     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.819%)  route 0.109ns (52.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.732     2.829    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.514     2.315    
    SLICE_X36Y167        FDCE (Remov_fdce_C_CLR)     -0.069     2.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.819%)  route 0.109ns (52.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X36Y167        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.732     2.829    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y167        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.514     2.315    
    SLICE_X36Y167        FDPE (Remov_fdpe_C_PRE)     -0.072     2.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     2.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X38Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.731     2.828    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X38Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.497     2.331    
    SLICE_X38Y167        FDCE (Remov_fdce_C_CLR)     -0.050     2.281    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.837%)  route 0.151ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.558 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.578     1.136    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.186 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.561     1.747    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.773 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.529     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y168        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDPE (Prop_fdpe_C_Q)         0.100     2.402 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     2.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X38Y167        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     0.600 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.792     1.392    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.445 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.622     2.067    pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.097 r  pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9145, routed)        0.731     2.828    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X38Y167        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.497     2.331    
    SLICE_X38Y167        FDCE (Remov_fdce_C_CLR)     -0.050     2.281    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.272    





