/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  reg [7:0] _01_;
  reg [26:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  reg [8:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [42:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  wire [42:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_33z;
  wire [16:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_67z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_85z;
  wire [2:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_92z;
  wire [7:0] celloutsig_0_93z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [23:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [6:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = { celloutsig_0_22z[6:5], celloutsig_0_15z, celloutsig_0_27z } + celloutsig_0_49z[4:1];
  assign celloutsig_0_89z = { celloutsig_0_85z[0], celloutsig_0_7z, celloutsig_0_15z } + celloutsig_0_24z[28:26];
  assign celloutsig_0_93z = { celloutsig_0_67z[4:2], celloutsig_0_52z[1], celloutsig_0_67z[0], celloutsig_0_45z } + { celloutsig_0_24z[30:27], celloutsig_0_72z, celloutsig_0_89z };
  assign celloutsig_1_9z = in_data[107:102] + { celloutsig_1_7z[6:2], celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_11z[10:0] + { in_data[135:131], celloutsig_1_9z };
  assign celloutsig_1_16z = celloutsig_1_10z[4:1] + celloutsig_1_1z[3:0];
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z } + celloutsig_0_9z[2:0];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 18'h00000;
    else _00_ <= celloutsig_0_24z[37:20];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_10z[7:1], celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z[23], celloutsig_0_2z, celloutsig_0_2z } & celloutsig_0_0z[3:1];
  assign celloutsig_0_55z = in_data[49:46] & { celloutsig_0_33z[4:2], celloutsig_0_37z };
  assign celloutsig_0_85z = celloutsig_0_40z[3:0] & celloutsig_0_10z[3:0];
  assign celloutsig_0_10z = { celloutsig_0_6z[2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z } & { celloutsig_0_0z[20:13], celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } & { celloutsig_1_6z[5:2], celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[133:117], celloutsig_1_6z } & { in_data[120:106], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_24z = { celloutsig_0_0z[26:17], _01_, celloutsig_0_13z, celloutsig_0_9z, _01_, celloutsig_0_9z, _01_ } & in_data[52:10];
  assign celloutsig_0_26z = celloutsig_0_24z[39:35] & { celloutsig_0_9z[1:0], celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_6z[5:2], celloutsig_0_19z, celloutsig_0_15z } / { 1'h1, celloutsig_0_0z[18:12] };
  assign celloutsig_0_28z = celloutsig_0_0z[3:0] / { 1'h1, celloutsig_0_17z[8:7], celloutsig_0_25z };
  assign celloutsig_0_5z = { celloutsig_0_0z[24:20], celloutsig_0_4z } == in_data[42:35];
  assign celloutsig_0_72z = { celloutsig_0_22z[6:3], celloutsig_0_15z, celloutsig_0_15z } == { _00_[11], celloutsig_0_28z, celloutsig_0_71z };
  assign celloutsig_0_8z = { celloutsig_0_6z[5:4], celloutsig_0_5z, celloutsig_0_3z } == { in_data[8:6], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z } == celloutsig_0_4z;
  assign celloutsig_0_2z = in_data[26:20] == celloutsig_0_0z[10:4];
  assign celloutsig_0_15z = { in_data[38:35], celloutsig_0_13z, celloutsig_0_9z } > { celloutsig_0_10z[6:0], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_5z = celloutsig_1_4z[2:0] || { in_data[141:140], celloutsig_1_3z };
  assign celloutsig_1_14z = celloutsig_1_11z[12:3] || { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_0z[14:12], celloutsig_0_2z } || celloutsig_0_9z;
  assign celloutsig_0_16z = { celloutsig_0_10z[7:6], celloutsig_0_3z } || celloutsig_0_1z[2:0];
  assign celloutsig_0_25z = in_data[81:72] || { celloutsig_0_24z[15:7], celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_0z[21:18], celloutsig_0_1z, celloutsig_0_2z } < celloutsig_0_0z[14:4];
  assign celloutsig_1_0z = in_data[158:153] < in_data[187:182];
  assign celloutsig_1_8z = { in_data[138], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z } < { celloutsig_1_1z[4], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_15z = celloutsig_1_12z < { celloutsig_1_7z[6:5], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_71z = celloutsig_0_18z[5] & ~(celloutsig_0_26z[3]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = in_data[98] & ~(celloutsig_1_0z);
  assign celloutsig_0_27z = celloutsig_0_0z[21] & ~(celloutsig_0_23z[5]);
  assign celloutsig_0_38z = { celloutsig_0_18z[7:6], celloutsig_0_4z } | celloutsig_0_18z[6:2];
  assign celloutsig_0_45z = { celloutsig_0_24z[33], celloutsig_0_7z, celloutsig_0_8z } | { celloutsig_0_10z[3], celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_92z = { celloutsig_0_17z[13:6], celloutsig_0_45z, celloutsig_0_55z } | celloutsig_0_36z[15:1];
  assign celloutsig_1_12z = { celloutsig_1_9z[2:1], celloutsig_1_9z } | { celloutsig_1_1z[3:0], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[87:82] | celloutsig_0_0z[13:8];
  assign celloutsig_0_7z = | celloutsig_0_1z[5:3];
  assign celloutsig_0_40z = { celloutsig_0_1z[4:0], celloutsig_0_27z, celloutsig_0_38z } >> { celloutsig_0_17z[16:7], celloutsig_0_13z };
  assign celloutsig_0_9z = { celloutsig_0_4z[1:0], celloutsig_0_7z, celloutsig_0_8z } >> celloutsig_0_6z[5:2];
  assign celloutsig_0_17z = { in_data[44:30], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_2z } >> { celloutsig_0_10z[4:3], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_33z = celloutsig_0_1z[5:1] << celloutsig_0_26z;
  assign celloutsig_0_6z = { celloutsig_0_0z[19], celloutsig_0_1z } << { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } << { in_data[174:172], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_19z = in_data[168:157] << { celloutsig_1_13z[2], celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_19z = { celloutsig_0_6z[6:5], celloutsig_0_15z } << { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_4z[2], celloutsig_1_3z, celloutsig_1_1z } <<< { celloutsig_1_6z[6:2], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_16z } <<< celloutsig_1_13z[10:2];
  assign celloutsig_0_23z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z } <<< { celloutsig_0_10z[6], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_21z = { in_data[42:14], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z } >>> { in_data[80:39], celloutsig_0_13z };
  assign celloutsig_0_36z = celloutsig_0_21z[34:18] ^ { in_data[15:13], celloutsig_0_18z, celloutsig_0_33z };
  assign celloutsig_1_1z = in_data[150:146] ^ { in_data[153:150], celloutsig_1_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_0_0z = 27'h0000000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[76:50];
  always_latch
    if (clkin_data[160]) celloutsig_1_6z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_0_18z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_18z = { celloutsig_0_10z[7:1], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_37z = ~((celloutsig_0_4z[0] & celloutsig_0_4z[0]) | (celloutsig_0_2z & celloutsig_0_25z));
  assign { celloutsig_0_49z[3:1], celloutsig_0_49z[7:4] } = { celloutsig_0_45z, celloutsig_0_38z[4:1] } ^ { celloutsig_0_24z[19:18], celloutsig_0_16z, celloutsig_0_24z[23:20] };
  assign { celloutsig_0_67z[4:2], celloutsig_0_67z[8:5], celloutsig_0_67z[0] } = { celloutsig_0_49z[3:1], celloutsig_0_49z[7:4], celloutsig_0_8z } | { celloutsig_0_1z[1], celloutsig_0_52z[3:2], celloutsig_0_1z[5:2], celloutsig_0_52z[0] };
  assign celloutsig_0_49z[0] = 1'h0;
  assign celloutsig_0_67z[1] = celloutsig_0_52z[1];
  assign { out_data[136:128], out_data[107:96], out_data[46:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
