<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mandelbrot2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="colorModule.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="colorRom255.tfi"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ddrPort1Controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/ramModule_readme.txt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mainController.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mainController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mainController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mainController.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mainController.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mainController.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mainController.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mainController.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mainController.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mainController.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mainController.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mainController.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mainController.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mainController.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mainController.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mainController.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mainController.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mainController.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mainController.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mainController.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mainControllerTriplePort.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mainControllerTriplePort.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mainControllerTriplePort.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mainControllerTriplePort.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mainControllerTriplePort.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mainControllerTriplePort.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mainControllerTriplePort.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mainControllerTriplePort.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mainControllerTriplePort.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mainControllerTriplePort.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mainControllerTriplePort.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mainControllerTriplePort.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mainControllerTriplePort.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mainControllerTriplePort.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mainControllerTriplePort.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mainControllerTriplePort.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mainControllerTriplePort.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mainControllerTriplePort_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mainControllerTriplePort_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mainControllerTriplePort_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mainControllerTriplePort_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mainControllerTriplePort_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mainControllerTriplePort_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mainControllerTriplePort_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainControllerTriplePort_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mainController_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mainController_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mainController_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mainController_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mainController_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mainController_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainController_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainController_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mainController_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mainController_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainController_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mainController_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mainController_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mainController_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainController_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="maincontroller.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="maincontroller.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="maincontroller.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="maincontrollertripleport.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="maincontrollertripleport.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="maincontrollertripleport.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pointGenerator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pointGenerator.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pointGenerator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1339263303" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1339263302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1339264700" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3926876777955704222" xil_pn:start_ts="1339264700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1339266172" xil_pn:in_ck="-6707264313278933108" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5976314533840106449" xil_pn:start_ts="1339266172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/MemoryReadFIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MemoryReadFIFO.v"/>
      <outfile xil_pn:name="ipcore_dir/clockGeneration.v"/>
      <outfile xil_pn:name="ipcore_dir/clockGeneration/example_design/clockGeneration_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/infrastructure.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/memc_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/ramModule/user_design/rtl/ramModule.v"/>
    </transform>
    <transform xil_pn:end_ts="1339263303" xil_pn:in_ck="4976711586071027737" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1339263303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1339264700" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-732341174093309664" xil_pn:start_ts="1339264700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1339263303" xil_pn:in_ck="4976711586071027737" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1339263303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1339264700" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8491754446729049927" xil_pn:start_ts="1339264700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1339267778" xil_pn:in_ck="-3494903509276513876" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3673915996030928354" xil_pn:start_ts="1339267722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mainController.lso"/>
      <outfile xil_pn:name="mainController.ngc"/>
      <outfile xil_pn:name="mainController.ngr"/>
      <outfile xil_pn:name="mainController.prj"/>
      <outfile xil_pn:name="mainController.stx"/>
      <outfile xil_pn:name="mainController.syr"/>
      <outfile xil_pn:name="mainController.xst"/>
      <outfile xil_pn:name="mainControllerTriplePort.prj"/>
      <outfile xil_pn:name="mainController_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1339266232" xil_pn:in_ck="-5035770679038565568" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6149397669047994827" xil_pn:start_ts="1339266232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1339267788" xil_pn:in_ck="-3128156734876095624" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8196116318964066640" xil_pn:start_ts="1339267778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mainController.bld"/>
      <outfile xil_pn:name="mainController.ngd"/>
      <outfile xil_pn:name="mainController_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1339267896" xil_pn:in_ck="2450946291937472268" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1339267788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mainController.pcf"/>
      <outfile xil_pn:name="mainController_map.map"/>
      <outfile xil_pn:name="mainController_map.mrp"/>
      <outfile xil_pn:name="mainController_map.ncd"/>
      <outfile xil_pn:name="mainController_map.ngm"/>
      <outfile xil_pn:name="mainController_map.xrpt"/>
      <outfile xil_pn:name="mainController_summary.xml"/>
      <outfile xil_pn:name="mainController_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1339267997" xil_pn:in_ck="3315472568027035966" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1339267896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mainController.ncd"/>
      <outfile xil_pn:name="mainController.pad"/>
      <outfile xil_pn:name="mainController.par"/>
      <outfile xil_pn:name="mainController.ptwx"/>
      <outfile xil_pn:name="mainController.unroutes"/>
      <outfile xil_pn:name="mainController.xpi"/>
      <outfile xil_pn:name="mainController_pad.csv"/>
      <outfile xil_pn:name="mainController_pad.txt"/>
      <outfile xil_pn:name="mainController_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1339268023" xil_pn:in_ck="-1300888224705998387" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1339267997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mainController.ut"/>
      <outfile xil_pn:name="maincontroller.bgn"/>
      <outfile xil_pn:name="maincontroller.bit"/>
      <outfile xil_pn:name="maincontroller.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1339267997" xil_pn:in_ck="8708509260177801220" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1339267967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mainController.twr"/>
      <outfile xil_pn:name="mainController.twx"/>
    </transform>
  </transforms>

</generated_project>
