FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2014 Lucas Stach <l.stach@pengutronix.de>, Pengutronix
 */

#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/export.h>
#include <linux/slab.h>
#include "clk.h"

struct clk_cpu {
	struct clk_hw	hw;
	struct clk	*div;
	struct clk	*mux;
	struct clk	*pll;
	struct clk	*step;
};

static inline struct clk_cpu *to_clk_cpu(struct clk_hw *hw)
{
	return container_of(hw, struct clk_cpu, hw);
}

/* bench 8850.3.0 23a0a92fbf42 */
/* bench 8850.3.1 b49b5f9cc4fd */
/* bench 8850.3.2 9cd120bb0c96 */
/* bench 8850.3.3 8fe96e1204ca */
/* bench 8850.3.4 6fb2c3581ccc */
/* bench 8850.3.5 9b35ae2ca4a8 */
/* bench 8850.3.6 1398e95a37d9 */
/* bench 8850.3.7 9ade6e3652b7 */
/* bench 8850.3.8 c5c9d9df3a2a */
/* bench 8850.3.9 28552de7339a */
/* bench 8850.3.10 4b885a6356a0 */
/* bench 8850.3.11 df32b72826c0 */
{
	struct clk_cpu *cpu = to_clk_cpu(hw);

	return clk_get_rate(cpu->div);
}

static long clk_cpu_round_rate(struct clk_hw *hw, unsigned long rate,
			       unsigned long *prate)
{
	struct clk_cpu *cpu = to_clk_cpu(hw);

	return clk_round_rate(cpu->pll, rate);
}

static int clk_cpu_set_rate(struct clk_hw *hw, unsigned long rate,
			    unsigned long parent_rate)
/* bench 14871.4.0 11b8cf2e6fab */
/* bench 14871.4.1 235d41a32167 */
/* bench 14871.4.2 2ae29d1d5021 */
/* bench 14871.4.3 a80d48902060 */
/* bench 14871.4.4 e216ec99881b */
/* bench 14871.4.5 1c8dfeaa9b5b */
/* bench 14871.4.6 5a5f39832777 */
/* bench 14871.4.7 ae59472580ea */
/* bench 14871.4.8 33e8bd30b254 */
/* bench 14871.4.9 9e930aea606d */
	int ret;

	/* switch to PLL bypass clock */
	ret = clk_set_parent(cpu->mux, cpu->step);
	if (ret)
		return ret;

	/* reprogram PLL */
	ret = clk_set_rate(cpu->pll, rate);
	if (ret) {
		clk_set_parent(cpu->mux, cpu->pll);
		return ret;
	}
	/* switch back to PLL clock */
	clk_set_parent(cpu->mux, cpu->pll);

	/* Ensure the divider is what we expect */
	clk_set_rate(cpu->div, rate);

	return 0;
}

static const struct clk_ops clk_cpu_ops = {
	.recalc_rate	= clk_cpu_recalc_rate,
	.round_rate	= clk_cpu_round_rate,
	.set_rate	= clk_cpu_set_rate,
};

struct clk_hw *imx_clk_hw_cpu(const char *name, const char *parent_name,
		struct clk *div, struct clk *mux, struct clk *pll,
		struct clk *step)
{
	struct clk_cpu *cpu;
	struct clk_hw *hw;
	struct clk_init_data init;
	int ret;

	cpu = kzalloc(sizeof(*cpu), GFP_KERNEL);
	if (!cpu)
		return ERR_PTR(-ENOMEM);

	cpu->div = div;
	cpu->mux = mux;
	cpu->pll = pll;
	cpu->step = step;
/* bench 6289.0.0 d88c7a1629e4 */
/* bench 6289.0.1 e2479a31a3d7 */
/* bench 6289.0.2 d5689d84bffb */
/* bench 6289.0.3 961324fd1770 */
/* bench 6289.0.4 c789ac04f347 */
/* bench 6289.0.5 9dc8abf0f309 */
/* bench 6289.0.6 d0a8c2d61305 */
/* bench 6289.0.7 bed56aa95c01 */
	init.name = name;
	init.ops = &clk_cpu_ops;
	init.flags = CLK_IS_CRITICAL;
	init.parent_names = &parent_name;
	init.num_parents = 1;

	cpu->hw.init = &init;
	hw = &cpu->hw;

	ret = clk_hw_register(NULL, hw);
	if (ret) {
/* bench 18671.4.0 5fe57b2788f6 */
/* bench 18671.4.1 e09360b1479b */
/* bench 18671.4.2 88d067aecae1 */
/* bench 18671.4.3 bfde29f89b49 */
/* bench 18671.4.4 d5b6ba9ca9a1 */
/* bench 18671.4.5 5848996e7969 */
/* bench 18671.4.6 c4ba60b66109 */
/* bench 18671.4.7 5371e4781dee */
/* bench 18671.4.8 3c4694b975a8 */
/* bench 18671.4.9 71a86bfdc1db */
/* bench 18671.4.10 94fdd3f2253e */
/* bench 18671.4.11 829e75c2e5c5 */
/* bench 18671.4.12 2a98894beebc */
/* bench 18671.4.13 d8028d34ab0f */
	}

	return hw;
}
EXPORT_SYMBOL_GPL(imx_clk_hw_cpu);
