module d_ff_sync_reset (
    input  d,
    input  clk,
    input  reset,
    output reg q
);

always @(posedge clk) begin
    if (reset)
        q <= 1'b0;
    else
        q <= d;
end

endmodule
