name=> resetIBUF loc=>  IOB_X0Y285 bel=>  HPIOB.INBUF
name=> sdio_spi_clk_OBUFT_inst loc=>  IOB_X1Y145 bel=>  HPIOB.OUTBUF
name=> sdio_spi_cs_OBUFT_inst loc=>  IOB_X1Y142 bel=>  HPIOB.OUTBUF
name=> sdio_spi_dat_0_IBUF_inst loc=>  IOB_X1Y181 bel=>  HPIOB.INBUF
name=> sdio_spi_dat_3_OBUFT_inst loc=>  IOB_X1Y143 bel=>  HPIOB.OUTBUF
name=> sys_clock_ibufds loc=>  HPIOBDIFFINBUF_X0Y156 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> uart_rxd_IBUF_inst loc=>  IOB_X1Y12 bel=>  HRIO.INBUF
name=> uart_txd_OBUFT_inst loc=>  IOB_X1Y0 bel=>  HRIO.OUTBUF
name=> chiptop/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg loc=>  BITSLICE_RX_TX_X1Y143 bel=>  BITSLICE_COMPONENT_RX_TX.OUT_FF
name=> chiptop/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0] loc=>  BITSLICE_RX_TX_X1Y142 bel=>  BITSLICE_COMPONENT_RX_TX.OUT_FF
name=> chiptop/system/uartClockDomainWrapper/uart_0/txm/out_reg loc=>  BITSLICE_RX_TX_X1Y0 bel=>  BITSLICE_COMPONENT_RX_TX.OUT_FF
name=> mig/island/blackbox/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst loc=>  MMCME3_ADV_X0Y6 bel=>  MMCME3_ADV.MMCME3_ADV
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/OBUF_reset_n loc=>  IOB_X0Y378 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y260 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y262 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y263 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y264 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y265 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y266 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y268 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y269 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y270 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y271 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y390 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y392 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y393 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y394 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y395 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y396 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y398 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y399 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y400 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y401 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y403 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y405 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y406 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y407 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y408 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y409 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y411 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y412 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y413 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y414 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y273 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y275 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y276 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y277 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y278 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y279 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y281 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y282 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y283 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y284 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y286 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y288 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y289 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y290 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y291 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y292 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y294 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y295 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y296 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y297 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y299 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y301 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y302 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y303 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y304 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y305 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y307 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y308 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y309 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y310 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y326 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y337 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y340 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y341 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y342 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y343 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y344 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y346 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y347 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y348 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y349 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y350 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y351 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y352 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y353 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y354 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y355 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y356 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y357 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y358 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y359 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y360 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y361 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y362 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y363 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y364 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y366 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y367 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y368 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y369 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y370 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y372 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y373 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y374 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y375 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y377 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y379 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y380 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y381 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y382 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y383 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y385 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y386 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y387 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X0Y388 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X0Y260 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X0Y270 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X0Y271 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X0Y262 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X0Y263 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X0Y264 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X0Y265 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[6].IO_BUFDS loc=>  HPIOBDIFFINBUF_X0Y123 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X0Y268 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X0Y269 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X0Y390 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X0Y400 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X0Y401 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X0Y392 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X0Y393 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X0Y394 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X0Y395 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[6].IO_BUFDS loc=>  HPIOBDIFFINBUF_X0Y183 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X0Y398 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X0Y399 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X0Y403 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X0Y413 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X0Y414 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X0Y405 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X0Y406 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X0Y407 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X0Y408 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[6].IO_BUFDS loc=>  HPIOBDIFFINBUF_X0Y189 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X0Y411 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X0Y412 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X0Y273 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X0Y283 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X0Y284 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X0Y275 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X0Y276 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X0Y277 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X0Y278 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[6].IO_BUFDS loc=>  HPIOBDIFFINBUF_X0Y129 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X0Y281 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X0Y282 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X0Y286 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X0Y296 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X0Y297 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X0Y288 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X0Y289 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X0Y290 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X0Y291 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[6].IO_BUFDS loc=>  HPIOBDIFFINBUF_X0Y135 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X0Y294 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X0Y295 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X0Y299 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X0Y309 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X0Y310 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X0Y301 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X0Y302 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X0Y303 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X0Y304 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[6].IO_BUFDS loc=>  HPIOBDIFFINBUF_X0Y141 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X0Y307 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X0Y308 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[12].genblk1.OBUF loc=>  IOB_X0Y337 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[1].genblk1.OBUF loc=>  IOB_X0Y326 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[10].genblk1.OBUF loc=>  IOB_X0Y348 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[11].genblk1.OBUF loc=>  IOB_X0Y349 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[12].genblk1.OBUF loc=>  IOB_X0Y350 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[2].genblk1.OBUF loc=>  IOB_X0Y340 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[3].genblk1.OBUF loc=>  IOB_X0Y341 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[4].genblk1.OBUF loc=>  IOB_X0Y342 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[5].genblk1.OBUF loc=>  IOB_X0Y343 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[6].OBUFDS loc=>  IOB_X0Y344 bel=>  HPIOB.OUTINV
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[8].genblk1.OBUF loc=>  IOB_X0Y346 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[9].genblk1.OBUF loc=>  IOB_X0Y347 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[0].genblk1.OBUF loc=>  IOB_X0Y351 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[10].genblk1.OBUF loc=>  IOB_X0Y361 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[11].genblk1.OBUF loc=>  IOB_X0Y362 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[12].genblk1.OBUF loc=>  IOB_X0Y363 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[1].genblk1.OBUF loc=>  IOB_X0Y352 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[2].genblk1.OBUF loc=>  IOB_X0Y353 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[3].genblk1.OBUF loc=>  IOB_X0Y354 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[4].genblk1.OBUF loc=>  IOB_X0Y355 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[5].genblk1.OBUF loc=>  IOB_X0Y356 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[6].genblk1.OBUF loc=>  IOB_X0Y357 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[7].genblk1.OBUF loc=>  IOB_X0Y358 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[8].genblk1.OBUF loc=>  IOB_X0Y359 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[7].u_ddr_iob_byte/genBuf[9].genblk1.OBUF loc=>  IOB_X0Y360 bel=>  HPIOB.OUTBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X0Y364 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X0Y374 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X0Y375 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X0Y366 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X0Y367 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X0Y368 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X0Y369 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[6].IO_BUFDS loc=>  HPIOBDIFFINBUF_X0Y171 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X0Y372 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X0Y373 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X0Y377 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X0Y387 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X0Y388 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X0Y379 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X0Y380 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X0Y381 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X0Y382 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[6].IO_BUFDS loc=>  HPIOBDIFFINBUF_X0Y177 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X0Y385 bel=>  HPIOB.INBUF
name=> mig/island/blackbox/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X0Y386 bel=>  HPIOB.INBUF
