{
	"cts__timing__setup__tns__pre_repair": -0.0911387,
	"cts__timing__setup__ws__pre_repair": -0.0549409,
	"cts__clock__skew__setup__pre_repair": 0.284908,
	"cts__clock__skew__hold__pre_repair": 0.284908,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.465291,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.907965,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 2,
	"cts__timing__drv__hold_violation_count__pre_repair": 66,
	"cts__power__internal__total__pre_repair": 10.1174,
	"cts__power__switching__total__pre_repair": 4.23332,
	"cts__power__leakage__total__pre_repair": 1.14089e-05,
	"cts__power__total__pre_repair": 14.3507,
	"cts__design__io__pre_repair": 47,
	"cts__design__die__area__pre_repair": 4.67647e+06,
	"cts__design__core__area__pre_repair": 4.64832e+06,
	"cts__design__instance__count__pre_repair": 51618,
	"cts__design__instance__area__pre_repair": 2.20326e+06,
	"cts__design__instance__count__stdcell__pre_repair": 51618,
	"cts__design__instance__area__stdcell__pre_repair": 2.20326e+06,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.47399,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.47399,
	"cts__timing__setup__tns__post_repair": -0.0911387,
	"cts__timing__setup__ws__post_repair": -0.0549409,
	"cts__clock__skew__setup__post_repair": 0.284908,
	"cts__clock__skew__hold__post_repair": 0.284908,
	"cts__timing__drv__max_slew_limit__post_repair": 0.465291,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.907965,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 2,
	"cts__timing__drv__hold_violation_count__post_repair": 66,
	"cts__power__internal__total__post_repair": 10.1174,
	"cts__power__switching__total__post_repair": 4.23332,
	"cts__power__leakage__total__post_repair": 1.14089e-05,
	"cts__power__total__post_repair": 14.3507,
	"cts__design__io__post_repair": 47,
	"cts__design__die__area__post_repair": 4.67647e+06,
	"cts__design__core__area__post_repair": 4.64832e+06,
	"cts__design__instance__count__post_repair": 51618,
	"cts__design__instance__area__post_repair": 2.20326e+06,
	"cts__design__instance__count__stdcell__post_repair": 51618,
	"cts__design__instance__area__stdcell__post_repair": 2.20326e+06,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.47399,
	"cts__design__instance__utilization__stdcell__post_repair": 0.47399,
	"cts__design__instance__displacement__total": 12612.9,
	"cts__design__instance__displacement__mean": 0.244,
	"cts__design__instance__displacement__max": 20.16,
	"cts__route__wirelength__estimated": 2.26414e+06,
	"cts__design__instance__count__setup_buffer": 1,
	"cts__design__instance__count__hold_buffer": 2,
	"cts__design__instance__displacement__total": 31.7335,
	"cts__design__instance__displacement__mean": 0.0005,
	"cts__design__instance__displacement__max": 10.08,
	"cts__route__wirelength__estimated": 2.26512e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0956453,
	"cts__clock__skew__setup": 0.287213,
	"cts__clock__skew__hold": 0.287213,
	"cts__timing__drv__max_slew_limit": 0.465406,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.908329,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 10.1167,
	"cts__power__switching__total": 4.23744,
	"cts__power__leakage__total": 1.14099e-05,
	"cts__power__total": 14.3541,
	"cts__design__io": 47,
	"cts__design__die__area": 4.67647e+06,
	"cts__design__core__area": 4.64832e+06,
	"cts__design__instance__count": 51621,
	"cts__design__instance__area": 2.20345e+06,
	"cts__design__instance__count__stdcell": 51621,
	"cts__design__instance__area__stdcell": 2.20345e+06,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.474032,
	"cts__design__instance__utilization__stdcell": 0.474032
}