Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 20 10:10:54 2020
| Host         : LAPTOP-MJUHLJ79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Mod_16_Test_Block_2_timing_summary_routed.rpt -pb Mod_16_Test_Block_2_timing_summary_routed.pb -rpx Mod_16_Test_Block_2_timing_summary_routed.rpx -warn_on_violation
| Design       : Mod_16_Test_Block_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.462        0.000                      0                   35        0.288        0.000                      0                   35        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.462        0.000                      0                   35        0.288        0.000                      0                   35        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mode_16_Counter/state_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.919ns (22.604%)  route 3.147ns (77.396%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    Counter_1e8/CLK
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  Counter_1e8/state_reg_reg[1]/Q
                         net (fo=2, routed)           0.870     6.537    Counter_1e8/state_reg_reg_n_0_[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.661 f  Counter_1e8/state_reg[26]_i_6/O
                         net (fo=1, routed)           0.735     7.396    Counter_1e8/state_reg[26]_i_6_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 f  Counter_1e8/state_reg[26]_i_2/O
                         net (fo=27, routed)          1.046     8.566    Counter_1e8/state_reg[26]_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.719 r  Counter_1e8/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.495     9.214    Mode_16_Counter/E[0]
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDCE (Setup_fdce_C_CE)      -0.412    14.676    Mode_16_Counter/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mode_16_Counter/state_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.919ns (22.604%)  route 3.147ns (77.396%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    Counter_1e8/CLK
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  Counter_1e8/state_reg_reg[1]/Q
                         net (fo=2, routed)           0.870     6.537    Counter_1e8/state_reg_reg_n_0_[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.661 f  Counter_1e8/state_reg[26]_i_6/O
                         net (fo=1, routed)           0.735     7.396    Counter_1e8/state_reg[26]_i_6_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 f  Counter_1e8/state_reg[26]_i_2/O
                         net (fo=27, routed)          1.046     8.566    Counter_1e8/state_reg[26]_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.719 r  Counter_1e8/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.495     9.214    Mode_16_Counter/E[0]
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDCE (Setup_fdce_C_CE)      -0.412    14.676    Mode_16_Counter/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mode_16_Counter/state_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.919ns (22.604%)  route 3.147ns (77.396%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    Counter_1e8/CLK
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  Counter_1e8/state_reg_reg[1]/Q
                         net (fo=2, routed)           0.870     6.537    Counter_1e8/state_reg_reg_n_0_[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.661 f  Counter_1e8/state_reg[26]_i_6/O
                         net (fo=1, routed)           0.735     7.396    Counter_1e8/state_reg[26]_i_6_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 f  Counter_1e8/state_reg[26]_i_2/O
                         net (fo=27, routed)          1.046     8.566    Counter_1e8/state_reg[26]_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.719 r  Counter_1e8/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.495     9.214    Mode_16_Counter/E[0]
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDCE (Setup_fdce_C_CE)      -0.412    14.676    Mode_16_Counter/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mode_16_Counter/state_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.919ns (22.604%)  route 3.147ns (77.396%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    Counter_1e8/CLK
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  Counter_1e8/state_reg_reg[1]/Q
                         net (fo=2, routed)           0.870     6.537    Counter_1e8/state_reg_reg_n_0_[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.661 f  Counter_1e8/state_reg[26]_i_6/O
                         net (fo=1, routed)           0.735     7.396    Counter_1e8/state_reg[26]_i_6_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 f  Counter_1e8/state_reg[26]_i_2/O
                         net (fo=27, routed)          1.046     8.566    Counter_1e8/state_reg[26]_i_2_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.153     8.719 r  Counter_1e8/state_reg[3]_i_1/O
                         net (fo=4, routed)           0.495     9.214    Mode_16_Counter/E[0]
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDCE (Setup_fdce_C_CE)      -0.412    14.676    Mode_16_Counter/state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.890ns (21.270%)  route 3.294ns (78.730%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    Counter_1e8/CLK
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     5.666 f  Counter_1e8/state_reg_reg[1]/Q
                         net (fo=2, routed)           0.870     6.537    Counter_1e8/state_reg_reg_n_0_[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.661 r  Counter_1e8/state_reg[26]_i_6/O
                         net (fo=1, routed)           0.735     7.396    Counter_1e8/state_reg[26]_i_6_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  Counter_1e8/state_reg[26]_i_2/O
                         net (fo=27, routed)          1.046     8.566    Counter_1e8/state_reg[26]_i_2_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.690 r  Counter_1e8/state_reg[7]_i_1/O
                         net (fo=1, routed)           0.643     9.333    Counter_1e8/state_next[7]
    SLICE_X65Y19         FDCE                                         r  Counter_1e8/state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    Counter_1e8/CLK
    SLICE_X65Y19         FDCE                                         r  Counter_1e8/state_reg_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)       -0.103    14.985    Counter_1e8/state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 2.310ns (61.261%)  route 1.461ns (38.739%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    Counter_1e8/CLK
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  Counter_1e8/state_reg_reg[5]/Q
                         net (fo=2, routed)           0.637     6.262    Counter_1e8/state_reg_reg_n_0_[5]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.089 r  Counter_1e8/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.089    Counter_1e8/plusOp_carry__0_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  Counter_1e8/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.203    Counter_1e8/plusOp_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  Counter_1e8/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.317    Counter_1e8/plusOp_carry__2_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  Counter_1e8/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.431    Counter_1e8/plusOp_carry__3_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  Counter_1e8/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.545    Counter_1e8/plusOp_carry__4_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.767 r  Counter_1e8/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.824     8.591    Counter_1e8/data0[25]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.327     8.918 r  Counter_1e8/state_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     8.918    Counter_1e8/state_next[25]
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    Counter_1e8/CLK
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.118    15.202    Counter_1e8/state_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 2.170ns (58.187%)  route 1.559ns (41.813%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    Counter_1e8/CLK
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  Counter_1e8/state_reg_reg[5]/Q
                         net (fo=2, routed)           0.637     6.262    Counter_1e8/state_reg_reg_n_0_[5]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.089 r  Counter_1e8/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.089    Counter_1e8/plusOp_carry__0_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  Counter_1e8/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.203    Counter_1e8/plusOp_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  Counter_1e8/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.317    Counter_1e8/plusOp_carry__2_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.651 r  Counter_1e8/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.922     8.574    Counter_1e8/data0[18]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.303     8.877 r  Counter_1e8/state_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.877    Counter_1e8/state_next[18]
    SLICE_X64Y22         FDCE                                         r  Counter_1e8/state_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.846    Counter_1e8/CLK
    SLICE_X64Y22         FDCE                                         r  Counter_1e8/state_reg_reg[18]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.081    15.166    Counter_1e8/state_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.890ns (23.939%)  route 2.828ns (76.061%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    Counter_1e8/CLK
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     5.666 f  Counter_1e8/state_reg_reg[1]/Q
                         net (fo=2, routed)           0.870     6.537    Counter_1e8/state_reg_reg_n_0_[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.661 r  Counter_1e8/state_reg[26]_i_6/O
                         net (fo=1, routed)           0.735     7.396    Counter_1e8/state_reg[26]_i_6_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.520 r  Counter_1e8/state_reg[26]_i_2/O
                         net (fo=27, routed)          1.222     8.742    Counter_1e8/state_reg[26]_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.866 r  Counter_1e8/state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.866    Counter_1e8/state_next[11]
    SLICE_X64Y20         FDCE                                         r  Counter_1e8/state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    Counter_1e8/CLK
    SLICE_X64Y20         FDCE                                         r  Counter_1e8/state_reg_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_D)        0.081    15.169    Counter_1e8/state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 2.306ns (61.495%)  route 1.444ns (38.505%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    Counter_1e8/CLK
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  Counter_1e8/state_reg_reg[5]/Q
                         net (fo=2, routed)           0.637     6.262    Counter_1e8/state_reg_reg_n_0_[5]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.089 r  Counter_1e8/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.089    Counter_1e8/plusOp_carry__0_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  Counter_1e8/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.203    Counter_1e8/plusOp_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  Counter_1e8/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.317    Counter_1e8/plusOp_carry__2_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  Counter_1e8/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.431    Counter_1e8/plusOp_carry__3_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  Counter_1e8/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.807     8.572    Counter_1e8/data0[22]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.325     8.897 r  Counter_1e8/state_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     8.897    Counter_1e8/state_next[22]
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.845    Counter_1e8/CLK
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDCE (Setup_fdce_C_D)        0.118    15.202    Counter_1e8/state_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 Counter_1e8/state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.940ns (52.274%)  route 1.771ns (47.726%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    Counter_1e8/CLK
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  Counter_1e8/state_reg_reg[5]/Q
                         net (fo=2, routed)           0.637     6.262    Counter_1e8/state_reg_reg_n_0_[5]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.089 r  Counter_1e8/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.089    Counter_1e8/plusOp_carry__0_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  Counter_1e8/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.203    Counter_1e8/plusOp_carry__1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.425 r  Counter_1e8/plusOp_carry__2/O[0]
                         net (fo=1, routed)           1.134     8.559    Counter_1e8/data0[13]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.299     8.858 r  Counter_1e8/state_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.858    Counter_1e8/state_next[13]
    SLICE_X64Y21         FDCE                                         r  Counter_1e8/state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    Counter_1e8/CLK
    SLICE_X64Y21         FDCE                                         r  Counter_1e8/state_reg_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.077    15.164    Counter_1e8/state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Mode_16_Counter/state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mode_16_Counter/state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.190ns (48.156%)  route 0.205ns (51.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Mode_16_Counter/state_reg_reg[2]/Q
                         net (fo=9, routed)           0.205     1.816    Mode_16_Counter/Q[2]
    SLICE_X62Y19         LUT4 (Prop_lut4_I1_O)        0.049     1.865 r  Mode_16_Counter/state_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.865    Mode_16_Counter/state_next[3]
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.107     1.577    Mode_16_Counter/state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Mode_16_Counter/state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mode_16_Counter/state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.625%)  route 0.205ns (52.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Mode_16_Counter/state_reg_reg[2]/Q
                         net (fo=9, routed)           0.205     1.816    Mode_16_Counter/Q[2]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  Mode_16_Counter/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    Mode_16_Counter/state_next[2]
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    Mode_16_Counter/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Mode_16_Counter/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mode_16_Counter/state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.183ns (44.401%)  route 0.229ns (55.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Mode_16_Counter/state_reg_reg[0]/Q
                         net (fo=11, routed)          0.229     1.840    Mode_16_Counter/Q[0]
    SLICE_X62Y19         LUT2 (Prop_lut2_I1_O)        0.042     1.882 r  Mode_16_Counter/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    Mode_16_Counter/state_next[1]
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.107     1.577    Mode_16_Counter/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Mode_16_Counter/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mode_16_Counter/state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.803%)  route 0.229ns (55.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  Mode_16_Counter/state_reg_reg[0]/Q
                         net (fo=11, routed)          0.229     1.840    Mode_16_Counter/Q[0]
    SLICE_X62Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.885 r  Mode_16_Counter/state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    Mode_16_Counter/state_reg[0]_i_1__0_n_0
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    Mode_16_Counter/CLK
    SLICE_X62Y19         FDCE                                         r  Mode_16_Counter/state_reg_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.091     1.561    Mode_16_Counter/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Counter_1e8/state_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.295ns (50.233%)  route 0.292ns (49.767%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    Counter_1e8/CLK
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.148     1.618 r  Counter_1e8/state_reg_reg[8]/Q
                         net (fo=2, routed)           0.102     1.720    Counter_1e8/state_reg_reg_n_0_[8]
    SLICE_X64Y19         LUT5 (Prop_lut5_I1_O)        0.099     1.819 r  Counter_1e8/state_reg[26]_i_3/O
                         net (fo=27, routed)          0.190     2.009    Counter_1e8/state_reg[26]_i_3_n_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.048     2.057 r  Counter_1e8/state_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.057    Counter_1e8/state_next[3]
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    Counter_1e8/CLK
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.131     1.616    Counter_1e8/state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 Counter_1e8/state_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.292ns (49.978%)  route 0.292ns (50.022%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    Counter_1e8/CLK
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.148     1.618 r  Counter_1e8/state_reg_reg[8]/Q
                         net (fo=2, routed)           0.102     1.720    Counter_1e8/state_reg_reg_n_0_[8]
    SLICE_X64Y19         LUT5 (Prop_lut5_I1_O)        0.099     1.819 r  Counter_1e8/state_reg[26]_i_3/O
                         net (fo=27, routed)          0.190     2.009    Counter_1e8/state_reg[26]_i_3_n_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.054 r  Counter_1e8/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.054    Counter_1e8/state_next[2]
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    Counter_1e8/CLK
    SLICE_X64Y18         FDCE                                         r  Counter_1e8/state_reg_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.120     1.605    Counter_1e8/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 Counter_1e8/state_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Counter_1e8/CLK
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  Counter_1e8/state_reg_reg[23]/Q
                         net (fo=2, routed)           0.061     1.691    Counter_1e8/state_reg_reg_n_0_[23]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.802 r  Counter_1e8/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.166     1.969    Counter_1e8/data0[23]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.108     2.077 r  Counter_1e8/state_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.077    Counter_1e8/state_next[23]
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Counter_1e8/CLK
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.121     1.587    Counter_1e8/state_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 Counter_1e8/state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.469    Counter_1e8/CLK
    SLICE_X64Y20         FDCE                                         r  Counter_1e8/state_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  Counter_1e8/state_reg_reg[11]/Q
                         net (fo=2, routed)           0.061     1.694    Counter_1e8/state_reg_reg_n_0_[11]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.805 r  Counter_1e8/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.972    Counter_1e8/data0[11]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.108     2.080 r  Counter_1e8/state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.080    Counter_1e8/state_next[11]
    SLICE_X64Y20         FDCE                                         r  Counter_1e8/state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     1.982    Counter_1e8/CLK
    SLICE_X64Y20         FDCE                                         r  Counter_1e8/state_reg_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.121     1.590    Counter_1e8/state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Counter_1e8/state_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.291ns (44.294%)  route 0.366ns (55.706%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    Counter_1e8/CLK
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.148     1.618 r  Counter_1e8/state_reg_reg[8]/Q
                         net (fo=2, routed)           0.102     1.720    Counter_1e8/state_reg_reg_n_0_[8]
    SLICE_X64Y19         LUT5 (Prop_lut5_I1_O)        0.099     1.819 r  Counter_1e8/state_reg[26]_i_3/O
                         net (fo=27, routed)          0.264     2.083    Counter_1e8/state_reg[26]_i_3_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.044     2.127 r  Counter_1e8/state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.127    Counter_1e8/state_next[5]
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    Counter_1e8/CLK
    SLICE_X64Y19         FDCE                                         r  Counter_1e8/state_reg_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.131     1.601    Counter_1e8/state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Counter_1e8/state_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1e8/state_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.386ns (59.568%)  route 0.262ns (40.432%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    Counter_1e8/CLK
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  Counter_1e8/state_reg_reg[21]/Q
                         net (fo=2, routed)           0.114     1.744    Counter_1e8/state_reg_reg_n_0_[21]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  Counter_1e8/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.148     2.007    Counter_1e8/data0[21]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.107     2.114 r  Counter_1e8/state_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.114    Counter_1e8/state_next[21]
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    Counter_1e8/CLK
    SLICE_X64Y23         FDCE                                         r  Counter_1e8/state_reg_reg[21]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.120     1.586    Counter_1e8/state_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   Counter_1e8/state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   Counter_1e8/state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   Counter_1e8/state_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   Counter_1e8/state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   Counter_1e8/state_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   Counter_1e8/state_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   Counter_1e8/state_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   Counter_1e8/state_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   Counter_1e8/state_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   Counter_1e8/state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   Counter_1e8/state_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   Counter_1e8/state_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   Counter_1e8/state_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Counter_1e8/state_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Counter_1e8/state_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Counter_1e8/state_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Counter_1e8/state_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Counter_1e8/state_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   Counter_1e8/state_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   Counter_1e8/state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Counter_1e8/state_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Counter_1e8/state_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Counter_1e8/state_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Counter_1e8/state_reg_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   Counter_1e8/state_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   Counter_1e8/state_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   Counter_1e8/state_reg_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   Counter_1e8/state_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   Counter_1e8/state_reg_reg[25]/C



