
D_Wilkowski_110933_21_22.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f28  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  08005038  08005038  00015038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052c4  080052c4  000202dc  2**0
                  CONTENTS
  4 .ARM          00000000  080052c4  080052c4  000202dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080052c4  080052c4  000202dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052c4  080052c4  000152c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052c8  080052c8  000152c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  080052cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c28  200002e0  080055a8  000202e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001f08  080055a8  00021f08  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009351  00000000  00000000  00020305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bd0  00000000  00000000  00029656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  0002b228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e0  00000000  00000000  0002bab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017bb5  00000000  00000000  0002c290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000963e  00000000  00000000  00043e45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000886bc  00000000  00000000  0004d483  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d5b3f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028f8  00000000  00000000  000d5b94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002e0 	.word	0x200002e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08005020 	.word	0x08005020

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002e4 	.word	0x200002e4
 800014c:	08005020 	.word	0x08005020

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <send>:


// =============== ZMIENNE ===============
// ====================== USART SEND ======================

void send(char *format, ...) {
 8000a4c:	b40f      	push	{r0, r1, r2, r3}
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8000a54:	af00      	add	r7, sp, #0

	char tmp_s[512];
	va_list arglist;
	va_start(arglist, format);
 8000a56:	f507 7207 	add.w	r2, r7, #540	; 0x21c
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	601a      	str	r2, [r3, #0]
	vsprintf(tmp_s, format, arglist);
 8000a5e:	1d3b      	adds	r3, r7, #4
 8000a60:	f107 0008 	add.w	r0, r7, #8
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	f8d7 1218 	ldr.w	r1, [r7, #536]	; 0x218
 8000a6a:	f003 fdeb 	bl	8004644 <vsiprintf>
	va_end(arglist);

	uint16_t idx = EmptyTx;
 8000a6e:	4b38      	ldr	r3, [pc, #224]	; (8000b50 <send+0x104>)
 8000a70:	881b      	ldrh	r3, [r3, #0]
 8000a72:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
	for (int i = 0; i < strlen(tmp_s); i++) {
 8000a76:	2300      	movs	r3, #0
 8000a78:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8000a7c:	e01b      	b.n	8000ab6 <send+0x6a>
		BUFF_TX[idx] = tmp_s[i];
 8000a7e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000a82:	f107 0108 	add.w	r1, r7, #8
 8000a86:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 8000a8a:	440a      	add	r2, r1
 8000a8c:	7811      	ldrb	r1, [r2, #0]
 8000a8e:	4a31      	ldr	r2, [pc, #196]	; (8000b54 <send+0x108>)
 8000a90:	54d1      	strb	r1, [r2, r3]
		idx++;
 8000a92:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000a96:	3301      	adds	r3, #1
 8000a98:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		if (idx >= TX_BUFF_SIZE)
 8000a9c:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000aa4:	d302      	bcc.n	8000aac <send+0x60>
			idx = 0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
	for (int i = 0; i < strlen(tmp_s); i++) {
 8000aac:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8000ab6:	f107 0308 	add.w	r3, r7, #8
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff fb52 	bl	8000164 <strlen>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d8d9      	bhi.n	8000a7e <send+0x32>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aca:	b672      	cpsid	i
}
 8000acc:	bf00      	nop
	}
	__disable_irq();
	if (BusyTx == EmptyTx 
 8000ace:	4b22      	ldr	r3, [pc, #136]	; (8000b58 <send+0x10c>)
 8000ad0:	881b      	ldrh	r3, [r3, #0]
 8000ad2:	b29a      	uxth	r2, r3
 8000ad4:	4b1e      	ldr	r3, [pc, #120]	; (8000b50 <send+0x104>)
 8000ad6:	881b      	ldrh	r3, [r3, #0]
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d129      	bne.n	8000b32 <send+0xe6>
	&& __HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE) == SET) {
 8000ade:	4b1f      	ldr	r3, [pc, #124]	; (8000b5c <send+0x110>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ae8:	2b80      	cmp	r3, #128	; 0x80
 8000aea:	d122      	bne.n	8000b32 <send+0xe6>
		EmptyTx = idx;
 8000aec:	4a18      	ldr	r2, [pc, #96]	; (8000b50 <send+0x104>)
 8000aee:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000af2:	8013      	strh	r3, [r2, #0]
		temp = BUFF_TX[BusyTx];
 8000af4:	4b18      	ldr	r3, [pc, #96]	; (8000b58 <send+0x10c>)
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	461a      	mov	r2, r3
 8000afc:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <send+0x108>)
 8000afe:	5c9b      	ldrb	r3, [r3, r2]
 8000b00:	b2da      	uxtb	r2, r3
 8000b02:	4b17      	ldr	r3, [pc, #92]	; (8000b60 <send+0x114>)
 8000b04:	701a      	strb	r2, [r3, #0]
		BusyTx++;
 8000b06:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <send+0x10c>)
 8000b08:	881b      	ldrh	r3, [r3, #0]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <send+0x10c>)
 8000b12:	801a      	strh	r2, [r3, #0]
		if (BusyTx >= TX_BUFF_SIZE)
 8000b14:	4b10      	ldr	r3, [pc, #64]	; (8000b58 <send+0x10c>)
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b1e:	d302      	bcc.n	8000b26 <send+0xda>
			BusyTx = 0;
 8000b20:	4b0d      	ldr	r3, [pc, #52]	; (8000b58 <send+0x10c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &temp, 1);
 8000b26:	2201      	movs	r2, #1
 8000b28:	490d      	ldr	r1, [pc, #52]	; (8000b60 <send+0x114>)
 8000b2a:	480c      	ldr	r0, [pc, #48]	; (8000b5c <send+0x110>)
 8000b2c:	f003 f823 	bl	8003b76 <HAL_UART_Transmit_IT>
 8000b30:	e003      	b.n	8000b3a <send+0xee>
	} else {
		EmptyTx = idx;
 8000b32:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <send+0x104>)
 8000b34:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000b38:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b3a:	b662      	cpsie	i
}
 8000b3c:	bf00      	nop
	}
	__enable_irq();
}
 8000b3e:	bf00      	nop
 8000b40:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8000b44:	46bd      	mov	sp, r7
 8000b46:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b4a:	b004      	add	sp, #16
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	20000300 	.word	0x20000300
 8000b54:	20000cf4 	.word	0x20000cf4
 8000b58:	20000302 	.word	0x20000302
 8000b5c:	20000cb0 	.word	0x20000cb0
 8000b60:	20000a24 	.word	0x20000a24

08000b64 <HAL_UART_TxCpltCallback>:

// ====================== USART SEND ======================
// ====================== CALLBACK ======================

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4a16      	ldr	r2, [pc, #88]	; (8000bc8 <HAL_UART_TxCpltCallback+0x64>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d125      	bne.n	8000bc0 <HAL_UART_TxCpltCallback+0x5c>
		if (BusyTx != EmptyTx) {
 8000b74:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <HAL_UART_TxCpltCallback+0x68>)
 8000b76:	881b      	ldrh	r3, [r3, #0]
 8000b78:	b29a      	uxth	r2, r3
 8000b7a:	4b15      	ldr	r3, [pc, #84]	; (8000bd0 <HAL_UART_TxCpltCallback+0x6c>)
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	b29b      	uxth	r3, r3
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d01d      	beq.n	8000bc0 <HAL_UART_TxCpltCallback+0x5c>
			temp = BUFF_TX[BusyTx];
 8000b84:	4b11      	ldr	r3, [pc, #68]	; (8000bcc <HAL_UART_TxCpltCallback+0x68>)
 8000b86:	881b      	ldrh	r3, [r3, #0]
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	4b11      	ldr	r3, [pc, #68]	; (8000bd4 <HAL_UART_TxCpltCallback+0x70>)
 8000b8e:	5c9b      	ldrb	r3, [r3, r2]
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <HAL_UART_TxCpltCallback+0x74>)
 8000b94:	701a      	strb	r2, [r3, #0]
			BusyTx++;
 8000b96:	4b0d      	ldr	r3, [pc, #52]	; (8000bcc <HAL_UART_TxCpltCallback+0x68>)
 8000b98:	881b      	ldrh	r3, [r3, #0]
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	b29a      	uxth	r2, r3
 8000ba0:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <HAL_UART_TxCpltCallback+0x68>)
 8000ba2:	801a      	strh	r2, [r3, #0]
			if (BusyTx >= TX_BUFF_SIZE)
 8000ba4:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <HAL_UART_TxCpltCallback+0x68>)
 8000ba6:	881b      	ldrh	r3, [r3, #0]
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bae:	d302      	bcc.n	8000bb6 <HAL_UART_TxCpltCallback+0x52>
				BusyTx = 0;
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <HAL_UART_TxCpltCallback+0x68>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, &temp, 1);
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	4907      	ldr	r1, [pc, #28]	; (8000bd8 <HAL_UART_TxCpltCallback+0x74>)
 8000bba:	4803      	ldr	r0, [pc, #12]	; (8000bc8 <HAL_UART_TxCpltCallback+0x64>)
 8000bbc:	f002 ffdb 	bl	8003b76 <HAL_UART_Transmit_IT>
		}
	}
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000cb0 	.word	0x20000cb0
 8000bcc:	20000302 	.word	0x20000302
 8000bd0:	20000300 	.word	0x20000300
 8000bd4:	20000cf4 	.word	0x20000cf4
 8000bd8:	20000a24 	.word	0x20000a24

08000bdc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	4a11      	ldr	r2, [pc, #68]	; (8000c2c <HAL_UART_RxCpltCallback+0x50>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d10f      	bne.n	8000c0c <HAL_UART_RxCpltCallback+0x30>
		EmptyRx++;
 8000bec:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <HAL_UART_RxCpltCallback+0x54>)
 8000bee:	881b      	ldrh	r3, [r3, #0]
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	b29a      	uxth	r2, r3
 8000bf6:	4b0e      	ldr	r3, [pc, #56]	; (8000c30 <HAL_UART_RxCpltCallback+0x54>)
 8000bf8:	801a      	strh	r2, [r3, #0]
		if (EmptyRx >= RX_BUFF_SIZE)
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	; (8000c30 <HAL_UART_RxCpltCallback+0x54>)
 8000bfc:	881b      	ldrh	r3, [r3, #0]
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c04:	d302      	bcc.n	8000c0c <HAL_UART_RxCpltCallback+0x30>
			EmptyRx = 0;
 8000c06:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <HAL_UART_RxCpltCallback+0x54>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	801a      	strh	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, &BUFF_RX[EmptyRx], 1);
 8000c0c:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <HAL_UART_RxCpltCallback+0x54>)
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	461a      	mov	r2, r3
 8000c14:	4b07      	ldr	r3, [pc, #28]	; (8000c34 <HAL_UART_RxCpltCallback+0x58>)
 8000c16:	4413      	add	r3, r2
 8000c18:	2201      	movs	r2, #1
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4803      	ldr	r0, [pc, #12]	; (8000c2c <HAL_UART_RxCpltCallback+0x50>)
 8000c1e:	f002 ffee 	bl	8003bfe <HAL_UART_Receive_IT>
}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000cb0 	.word	0x20000cb0
 8000c30:	200002fc 	.word	0x200002fc
 8000c34:	200003c4 	.word	0x200003c4

08000c38 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc1) {
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	dataReady = 1;
 8000c40:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <HAL_ADC_ConvHalfCpltCallback+0x20>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	701a      	strb	r2, [r3, #0]
	dataIndex = 0;
 8000c46:	4b05      	ldr	r3, [pc, #20]	; (8000c5c <HAL_ADC_ConvHalfCpltCallback+0x24>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	801a      	strh	r2, [r3, #0]
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000306 	.word	0x20000306
 8000c5c:	20000304 	.word	0x20000304

08000c60 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	dataReady = 1;
 8000c68:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <HAL_ADC_ConvCpltCallback+0x20>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	701a      	strb	r2, [r3, #0]
	dataIndex = 1023;
 8000c6e:	4b05      	ldr	r3, [pc, #20]	; (8000c84 <HAL_ADC_ConvCpltCallback+0x24>)
 8000c70:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000c74:	801a      	strh	r2, [r3, #0]
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr
 8000c80:	20000306 	.word	0x20000306
 8000c84:	20000304 	.word	0x20000304

08000c88 <analizaKomendy>:

// ====================== CALLBACK ======================

//========== ANALIZA KOMENDY ============
	void analizaKomendy(char cmd[]) {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]

		if (!strcmp(cmd, "Tryb1")) {
 8000c90:	4931      	ldr	r1, [pc, #196]	; (8000d58 <analizaKomendy+0xd0>)
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f7ff fa5c 	bl	8000150 <strcmp>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d103      	bne.n	8000ca6 <analizaKomendy+0x1e>
			trybPracy = 1;
 8000c9e:	4b2f      	ldr	r3, [pc, #188]	; (8000d5c <analizaKomendy+0xd4>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	701a      	strb	r2, [r3, #0]
				}
		else {
			errorKomenda();

		}
	}
 8000ca4:	e053      	b.n	8000d4e <analizaKomendy+0xc6>
		} else if (!strcmp(cmd, "Tryb2")) {
 8000ca6:	492e      	ldr	r1, [pc, #184]	; (8000d60 <analizaKomendy+0xd8>)
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f7ff fa51 	bl	8000150 <strcmp>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d103      	bne.n	8000cbc <analizaKomendy+0x34>
			trybPracy = 2;
 8000cb4:	4b29      	ldr	r3, [pc, #164]	; (8000d5c <analizaKomendy+0xd4>)
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	701a      	strb	r2, [r3, #0]
	}
 8000cba:	e048      	b.n	8000d4e <analizaKomendy+0xc6>
		} else if (!strcmp(cmd, "PokazTryb")) {
 8000cbc:	4929      	ldr	r1, [pc, #164]	; (8000d64 <analizaKomendy+0xdc>)
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f7ff fa46 	bl	8000150 <strcmp>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d10a      	bne.n	8000ce0 <analizaKomendy+0x58>
			if (trybPracy == 1)
 8000cca:	4b24      	ldr	r3, [pc, #144]	; (8000d5c <analizaKomendy+0xd4>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d102      	bne.n	8000cda <analizaKomendy+0x52>
			wyslijTrybPracyJeden();
 8000cd4:	f000 f972 	bl	8000fbc <wyslijTrybPracyJeden>
	}
 8000cd8:	e039      	b.n	8000d4e <analizaKomendy+0xc6>
			wyslijTrybPracyDwa();
 8000cda:	f000 f98d 	bl	8000ff8 <wyslijTrybPracyDwa>
	}
 8000cde:	e036      	b.n	8000d4e <analizaKomendy+0xc6>
		else if(!strcmp(cmd, "GRANICA")){
 8000ce0:	4921      	ldr	r1, [pc, #132]	; (8000d68 <analizaKomendy+0xe0>)
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f7ff fa34 	bl	8000150 <strcmp>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d102      	bne.n	8000cf4 <analizaKomendy+0x6c>
			wyslijGranica();
 8000cee:	f000 f9a1 	bl	8001034 <wyslijGranica>
	}
 8000cf2:	e02c      	b.n	8000d4e <analizaKomendy+0xc6>
		else if(!strncmp(cmd, "SETGRANICA", 9)) {
 8000cf4:	2209      	movs	r2, #9
 8000cf6:	491d      	ldr	r1, [pc, #116]	; (8000d6c <analizaKomendy+0xe4>)
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f003 fbeb 	bl	80044d4 <strncmp>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d122      	bne.n	8000d4a <analizaKomendy+0xc2>
 8000d04:	4b1a      	ldr	r3, [pc, #104]	; (8000d70 <analizaKomendy+0xe8>)
 8000d06:	695b      	ldr	r3, [r3, #20]
 8000d08:	461a      	mov	r2, r3
					memcpy(odebranaGranica, &buforRamki[20], 4);
 8000d0a:	4b1a      	ldr	r3, [pc, #104]	; (8000d74 <analizaKomendy+0xec>)
 8000d0c:	601a      	str	r2, [r3, #0]
					odebranaGranica[4]= '\n';
 8000d0e:	4b19      	ldr	r3, [pc, #100]	; (8000d74 <analizaKomendy+0xec>)
 8000d10:	220a      	movs	r2, #10
 8000d12:	711a      	strb	r2, [r3, #4]
					granica = atoi(odebranaGranica);
 8000d14:	4817      	ldr	r0, [pc, #92]	; (8000d74 <analizaKomendy+0xec>)
 8000d16:	f003 fb79 	bl	800440c <atoi>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	b29a      	uxth	r2, r3
 8000d1e:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <analizaKomendy+0xf0>)
 8000d20:	801a      	strh	r2, [r3, #0]
					if(granica >2000&&granica <4000){
 8000d22:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <analizaKomendy+0xf0>)
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000d2c:	d908      	bls.n	8000d40 <analizaKomendy+0xb8>
 8000d2e:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <analizaKomendy+0xf0>)
 8000d30:	881b      	ldrh	r3, [r3, #0]
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000d38:	d202      	bcs.n	8000d40 <analizaKomendy+0xb8>
					wyslijGranica();
 8000d3a:	f000 f97b 	bl	8001034 <wyslijGranica>
	}
 8000d3e:	e006      	b.n	8000d4e <analizaKomendy+0xc6>
						granica = 3300;
 8000d40:	4b0d      	ldr	r3, [pc, #52]	; (8000d78 <analizaKomendy+0xf0>)
 8000d42:	f640 42e4 	movw	r2, #3300	; 0xce4
 8000d46:	801a      	strh	r2, [r3, #0]
	}
 8000d48:	e001      	b.n	8000d4e <analizaKomendy+0xc6>
			errorKomenda();
 8000d4a:	f000 f883 	bl	8000e54 <errorKomenda>
	}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	08005038 	.word	0x08005038
 8000d5c:	20000002 	.word	0x20000002
 8000d60:	08005040 	.word	0x08005040
 8000d64:	08005048 	.word	0x08005048
 8000d68:	08005054 	.word	0x08005054
 8000d6c:	0800505c 	.word	0x0800505c
 8000d70:	200005c4 	.word	0x200005c4
 8000d74:	20000aa8 	.word	0x20000aa8
 8000d78:	20000000 	.word	0x20000000

08000d7c <dekoduj>:
//========== ANALIZA KOMENDY ============
//========= DEKODOWANIE ============
	void dekoduj() {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
		if (znak == '1') {
 8000d80:	4b21      	ldr	r3, [pc, #132]	; (8000e08 <dekoduj+0x8c>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b31      	cmp	r3, #49	; 0x31
 8000d86:	d10f      	bne.n	8000da8 <dekoduj+0x2c>
			buforRamki[dlugoscRamki] = '[';
 8000d88:	4b20      	ldr	r3, [pc, #128]	; (8000e0c <dekoduj+0x90>)
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4b20      	ldr	r3, [pc, #128]	; (8000e10 <dekoduj+0x94>)
 8000d90:	215b      	movs	r1, #91	; 0x5b
 8000d92:	5499      	strb	r1, [r3, r2]
			dlugoscRamki++;
 8000d94:	4b1d      	ldr	r3, [pc, #116]	; (8000e0c <dekoduj+0x90>)
 8000d96:	881b      	ldrh	r3, [r3, #0]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	4b1b      	ldr	r3, [pc, #108]	; (8000e0c <dekoduj+0x90>)
 8000d9e:	801a      	strh	r2, [r3, #0]
			stan = 1;
 8000da0:	4b1c      	ldr	r3, [pc, #112]	; (8000e14 <dekoduj+0x98>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
		} else {
			stan = 0;
			errorKodowanie();
		}

	}
 8000da6:	e02c      	b.n	8000e02 <dekoduj+0x86>
		} else if (znak == '2') {
 8000da8:	4b17      	ldr	r3, [pc, #92]	; (8000e08 <dekoduj+0x8c>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b32      	cmp	r3, #50	; 0x32
 8000dae:	d10f      	bne.n	8000dd0 <dekoduj+0x54>
			buforRamki[dlugoscRamki] = ']';
 8000db0:	4b16      	ldr	r3, [pc, #88]	; (8000e0c <dekoduj+0x90>)
 8000db2:	881b      	ldrh	r3, [r3, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	4b16      	ldr	r3, [pc, #88]	; (8000e10 <dekoduj+0x94>)
 8000db8:	215d      	movs	r1, #93	; 0x5d
 8000dba:	5499      	strb	r1, [r3, r2]
			dlugoscRamki++;
 8000dbc:	4b13      	ldr	r3, [pc, #76]	; (8000e0c <dekoduj+0x90>)
 8000dbe:	881b      	ldrh	r3, [r3, #0]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	4b11      	ldr	r3, [pc, #68]	; (8000e0c <dekoduj+0x90>)
 8000dc6:	801a      	strh	r2, [r3, #0]
			stan = 1;
 8000dc8:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <dekoduj+0x98>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	701a      	strb	r2, [r3, #0]
	}
 8000dce:	e018      	b.n	8000e02 <dekoduj+0x86>
		} else if (znak == '3') {
 8000dd0:	4b0d      	ldr	r3, [pc, #52]	; (8000e08 <dekoduj+0x8c>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b33      	cmp	r3, #51	; 0x33
 8000dd6:	d10f      	bne.n	8000df8 <dekoduj+0x7c>
			buforRamki[dlugoscRamki] = '!';
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <dekoduj+0x90>)
 8000dda:	881b      	ldrh	r3, [r3, #0]
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4b0c      	ldr	r3, [pc, #48]	; (8000e10 <dekoduj+0x94>)
 8000de0:	2121      	movs	r1, #33	; 0x21
 8000de2:	5499      	strb	r1, [r3, r2]
			dlugoscRamki++;
 8000de4:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <dekoduj+0x90>)
 8000de6:	881b      	ldrh	r3, [r3, #0]
 8000de8:	3301      	adds	r3, #1
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	4b07      	ldr	r3, [pc, #28]	; (8000e0c <dekoduj+0x90>)
 8000dee:	801a      	strh	r2, [r3, #0]
			stan = 1;
 8000df0:	4b08      	ldr	r3, [pc, #32]	; (8000e14 <dekoduj+0x98>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	701a      	strb	r2, [r3, #0]
	}
 8000df6:	e004      	b.n	8000e02 <dekoduj+0x86>
			stan = 0;
 8000df8:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <dekoduj+0x98>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
			errorKodowanie();
 8000dfe:	f000 f847 	bl	8000e90 <errorKodowanie>
	}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20000a9c 	.word	0x20000a9c
 8000e0c:	2000030c 	.word	0x2000030c
 8000e10:	200005c4 	.word	0x200005c4
 8000e14:	2000030a 	.word	0x2000030a

08000e18 <errorSumaKontrolna>:
//========= DEKODOWANIE ============
//========= ERROR ========
	void errorSumaKontrolna() {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af02      	add	r7, sp, #8
		sprintf(wiadomosc, "[%s%s%dNieprawidlowaSumaKontrolna]\r\n",device_address,source_address,sumaNadOdb+2724);
 8000e1e:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <errorSumaKontrolna+0x28>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f603 23a4 	addw	r3, r3, #2724	; 0xaa4
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <errorSumaKontrolna+0x2c>)
 8000e2a:	4a07      	ldr	r2, [pc, #28]	; (8000e48 <errorSumaKontrolna+0x30>)
 8000e2c:	4907      	ldr	r1, [pc, #28]	; (8000e4c <errorSumaKontrolna+0x34>)
 8000e2e:	4808      	ldr	r0, [pc, #32]	; (8000e50 <errorSumaKontrolna+0x38>)
 8000e30:	f003 fb30 	bl	8004494 <siprintf>
		send(wiadomosc);
 8000e34:	4806      	ldr	r0, [pc, #24]	; (8000e50 <errorSumaKontrolna+0x38>)
 8000e36:	f7ff fe09 	bl	8000a4c <send>
	}
 8000e3a:	bf00      	nop
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	2000000c 	.word	0x2000000c
 8000e44:	20000008 	.word	0x20000008
 8000e48:	20000004 	.word	0x20000004
 8000e4c:	08005068 	.word	0x08005068
 8000e50:	20000ab0 	.word	0x20000ab0

08000e54 <errorKomenda>:
	void errorKomenda(){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af02      	add	r7, sp, #8
		sprintf(wiadomosc,"[%s%s%dNiepoprawnaKomenda]\r\n",device_address,source_address,sumaNadOdb+1859);
 8000e5a:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <errorKomenda+0x28>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f203 7343 	addw	r3, r3, #1859	; 0x743
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <errorKomenda+0x2c>)
 8000e66:	4a07      	ldr	r2, [pc, #28]	; (8000e84 <errorKomenda+0x30>)
 8000e68:	4907      	ldr	r1, [pc, #28]	; (8000e88 <errorKomenda+0x34>)
 8000e6a:	4808      	ldr	r0, [pc, #32]	; (8000e8c <errorKomenda+0x38>)
 8000e6c:	f003 fb12 	bl	8004494 <siprintf>
		send(wiadomosc);
 8000e70:	4806      	ldr	r0, [pc, #24]	; (8000e8c <errorKomenda+0x38>)
 8000e72:	f7ff fdeb 	bl	8000a4c <send>
	}
 8000e76:	bf00      	nop
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	2000000c 	.word	0x2000000c
 8000e80:	20000008 	.word	0x20000008
 8000e84:	20000004 	.word	0x20000004
 8000e88:	08005090 	.word	0x08005090
 8000e8c:	20000ab0 	.word	0x20000ab0

08000e90 <errorKodowanie>:
	void errorKodowanie(){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af02      	add	r7, sp, #8
		sprintf(wiadomosc,"[%s%s%dBladKodowania]\r\n",device_address,source_address,sumaNadOdb+1296);
 8000e96:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <errorKodowanie+0x28>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <errorKodowanie+0x2c>)
 8000ea2:	4a07      	ldr	r2, [pc, #28]	; (8000ec0 <errorKodowanie+0x30>)
 8000ea4:	4907      	ldr	r1, [pc, #28]	; (8000ec4 <errorKodowanie+0x34>)
 8000ea6:	4808      	ldr	r0, [pc, #32]	; (8000ec8 <errorKodowanie+0x38>)
 8000ea8:	f003 faf4 	bl	8004494 <siprintf>
		send(wiadomosc);
 8000eac:	4806      	ldr	r0, [pc, #24]	; (8000ec8 <errorKodowanie+0x38>)
 8000eae:	f7ff fdcd 	bl	8000a4c <send>
	}
 8000eb2:	bf00      	nop
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	2000000c 	.word	0x2000000c
 8000ebc:	20000008 	.word	0x20000008
 8000ec0:	20000004 	.word	0x20000004
 8000ec4:	080050b0 	.word	0x080050b0
 8000ec8:	20000ab0 	.word	0x20000ab0

08000ecc <start>:
//========== ERROR =======
//========== INFORMACJE ZWROTNE ========
	void start(){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af02      	add	r7, sp, #8
		sprintf(wiadomosc,"[%s%s%dRozpoczynamPrace!]\r\n",device_address,source_address,sumaNadOdb+1720);
 8000ed2:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <start+0x28>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 8000eda:	9300      	str	r3, [sp, #0]
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <start+0x2c>)
 8000ede:	4a07      	ldr	r2, [pc, #28]	; (8000efc <start+0x30>)
 8000ee0:	4907      	ldr	r1, [pc, #28]	; (8000f00 <start+0x34>)
 8000ee2:	4808      	ldr	r0, [pc, #32]	; (8000f04 <start+0x38>)
 8000ee4:	f003 fad6 	bl	8004494 <siprintf>
		send(wiadomosc);
 8000ee8:	4806      	ldr	r0, [pc, #24]	; (8000f04 <start+0x38>)
 8000eea:	f7ff fdaf 	bl	8000a4c <send>
	}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	2000000c 	.word	0x2000000c
 8000ef8:	20000008 	.word	0x20000008
 8000efc:	20000004 	.word	0x20000004
 8000f00:	080050c8 	.word	0x080050c8
 8000f04:	20000ab0 	.word	0x20000ab0

08000f08 <wyslijPstrykJeden>:
	void wyslijPstrykJeden(){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af02      	add	r7, sp, #8
		sprintf(wiadomosc,"[%s%s%dPSTRYK1]\r\n",device_address,source_address,sumaNadOdb+542);
 8000f0e:	4b08      	ldr	r3, [pc, #32]	; (8000f30 <wyslijPstrykJeden+0x28>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <wyslijPstrykJeden+0x2c>)
 8000f1a:	4a07      	ldr	r2, [pc, #28]	; (8000f38 <wyslijPstrykJeden+0x30>)
 8000f1c:	4907      	ldr	r1, [pc, #28]	; (8000f3c <wyslijPstrykJeden+0x34>)
 8000f1e:	4808      	ldr	r0, [pc, #32]	; (8000f40 <wyslijPstrykJeden+0x38>)
 8000f20:	f003 fab8 	bl	8004494 <siprintf>
		send(wiadomosc);
 8000f24:	4806      	ldr	r0, [pc, #24]	; (8000f40 <wyslijPstrykJeden+0x38>)
 8000f26:	f7ff fd91 	bl	8000a4c <send>
	}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	2000000c 	.word	0x2000000c
 8000f34:	20000008 	.word	0x20000008
 8000f38:	20000004 	.word	0x20000004
 8000f3c:	080050e4 	.word	0x080050e4
 8000f40:	20000ab0 	.word	0x20000ab0

08000f44 <wyslijPstrykDwa>:
	void wyslijPstrykDwa(){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af02      	add	r7, sp, #8
		sprintf(wiadomosc,"[%s%s%dPSTRYK2]\r\n",device_address,source_address,sumaNadOdb+543);
 8000f4a:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <wyslijPstrykDwa+0x28>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f203 231f 	addw	r3, r3, #543	; 0x21f
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <wyslijPstrykDwa+0x2c>)
 8000f56:	4a07      	ldr	r2, [pc, #28]	; (8000f74 <wyslijPstrykDwa+0x30>)
 8000f58:	4907      	ldr	r1, [pc, #28]	; (8000f78 <wyslijPstrykDwa+0x34>)
 8000f5a:	4808      	ldr	r0, [pc, #32]	; (8000f7c <wyslijPstrykDwa+0x38>)
 8000f5c:	f003 fa9a 	bl	8004494 <siprintf>
		send(wiadomosc);
 8000f60:	4806      	ldr	r0, [pc, #24]	; (8000f7c <wyslijPstrykDwa+0x38>)
 8000f62:	f7ff fd73 	bl	8000a4c <send>
	}
 8000f66:	bf00      	nop
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	2000000c 	.word	0x2000000c
 8000f70:	20000008 	.word	0x20000008
 8000f74:	20000004 	.word	0x20000004
 8000f78:	080050f8 	.word	0x080050f8
 8000f7c:	20000ab0 	.word	0x20000ab0

08000f80 <odebranoRamke>:
	void odebranoRamke(){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af02      	add	r7, sp, #8
		sprintf(wiadomosc,"[%s%s%dOdebranoRamke]\r\n",device_address,source_address,sumaNadOdb+1306);
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <odebranoRamke+0x28>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f203 531a 	addw	r3, r3, #1306	; 0x51a
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <odebranoRamke+0x2c>)
 8000f92:	4a07      	ldr	r2, [pc, #28]	; (8000fb0 <odebranoRamke+0x30>)
 8000f94:	4907      	ldr	r1, [pc, #28]	; (8000fb4 <odebranoRamke+0x34>)
 8000f96:	4808      	ldr	r0, [pc, #32]	; (8000fb8 <odebranoRamke+0x38>)
 8000f98:	f003 fa7c 	bl	8004494 <siprintf>
		send(wiadomosc);
 8000f9c:	4806      	ldr	r0, [pc, #24]	; (8000fb8 <odebranoRamke+0x38>)
 8000f9e:	f7ff fd55 	bl	8000a4c <send>
	}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	2000000c 	.word	0x2000000c
 8000fac:	20000008 	.word	0x20000008
 8000fb0:	20000004 	.word	0x20000004
 8000fb4:	0800510c 	.word	0x0800510c
 8000fb8:	20000ab0 	.word	0x20000ab0

08000fbc <wyslijTrybPracyJeden>:
	void wyslijTrybPracyJeden(){
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af02      	add	r7, sp, #8
		sprintf(wiadomosc,"[%s%s%dTryb1PSTRYK]\r\n",device_address,source_address,sumaNadOdb+959);
 8000fc2:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <wyslijTrybPracyJeden+0x28>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f203 33bf 	addw	r3, r3, #959	; 0x3bf
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <wyslijTrybPracyJeden+0x2c>)
 8000fce:	4a07      	ldr	r2, [pc, #28]	; (8000fec <wyslijTrybPracyJeden+0x30>)
 8000fd0:	4907      	ldr	r1, [pc, #28]	; (8000ff0 <wyslijTrybPracyJeden+0x34>)
 8000fd2:	4808      	ldr	r0, [pc, #32]	; (8000ff4 <wyslijTrybPracyJeden+0x38>)
 8000fd4:	f003 fa5e 	bl	8004494 <siprintf>
		send(wiadomosc);
 8000fd8:	4806      	ldr	r0, [pc, #24]	; (8000ff4 <wyslijTrybPracyJeden+0x38>)
 8000fda:	f7ff fd37 	bl	8000a4c <send>
	}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2000000c 	.word	0x2000000c
 8000fe8:	20000008 	.word	0x20000008
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	08005124 	.word	0x08005124
 8000ff4:	20000ab0 	.word	0x20000ab0

08000ff8 <wyslijTrybPracyDwa>:
	void wyslijTrybPracyDwa(){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af02      	add	r7, sp, #8
		sprintf(wiadomosc,"[%s%s%dTryb2PSTRYK]\r\n",device_address,source_address,sumaNadOdb+960);
 8000ffe:	4b08      	ldr	r3, [pc, #32]	; (8001020 <wyslijTrybPracyDwa+0x28>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	4b06      	ldr	r3, [pc, #24]	; (8001024 <wyslijTrybPracyDwa+0x2c>)
 800100a:	4a07      	ldr	r2, [pc, #28]	; (8001028 <wyslijTrybPracyDwa+0x30>)
 800100c:	4907      	ldr	r1, [pc, #28]	; (800102c <wyslijTrybPracyDwa+0x34>)
 800100e:	4808      	ldr	r0, [pc, #32]	; (8001030 <wyslijTrybPracyDwa+0x38>)
 8001010:	f003 fa40 	bl	8004494 <siprintf>
		send(wiadomosc);
 8001014:	4806      	ldr	r0, [pc, #24]	; (8001030 <wyslijTrybPracyDwa+0x38>)
 8001016:	f7ff fd19 	bl	8000a4c <send>
	}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	2000000c 	.word	0x2000000c
 8001024:	20000008 	.word	0x20000008
 8001028:	20000004 	.word	0x20000004
 800102c:	0800513c 	.word	0x0800513c
 8001030:	20000ab0 	.word	0x20000ab0

08001034 <wyslijGranica>:
	void wyslijGranica(){
 8001034:	b580      	push	{r7, lr}
 8001036:	b08a      	sub	sp, #40	; 0x28
 8001038:	af02      	add	r7, sp, #8
	int granicaTablica[4];
	int granicaKopia = granica;
 800103a:	4b26      	ldr	r3, [pc, #152]	; (80010d4 <wyslijGranica+0xa0>)
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	b29b      	uxth	r3, r3
 8001040:	61fb      	str	r3, [r7, #28]
	int sumaGranicaTablica = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	61bb      	str	r3, [r7, #24]
	for (int j = 3; j>=0; j--){//suma kontrolna z wpisanej granicy
 8001046:	2303      	movs	r3, #3
 8001048:	617b      	str	r3, [r7, #20]
 800104a:	e028      	b.n	800109e <wyslijGranica+0x6a>
	granicaTablica[j] = granicaKopia % 10;// reszta z dzielenia przez 10 => przepisanie int do tablicy
 800104c:	69f9      	ldr	r1, [r7, #28]
 800104e:	4b22      	ldr	r3, [pc, #136]	; (80010d8 <wyslijGranica+0xa4>)
 8001050:	fb83 2301 	smull	r2, r3, r3, r1
 8001054:	109a      	asrs	r2, r3, #2
 8001056:	17cb      	asrs	r3, r1, #31
 8001058:	1ad2      	subs	r2, r2, r3
 800105a:	4613      	mov	r3, r2
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	4413      	add	r3, r2
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	1aca      	subs	r2, r1, r3
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	f107 0120 	add.w	r1, r7, #32
 800106c:	440b      	add	r3, r1
 800106e:	f843 2c1c 	str.w	r2, [r3, #-28]
	sumaGranicaTablica += granicaTablica[j] + 48;//do ascii
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	f107 0220 	add.w	r2, r7, #32
 800107a:	4413      	add	r3, r2
 800107c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001080:	3330      	adds	r3, #48	; 0x30
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4413      	add	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
	granicaKopia/=10;
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	4a13      	ldr	r2, [pc, #76]	; (80010d8 <wyslijGranica+0xa4>)
 800108c:	fb82 1203 	smull	r1, r2, r2, r3
 8001090:	1092      	asrs	r2, r2, #2
 8001092:	17db      	asrs	r3, r3, #31
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	61fb      	str	r3, [r7, #28]
	for (int j = 3; j>=0; j--){//suma kontrolna z wpisanej granicy
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	3b01      	subs	r3, #1
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	dad3      	bge.n	800104c <wyslijGranica+0x18>
	}
	sprintf(wiadomosc,"[%s%s%dGRANICA%d]\r\n",device_address,source_address,sumaNadOdb+sumaGranicaTablica+501,granica);
 80010a4:	4b0d      	ldr	r3, [pc, #52]	; (80010dc <wyslijGranica+0xa8>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	4413      	add	r3, r2
 80010ac:	f203 13f5 	addw	r3, r3, #501	; 0x1f5
 80010b0:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <wyslijGranica+0xa0>)
 80010b2:	8812      	ldrh	r2, [r2, #0]
 80010b4:	b292      	uxth	r2, r2
 80010b6:	9201      	str	r2, [sp, #4]
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <wyslijGranica+0xac>)
 80010bc:	4a09      	ldr	r2, [pc, #36]	; (80010e4 <wyslijGranica+0xb0>)
 80010be:	490a      	ldr	r1, [pc, #40]	; (80010e8 <wyslijGranica+0xb4>)
 80010c0:	480a      	ldr	r0, [pc, #40]	; (80010ec <wyslijGranica+0xb8>)
 80010c2:	f003 f9e7 	bl	8004494 <siprintf>
	send(wiadomosc);
 80010c6:	4809      	ldr	r0, [pc, #36]	; (80010ec <wyslijGranica+0xb8>)
 80010c8:	f7ff fcc0 	bl	8000a4c <send>
	}
 80010cc:	bf00      	nop
 80010ce:	3720      	adds	r7, #32
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000000 	.word	0x20000000
 80010d8:	66666667 	.word	0x66666667
 80010dc:	2000000c 	.word	0x2000000c
 80010e0:	20000008 	.word	0x20000008
 80010e4:	20000004 	.word	0x20000004
 80010e8:	08005154 	.word	0x08005154
 80010ec:	20000ab0 	.word	0x20000ab0

080010f0 <analyseData>:
//========== INFORMACJE ZWROTNE ========
//========== BADANIE PSTRYKNIECIA - Korelacja======
	void analyseData() {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
			if (dataIndex == 0) {
 80010f6:	4b16      	ldr	r3, [pc, #88]	; (8001150 <analyseData+0x60>)
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d10e      	bne.n	800111e <analyseData+0x2e>
				for (int i = 0; i < 1023; i++) {
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	e005      	b.n	8001112 <analyseData+0x22>
					analyseStart(i);
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f000 f824 	bl	8001154 <analyseStart>
				for (int i = 0; i < 1023; i++) {
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	3301      	adds	r3, #1
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8001118:	4293      	cmp	r3, r2
 800111a:	ddf4      	ble.n	8001106 <analyseData+0x16>
			} else if (dataIndex == 1023) {
				for (int i = 1023; i < 2048; i++) {
					analyseStart(i);
				}
			}
		}
 800111c:	e014      	b.n	8001148 <analyseData+0x58>
			} else if (dataIndex == 1023) {
 800111e:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <analyseData+0x60>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	b29b      	uxth	r3, r3
 8001124:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001128:	4293      	cmp	r3, r2
 800112a:	d10d      	bne.n	8001148 <analyseData+0x58>
				for (int i = 1023; i < 2048; i++) {
 800112c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	e005      	b.n	8001140 <analyseData+0x50>
					analyseStart(i);
 8001134:	6838      	ldr	r0, [r7, #0]
 8001136:	f000 f80d 	bl	8001154 <analyseStart>
				for (int i = 1023; i < 2048; i++) {
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	3301      	adds	r3, #1
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001146:	dbf5      	blt.n	8001134 <analyseData+0x44>
		}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000304 	.word	0x20000304

08001154 <analyseStart>:
	void analyseStart(int i) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
		if(przekroczonoGranice==0){
 800115c:	4b37      	ldr	r3, [pc, #220]	; (800123c <analyseStart+0xe8>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d166      	bne.n	8001232 <analyseStart+0xde>
		if(BUFF_DATA[i]>granica){
 8001164:	4a36      	ldr	r2, [pc, #216]	; (8001240 <analyseStart+0xec>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b35      	ldr	r3, [pc, #212]	; (8001244 <analyseStart+0xf0>)
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	b29b      	uxth	r3, r3
 8001174:	429a      	cmp	r2, r3
 8001176:	d95c      	bls.n	8001232 <analyseStart+0xde>
			przekroczonoGranice=1;
 8001178:	4b30      	ldr	r3, [pc, #192]	; (800123c <analyseStart+0xe8>)
 800117a:	2201      	movs	r2, #1
 800117c:	701a      	strb	r2, [r3, #0]
			for(int j =i-50;j<i+100;j++){
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	3b32      	subs	r3, #50	; 0x32
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	e022      	b.n	80011cc <analyseStart+0x78>
				if(j<0) j = 2048+j;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	2b00      	cmp	r3, #0
 800118a:	da03      	bge.n	8001194 <analyseStart+0x40>
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001192:	60fb      	str	r3, [r7, #12]
				if(j>2048) j =0;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800119a:	dd01      	ble.n	80011a0 <analyseStart+0x4c>
 800119c:	2300      	movs	r3, #0
 800119e:	60fb      	str	r3, [r7, #12]
				pstrykniecie[count]=BUFF_DATA[j];
 80011a0:	4a27      	ldr	r2, [pc, #156]	; (8001240 <analyseStart+0xec>)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011a8:	b299      	uxth	r1, r3
 80011aa:	4b27      	ldr	r3, [pc, #156]	; (8001248 <analyseStart+0xf4>)
 80011ac:	881b      	ldrh	r3, [r3, #0]
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b26      	ldr	r3, [pc, #152]	; (800124c <analyseStart+0xf8>)
 80011b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				count++;
 80011b8:	4b23      	ldr	r3, [pc, #140]	; (8001248 <analyseStart+0xf4>)
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	b29b      	uxth	r3, r3
 80011be:	3301      	adds	r3, #1
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	4b21      	ldr	r3, [pc, #132]	; (8001248 <analyseStart+0xf4>)
 80011c4:	801a      	strh	r2, [r3, #0]
			for(int j =i-50;j<i+100;j++){
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3301      	adds	r3, #1
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3363      	adds	r3, #99	; 0x63
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	ddd7      	ble.n	8001186 <analyseStart+0x32>
				}
			if (wystepujeKorelacja()) {
 80011d6:	f000 f83f 	bl	8001258 <wystepujeKorelacja>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d01f      	beq.n	8001220 <analyseStart+0xcc>
				przekroczonoGranice=0;
 80011e0:	4b16      	ldr	r3, [pc, #88]	; (800123c <analyseStart+0xe8>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
				if(trybPracy==1){wyslijPstrykJeden();}
 80011e6:	4b1a      	ldr	r3, [pc, #104]	; (8001250 <analyseStart+0xfc>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d102      	bne.n	80011f6 <analyseStart+0xa2>
 80011f0:	f7ff fe8a 	bl	8000f08 <wyslijPstrykJeden>
 80011f4:	e01a      	b.n	800122c <analyseStart+0xd8>
				else if (trybPracy==2){
 80011f6:	4b16      	ldr	r3, [pc, #88]	; (8001250 <analyseStart+0xfc>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d115      	bne.n	800122c <analyseStart+0xd8>
					iloscPstryk++;
 8001200:	4b14      	ldr	r3, [pc, #80]	; (8001254 <analyseStart+0x100>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	3301      	adds	r3, #1
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b12      	ldr	r3, [pc, #72]	; (8001254 <analyseStart+0x100>)
 800120a:	701a      	strb	r2, [r3, #0]
					if (iloscPstryk == 2 )
 800120c:	4b11      	ldr	r3, [pc, #68]	; (8001254 <analyseStart+0x100>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b02      	cmp	r3, #2
 8001212:	d10b      	bne.n	800122c <analyseStart+0xd8>
					{iloscPstryk = 0;
 8001214:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <analyseStart+0x100>)
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
					wyslijPstrykDwa();}
 800121a:	f7ff fe93 	bl	8000f44 <wyslijPstrykDwa>
 800121e:	e005      	b.n	800122c <analyseStart+0xd8>
					}
				}

				else {
					przekroczonoGranice=0;
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <analyseStart+0xe8>)
 8001222:	2200      	movs	r2, #0
 8001224:	701a      	strb	r2, [r3, #0]
					iloscPstryk = 0;
 8001226:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <analyseStart+0x100>)
 8001228:	2200      	movs	r2, #0
 800122a:	701a      	strb	r2, [r3, #0]
				}
			count=0;
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <analyseStart+0xf4>)
 800122e:	2200      	movs	r2, #0
 8001230:	801a      	strh	r2, [r3, #0]
	}}}
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000314 	.word	0x20000314
 8001240:	20000ef4 	.word	0x20000ef4
 8001244:	20000000 	.word	0x20000000
 8001248:	20000308 	.word	0x20000308
 800124c:	200007c4 	.word	0x200007c4
 8001250:	20000002 	.word	0x20000002
 8001254:	20000315 	.word	0x20000315

08001258 <wystepujeKorelacja>:
	int wystepujeKorelacja() {
 8001258:	b5b0      	push	{r4, r5, r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
		double* wspolczynnik = korelacjaWzajemna();
 800125e:	f000 f827 	bl	80012b0 <korelacjaWzajemna>
 8001262:	6038      	str	r0, [r7, #0]

			for (int k = 0; k <=150*2; k++) {
 8001264:	2300      	movs	r3, #0
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	e017      	b.n	800129a <wystepujeKorelacja+0x42>
				if (fabs(wspolczynnik[k]) > 0.50) {
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	4413      	add	r3, r2
 8001272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001276:	4614      	mov	r4, r2
 8001278:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800127c:	f04f 0200 	mov.w	r2, #0
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <wystepujeKorelacja+0x54>)
 8001282:	4620      	mov	r0, r4
 8001284:	4629      	mov	r1, r5
 8001286:	f7ff fbc1 	bl	8000a0c <__aeabi_dcmpgt>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <wystepujeKorelacja+0x3c>
					return 1;
 8001290:	2301      	movs	r3, #1
 8001292:	e007      	b.n	80012a4 <wystepujeKorelacja+0x4c>
			for (int k = 0; k <=150*2; k++) {
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3301      	adds	r3, #1
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80012a0:	dde3      	ble.n	800126a <wystepujeKorelacja+0x12>
				}
			}

			return 0;
 80012a2:	2300      	movs	r3, #0
	}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bdb0      	pop	{r4, r5, r7, pc}
 80012ac:	3fe00000 	.word	0x3fe00000

080012b0 <korelacjaWzajemna>:

	double* korelacjaWzajemna() {
 80012b0:	b590      	push	{r4, r7, lr}
 80012b2:	b099      	sub	sp, #100	; 0x64
 80012b4:	af00      	add	r7, sp, #0
		double suma_x = 0.0;
 80012b6:	f04f 0200 	mov.w	r2, #0
 80012ba:	f04f 0300 	mov.w	r3, #0
 80012be:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
		double suma_y = 0.0;
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	f04f 0300 	mov.w	r3, #0
 80012ca:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		double srednia_x = 0.0;
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	f04f 0300 	mov.w	r3, #0
 80012d6:	e9c7 2308 	strd	r2, r3, [r7, #32]
		double srednia_y = 0.0;
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	f04f 0300 	mov.w	r3, #0
 80012e2:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double wyr_1, wyr_2, licznik;
		double kw_szereg_x = 0.0;
 80012e6:	f04f 0200 	mov.w	r2, #0
 80012ea:	f04f 0300 	mov.w	r3, #0
 80012ee:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
		double kw_szereg_y = 0.0;
 80012f2:	f04f 0200 	mov.w	r2, #0
 80012f6:	f04f 0300 	mov.w	r3, #0
 80012fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		static double korelacja[20];
		int opoznienie, i;
		int opoznienie_max = 10;
 80012fe:	230a      	movs	r3, #10
 8001300:	617b      	str	r3, [r7, #20]
		//liczenie sumy
		int z;
		for (z = 0; z < ilosc_probek; z++) {
 8001302:	2300      	movs	r3, #0
 8001304:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001306:	e024      	b.n	8001352 <korelacjaWzajemna+0xa2>
			suma_x += wzor_pstrykniecia[z];
 8001308:	4a97      	ldr	r2, [pc, #604]	; (8001568 <korelacjaWzajemna+0x2b8>)
 800130a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800130c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff f881 	bl	8000418 <__aeabi_i2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800131e:	f7fe ff2f 	bl	8000180 <__adddf3>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
			suma_y += pstrykniecie[z];
 800132a:	4a90      	ldr	r2, [pc, #576]	; (800156c <korelacjaWzajemna+0x2bc>)
 800132c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800132e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f870 	bl	8000418 <__aeabi_i2d>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001340:	f7fe ff1e 	bl	8000180 <__adddf3>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		for (z = 0; z < ilosc_probek; z++) {
 800134c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800134e:	3301      	adds	r3, #1
 8001350:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001354:	2b95      	cmp	r3, #149	; 0x95
 8001356:	ddd7      	ble.n	8001308 <korelacjaWzajemna+0x58>
		}
		//srednia
		srednia_x = suma_x / ilosc_probek;
 8001358:	a381      	add	r3, pc, #516	; (adr r3, 8001560 <korelacjaWzajemna+0x2b0>)
 800135a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800135e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001362:	f7ff f9ed 	bl	8000740 <__aeabi_ddiv>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	e9c7 2308 	strd	r2, r3, [r7, #32]
		srednia_y = suma_y / ilosc_probek;
 800136e:	a37c      	add	r3, pc, #496	; (adr r3, 8001560 <korelacjaWzajemna+0x2b0>)
 8001370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001374:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001378:	f7ff f9e2 	bl	8000740 <__aeabi_ddiv>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	e9c7 2306 	strd	r2, r3, [r7, #24]
		//korelacja
		for (opoznienie = -opoznienie_max; opoznienie <= opoznienie_max; opoznienie++) {
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	425b      	negs	r3, r3
 8001388:	637b      	str	r3, [r7, #52]	; 0x34
 800138a:	e0dc      	b.n	8001546 <korelacjaWzajemna+0x296>
			//od -10 do 10
			licznik = 0;
 800138c:	f04f 0200 	mov.w	r2, #0
 8001390:	f04f 0300 	mov.w	r3, #0
 8001394:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			kw_szereg_x = 0;
 8001398:	f04f 0200 	mov.w	r2, #0
 800139c:	f04f 0300 	mov.w	r3, #0
 80013a0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
			kw_szereg_y = 0;
 80013a4:	f04f 0200 	mov.w	r2, #0
 80013a8:	f04f 0300 	mov.w	r3, #0
 80013ac:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

			for (i = 0; i < ilosc_probek; i++) {
 80013b0:	2300      	movs	r3, #0
 80013b2:	633b      	str	r3, [r7, #48]	; 0x30
 80013b4:	e0a4      	b.n	8001500 <korelacjaWzajemna+0x250>

				int j = i - opoznienie;
 80013b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80013b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	613b      	str	r3, [r7, #16]
				if (j < 0 || j >= ilosc_probek) {
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	db02      	blt.n	80013ca <korelacjaWzajemna+0x11a>
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	2b95      	cmp	r3, #149	; 0x95
 80013c8:	dd49      	ble.n	800145e <korelacjaWzajemna+0x1ae>
					wyr_1 = (wzor_pstrykniecia[i] - srednia_x);
 80013ca:	4a67      	ldr	r2, [pc, #412]	; (8001568 <korelacjaWzajemna+0x2b8>)
 80013cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f820 	bl	8000418 <__aeabi_i2d>
 80013d8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013dc:	f7fe fece 	bl	800017c <__aeabi_dsub>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	e9c7 2302 	strd	r2, r3, [r7, #8]
					wyr_2 = (srednia_y-srednia_y);//zakładamy że wartosci spoza zakresu przyjmuja wartosc srednia
 80013e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80013f0:	f7fe fec4 	bl	800017c <__aeabi_dsub>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	e9c7 2300 	strd	r2, r3, [r7]
					licznik += wyr_1 * wyr_2;
 80013fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001400:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001404:	f7ff f872 	bl	80004ec <__aeabi_dmul>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001410:	f7fe feb6 	bl	8000180 <__adddf3>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
					kw_szereg_x += wyr_1 * wyr_1;
 800141c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001420:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001424:	f7ff f862 	bl	80004ec <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001430:	f7fe fea6 	bl	8000180 <__adddf3>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
					kw_szereg_y += wyr_2 * wyr_2;
 800143c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001440:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001444:	f7ff f852 	bl	80004ec <__aeabi_dmul>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001450:	f7fe fe96 	bl	8000180 <__adddf3>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800145c:	e04d      	b.n	80014fa <korelacjaWzajemna+0x24a>
				}
				else {
					wyr_1 = (wzor_pstrykniecia[i] - srednia_x);
 800145e:	4a42      	ldr	r2, [pc, #264]	; (8001568 <korelacjaWzajemna+0x2b8>)
 8001460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001466:	4618      	mov	r0, r3
 8001468:	f7fe ffd6 	bl	8000418 <__aeabi_i2d>
 800146c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001470:	f7fe fe84 	bl	800017c <__aeabi_dsub>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	e9c7 2302 	strd	r2, r3, [r7, #8]
					wyr_2 = (pstrykniecie[j] - srednia_y);
 800147c:	4a3b      	ldr	r2, [pc, #236]	; (800156c <korelacjaWzajemna+0x2bc>)
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001484:	4618      	mov	r0, r3
 8001486:	f7fe ffc7 	bl	8000418 <__aeabi_i2d>
 800148a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800148e:	f7fe fe75 	bl	800017c <__aeabi_dsub>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	e9c7 2300 	strd	r2, r3, [r7]
					licznik += wyr_1 * wyr_2;
 800149a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800149e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014a2:	f7ff f823 	bl	80004ec <__aeabi_dmul>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80014ae:	f7fe fe67 	bl	8000180 <__adddf3>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
					kw_szereg_x += wyr_1 * wyr_1;
 80014ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014c2:	f7ff f813 	bl	80004ec <__aeabi_dmul>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80014ce:	f7fe fe57 	bl	8000180 <__adddf3>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
					kw_szereg_y += wyr_2 * wyr_2;
 80014da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014e2:	f7ff f803 	bl	80004ec <__aeabi_dmul>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80014ee:	f7fe fe47 	bl	8000180 <__adddf3>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			for (i = 0; i < ilosc_probek; i++) {
 80014fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014fc:	3301      	adds	r3, #1
 80014fe:	633b      	str	r3, [r7, #48]	; 0x30
 8001500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001502:	2b95      	cmp	r3, #149	; 0x95
 8001504:	f77f af57 	ble.w	80013b6 <korelacjaWzajemna+0x106>
				}

			}

			korelacja[opoznienie + opoznienie_max] = licznik / sqrt(kw_szereg_x * kw_szereg_y);
 8001508:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800150c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001510:	f7fe ffec 	bl	80004ec <__aeabi_dmul>
 8001514:	4602      	mov	r2, r0
 8001516:	460b      	mov	r3, r1
 8001518:	4610      	mov	r0, r2
 800151a:	4619      	mov	r1, r3
 800151c:	f003 fca8 	bl	8004e70 <sqrt>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001526:	6979      	ldr	r1, [r7, #20]
 8001528:	1844      	adds	r4, r0, r1
 800152a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800152e:	f7ff f907 	bl	8000740 <__aeabi_ddiv>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	480e      	ldr	r0, [pc, #56]	; (8001570 <korelacjaWzajemna+0x2c0>)
 8001538:	00e1      	lsls	r1, r4, #3
 800153a:	4401      	add	r1, r0
 800153c:	e9c1 2300 	strd	r2, r3, [r1]
		for (opoznienie = -opoznienie_max; opoznienie <= opoznienie_max; opoznienie++) {
 8001540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001542:	3301      	adds	r3, #1
 8001544:	637b      	str	r3, [r7, #52]	; 0x34
 8001546:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	429a      	cmp	r2, r3
 800154c:	f77f af1e 	ble.w	800138c <korelacjaWzajemna+0xdc>
		}

		return korelacja;
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <korelacjaWzajemna+0x2c0>)
	}
 8001552:	4618      	mov	r0, r3
 8001554:	3764      	adds	r7, #100	; 0x64
 8001556:	46bd      	mov	sp, r7
 8001558:	bd90      	pop	{r4, r7, pc}
 800155a:	bf00      	nop
 800155c:	f3af 8000 	nop.w
 8001560:	00000000 	.word	0x00000000
 8001564:	4062c000 	.word	0x4062c000
 8001568:	20000010 	.word	0x20000010
 800156c:	200007c4 	.word	0x200007c4
 8001570:	20000318 	.word	0x20000318

08001574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001574:	b5b0      	push	{r4, r5, r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800157a:	f000 fc59 	bl	8001e30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800157e:	f000 f97f 	bl	8001880 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001582:	f000 fa5b 	bl	8001a3c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001586:	f000 fa11 	bl	80019ac <MX_USART2_UART_Init>
  MX_DMA_Init();
 800158a:	f000 fa39 	bl	8001a00 <MX_DMA_Init>
  MX_ADC1_Init();
 800158e:	f000 f9cf 	bl	8001930 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) BUFF_DATA, 2048);
 8001592:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001596:	49a5      	ldr	r1, [pc, #660]	; (800182c <main+0x2b8>)
 8001598:	48a5      	ldr	r0, [pc, #660]	; (8001830 <main+0x2bc>)
 800159a:	f000 fd83 	bl	80020a4 <HAL_ADC_Start_DMA>
		HAL_UART_Receive_IT(&huart2, &BUFF_RX[EmptyRx], 1);
 800159e:	4ba5      	ldr	r3, [pc, #660]	; (8001834 <main+0x2c0>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	461a      	mov	r2, r3
 80015a6:	4ba4      	ldr	r3, [pc, #656]	; (8001838 <main+0x2c4>)
 80015a8:	4413      	add	r3, r2
 80015aa:	2201      	movs	r2, #1
 80015ac:	4619      	mov	r1, r3
 80015ae:	48a3      	ldr	r0, [pc, #652]	; (800183c <main+0x2c8>)
 80015b0:	f002 fb25 	bl	8003bfe <HAL_UART_Receive_IT>
		start();
 80015b4:	f7ff fc8a 	bl	8000ecc <start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
		 while (1) {
			 if (dataReady) {
 80015b8:	4ba1      	ldr	r3, [pc, #644]	; (8001840 <main+0x2cc>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d004      	beq.n	80015cc <main+0x58>
			 				dataReady = 0;
 80015c2:	4b9f      	ldr	r3, [pc, #636]	; (8001840 <main+0x2cc>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
			 				analyseData();
 80015c8:	f7ff fd92 	bl	80010f0 <analyseData>
			 			}

			if (BusyRx != EmptyRx) {
 80015cc:	4b9d      	ldr	r3, [pc, #628]	; (8001844 <main+0x2d0>)
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	4b98      	ldr	r3, [pc, #608]	; (8001834 <main+0x2c0>)
 80015d4:	881b      	ldrh	r3, [r3, #0]
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	429a      	cmp	r2, r3
 80015da:	d0ed      	beq.n	80015b8 <main+0x44>
				znak = BUFF_RX[BusyRx];//Przepisanie z bufora
 80015dc:	4b99      	ldr	r3, [pc, #612]	; (8001844 <main+0x2d0>)
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	461a      	mov	r2, r3
 80015e4:	4b94      	ldr	r3, [pc, #592]	; (8001838 <main+0x2c4>)
 80015e6:	5c9b      	ldrb	r3, [r3, r2]
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	4b97      	ldr	r3, [pc, #604]	; (8001848 <main+0x2d4>)
 80015ec:	701a      	strb	r2, [r3, #0]
				BusyRx++;
 80015ee:	4b95      	ldr	r3, [pc, #596]	; (8001844 <main+0x2d0>)
 80015f0:	881b      	ldrh	r3, [r3, #0]
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	3301      	adds	r3, #1
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	4b92      	ldr	r3, [pc, #584]	; (8001844 <main+0x2d0>)
 80015fa:	801a      	strh	r2, [r3, #0]
				if (BusyRx >= RX_BUFF_SIZE) BusyRx = 0;
 80015fc:	4b91      	ldr	r3, [pc, #580]	; (8001844 <main+0x2d0>)
 80015fe:	881b      	ldrh	r3, [r3, #0]
 8001600:	b29b      	uxth	r3, r3
 8001602:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001606:	d302      	bcc.n	800160e <main+0x9a>
 8001608:	4b8e      	ldr	r3, [pc, #568]	; (8001844 <main+0x2d0>)
 800160a:	2200      	movs	r2, #0
 800160c:	801a      	strh	r2, [r3, #0]
				if (znak == '[')
 800160e:	4b8e      	ldr	r3, [pc, #568]	; (8001848 <main+0x2d4>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b5b      	cmp	r3, #91	; 0x5b
 8001614:	d106      	bne.n	8001624 <main+0xb0>
					{
					stan = 1;
 8001616:	4b8d      	ldr	r3, [pc, #564]	; (800184c <main+0x2d8>)
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
					dlugoscRamki = 0;
 800161c:	4b8c      	ldr	r3, [pc, #560]	; (8001850 <main+0x2dc>)
 800161e:	2200      	movs	r2, #0
 8001620:	801a      	strh	r2, [r3, #0]
 8001622:	e7c9      	b.n	80015b8 <main+0x44>
					}
				else if (stan == 1) // stan 1 - odnaleziono początek ramki
 8001624:	4b89      	ldr	r3, [pc, #548]	; (800184c <main+0x2d8>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b01      	cmp	r3, #1
 800162a:	f040 80f1 	bne.w	8001810 <main+0x29c>
					{

					if (znak == '!') stan = 2; //stan 2 - znak wymaga odkodowania
 800162e:	4b86      	ldr	r3, [pc, #536]	; (8001848 <main+0x2d4>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b21      	cmp	r3, #33	; 0x21
 8001634:	d103      	bne.n	800163e <main+0xca>
 8001636:	4b85      	ldr	r3, [pc, #532]	; (800184c <main+0x2d8>)
 8001638:	2202      	movs	r2, #2
 800163a:	701a      	strb	r2, [r3, #0]
 800163c:	e7bc      	b.n	80015b8 <main+0x44>
					 else if (znak == ']')
 800163e:	4b82      	ldr	r3, [pc, #520]	; (8001848 <main+0x2d4>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b5d      	cmp	r3, #93	; 0x5d
 8001644:	f040 80cb 	bne.w	80017de <main+0x26a>
					{
						buforRamki[dlugoscRamki] = '\0';
 8001648:	4b81      	ldr	r3, [pc, #516]	; (8001850 <main+0x2dc>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	461a      	mov	r2, r3
 800164e:	4b81      	ldr	r3, [pc, #516]	; (8001854 <main+0x2e0>)
 8001650:	2100      	movs	r1, #0
 8001652:	5499      	strb	r1, [r3, r2]

						if (dlugoscRamki >= 10) // podano więcej znaków, niż minimalna ilość znaków w ramce
 8001654:	4b7e      	ldr	r3, [pc, #504]	; (8001850 <main+0x2dc>)
 8001656:	881b      	ldrh	r3, [r3, #0]
 8001658:	2b09      	cmp	r3, #9
 800165a:	f240 80b9 	bls.w	80017d0 <main+0x25c>
							{

							memcpy(source_address, &buforRamki[0], 3);
 800165e:	4b7e      	ldr	r3, [pc, #504]	; (8001858 <main+0x2e4>)
 8001660:	4a7c      	ldr	r2, [pc, #496]	; (8001854 <main+0x2e0>)
 8001662:	8811      	ldrh	r1, [r2, #0]
 8001664:	7892      	ldrb	r2, [r2, #2]
 8001666:	8019      	strh	r1, [r3, #0]
 8001668:	709a      	strb	r2, [r3, #2]
							memcpy(destination_address, &buforRamki[3], 3);
 800166a:	2203      	movs	r2, #3
 800166c:	497b      	ldr	r1, [pc, #492]	; (800185c <main+0x2e8>)
 800166e:	487c      	ldr	r0, [pc, #496]	; (8001860 <main+0x2ec>)
 8001670:	f002 fefa 	bl	8004468 <memcpy>
 8001674:	4b77      	ldr	r3, [pc, #476]	; (8001854 <main+0x2e0>)
 8001676:	f8d3 3006 	ldr.w	r3, [r3, #6]
 800167a:	461a      	mov	r2, r3
							memcpy(suma_kontrolna, &buforRamki[6], 4);
 800167c:	4b79      	ldr	r3, [pc, #484]	; (8001864 <main+0x2f0>)
 800167e:	601a      	str	r2, [r3, #0]

							source_address[3] = '\0';
 8001680:	4b75      	ldr	r3, [pc, #468]	; (8001858 <main+0x2e4>)
 8001682:	2200      	movs	r2, #0
 8001684:	70da      	strb	r2, [r3, #3]
							destination_address[3] = '\0';
 8001686:	4b76      	ldr	r3, [pc, #472]	; (8001860 <main+0x2ec>)
 8001688:	2200      	movs	r2, #0
 800168a:	70da      	strb	r2, [r3, #3]
							suma_kontrolna[4] = '\0';
 800168c:	4b75      	ldr	r3, [pc, #468]	; (8001864 <main+0x2f0>)
 800168e:	2200      	movs	r2, #0
 8001690:	711a      	strb	r2, [r3, #4]

							podana_suma_kontrolna = atoi(suma_kontrolna);// jak bedzie jakas bledna wartosc podana to nie przejdzie
 8001692:	4874      	ldr	r0, [pc, #464]	; (8001864 <main+0x2f0>)
 8001694:	f002 feba 	bl	800440c <atoi>
 8001698:	4603      	mov	r3, r0
 800169a:	4a73      	ldr	r2, [pc, #460]	; (8001868 <main+0x2f4>)
 800169c:	6013      	str	r3, [r2, #0]

							cmdLength = dlugoscRamki - 10;
 800169e:	4b6c      	ldr	r3, [pc, #432]	; (8001850 <main+0x2dc>)
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	3b0a      	subs	r3, #10
 80016a4:	4a71      	ldr	r2, [pc, #452]	; (800186c <main+0x2f8>)
 80016a6:	6013      	str	r3, [r2, #0]
							if (strncmp(device_address, destination_address, 3) == 0) //jesli poprawny odbiorca
 80016a8:	2203      	movs	r2, #3
 80016aa:	496d      	ldr	r1, [pc, #436]	; (8001860 <main+0x2ec>)
 80016ac:	4870      	ldr	r0, [pc, #448]	; (8001870 <main+0x2fc>)
 80016ae:	f002 ff11 	bl	80044d4 <strncmp>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f040 808b 	bne.w	80017d0 <main+0x25c>
									{
 80016ba:	466b      	mov	r3, sp
 80016bc:	461d      	mov	r5, r3
									char cmd[cmdLength + 1];
 80016be:	4b6b      	ldr	r3, [pc, #428]	; (800186c <main+0x2f8>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	1c5c      	adds	r4, r3, #1
 80016c4:	1e63      	subs	r3, r4, #1
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	4623      	mov	r3, r4
 80016ca:	4618      	mov	r0, r3
 80016cc:	f04f 0100 	mov.w	r1, #0
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	00cb      	lsls	r3, r1, #3
 80016da:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80016de:	00c2      	lsls	r2, r0, #3
 80016e0:	4623      	mov	r3, r4
 80016e2:	4618      	mov	r0, r3
 80016e4:	f04f 0100 	mov.w	r1, #0
 80016e8:	f04f 0200 	mov.w	r2, #0
 80016ec:	f04f 0300 	mov.w	r3, #0
 80016f0:	00cb      	lsls	r3, r1, #3
 80016f2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80016f6:	00c2      	lsls	r2, r0, #3
 80016f8:	4623      	mov	r3, r4
 80016fa:	3307      	adds	r3, #7
 80016fc:	08db      	lsrs	r3, r3, #3
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	ebad 0d03 	sub.w	sp, sp, r3
 8001704:	466b      	mov	r3, sp
 8001706:	3300      	adds	r3, #0
 8001708:	607b      	str	r3, [r7, #4]
									memcpy(cmd, &buforRamki[10], cmdLength);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a57      	ldr	r2, [pc, #348]	; (800186c <main+0x2f8>)
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	4958      	ldr	r1, [pc, #352]	; (8001874 <main+0x300>)
 8001712:	4618      	mov	r0, r3
 8001714:	f002 fea8 	bl	8004468 <memcpy>
									cmd[cmdLength] = '\0';
 8001718:	4b54      	ldr	r3, [pc, #336]	; (800186c <main+0x2f8>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	2100      	movs	r1, #0
 8001720:	54d1      	strb	r1, [r2, r3]

									for (int i = 0; i < 3; i++) suma_wyliczona +=(int) source_address[i];
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	e00d      	b.n	8001744 <main+0x1d0>
 8001728:	4a4b      	ldr	r2, [pc, #300]	; (8001858 <main+0x2e4>)
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	4413      	add	r3, r2
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b29a      	uxth	r2, r3
 8001732:	4b51      	ldr	r3, [pc, #324]	; (8001878 <main+0x304>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	4413      	add	r3, r2
 8001738:	b29a      	uxth	r2, r3
 800173a:	4b4f      	ldr	r3, [pc, #316]	; (8001878 <main+0x304>)
 800173c:	801a      	strh	r2, [r3, #0]
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	3301      	adds	r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2b02      	cmp	r3, #2
 8001748:	ddee      	ble.n	8001728 <main+0x1b4>
									for (int i = 0; i < 3; i++) suma_wyliczona +=(int) destination_address[i];
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	e00d      	b.n	800176c <main+0x1f8>
 8001750:	4a43      	ldr	r2, [pc, #268]	; (8001860 <main+0x2ec>)
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	b29a      	uxth	r2, r3
 800175a:	4b47      	ldr	r3, [pc, #284]	; (8001878 <main+0x304>)
 800175c:	881b      	ldrh	r3, [r3, #0]
 800175e:	4413      	add	r3, r2
 8001760:	b29a      	uxth	r2, r3
 8001762:	4b45      	ldr	r3, [pc, #276]	; (8001878 <main+0x304>)
 8001764:	801a      	strh	r2, [r3, #0]
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	3301      	adds	r3, #1
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	2b02      	cmp	r3, #2
 8001770:	ddee      	ble.n	8001750 <main+0x1dc>
									sumaNadOdb = suma_wyliczona;// suma z nadawcy + odbiorcy
 8001772:	4b41      	ldr	r3, [pc, #260]	; (8001878 <main+0x304>)
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	461a      	mov	r2, r3
 8001778:	4b40      	ldr	r3, [pc, #256]	; (800187c <main+0x308>)
 800177a:	601a      	str	r2, [r3, #0]
									for (int i = 0; i <= cmdLength; i++) suma_wyliczona += (int) cmd[i];
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	e00d      	b.n	800179e <main+0x22a>
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	4413      	add	r3, r2
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	b29a      	uxth	r2, r3
 800178c:	4b3a      	ldr	r3, [pc, #232]	; (8001878 <main+0x304>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	4413      	add	r3, r2
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b38      	ldr	r3, [pc, #224]	; (8001878 <main+0x304>)
 8001796:	801a      	strh	r2, [r3, #0]
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	3301      	adds	r3, #1
 800179c:	617b      	str	r3, [r7, #20]
 800179e:	4b33      	ldr	r3, [pc, #204]	; (800186c <main+0x2f8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	697a      	ldr	r2, [r7, #20]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	ddec      	ble.n	8001782 <main+0x20e>

									if (podana_suma_kontrolna == suma_wyliczona) // jeżeli komenda została przysłana
 80017a8:	4b33      	ldr	r3, [pc, #204]	; (8001878 <main+0x304>)
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <main+0x2f4>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d106      	bne.n	80017c4 <main+0x250>
											{
										odebranoRamke();
 80017b6:	f7ff fbe3 	bl	8000f80 <odebranoRamke>
										analizaKomendy(cmd);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fa63 	bl	8000c88 <analizaKomendy>
 80017c2:	e001      	b.n	80017c8 <main+0x254>
									} else {
										 errorSumaKontrolna();
 80017c4:	f7ff fb28 	bl	8000e18 <errorSumaKontrolna>
									}

									suma_wyliczona = 0;
 80017c8:	4b2b      	ldr	r3, [pc, #172]	; (8001878 <main+0x304>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	801a      	strh	r2, [r3, #0]
 80017ce:	46ad      	mov	sp, r5

							}
						}

						stan = 0;
 80017d0:	4b1e      	ldr	r3, [pc, #120]	; (800184c <main+0x2d8>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
						dlugoscRamki = 0;
 80017d6:	4b1e      	ldr	r3, [pc, #120]	; (8001850 <main+0x2dc>)
 80017d8:	2200      	movs	r2, #0
 80017da:	801a      	strh	r2, [r3, #0]
 80017dc:	e6ec      	b.n	80015b8 <main+0x44>
					}
					 else
					{
						buforRamki[dlugoscRamki] = znak; // zapisuje znak do bufora ramki
 80017de:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <main+0x2dc>)
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	461a      	mov	r2, r3
 80017e4:	4b18      	ldr	r3, [pc, #96]	; (8001848 <main+0x2d4>)
 80017e6:	7819      	ldrb	r1, [r3, #0]
 80017e8:	4b1a      	ldr	r3, [pc, #104]	; (8001854 <main+0x2e0>)
 80017ea:	5499      	strb	r1, [r3, r2]
						dlugoscRamki++;
 80017ec:	4b18      	ldr	r3, [pc, #96]	; (8001850 <main+0x2dc>)
 80017ee:	881b      	ldrh	r3, [r3, #0]
 80017f0:	3301      	adds	r3, #1
 80017f2:	b29a      	uxth	r2, r3
 80017f4:	4b16      	ldr	r3, [pc, #88]	; (8001850 <main+0x2dc>)
 80017f6:	801a      	strh	r2, [r3, #0]
						if (dlugoscRamki > (62)) {
 80017f8:	4b15      	ldr	r3, [pc, #84]	; (8001850 <main+0x2dc>)
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	2b3e      	cmp	r3, #62	; 0x3e
 80017fe:	f67f aedb 	bls.w	80015b8 <main+0x44>
							dlugoscRamki = 0;
 8001802:	4b13      	ldr	r3, [pc, #76]	; (8001850 <main+0x2dc>)
 8001804:	2200      	movs	r2, #0
 8001806:	801a      	strh	r2, [r3, #0]
							stan = 0; //stan - 0 - stan poszukiwania nowego znaku rozpoczecia ramki '['
 8001808:	4b10      	ldr	r3, [pc, #64]	; (800184c <main+0x2d8>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
							break;
 800180e:	e007      	b.n	8001820 <main+0x2ac>
						}
					}
				} else if (stan == 2)
 8001810:	4b0e      	ldr	r3, [pc, #56]	; (800184c <main+0x2d8>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b02      	cmp	r3, #2
 8001816:	f47f aecf 	bne.w	80015b8 <main+0x44>
				{
					dekoduj();
 800181a:	f7ff faaf 	bl	8000d7c <dekoduj>
			 if (dataReady) {
 800181e:	e6cb      	b.n	80015b8 <main+0x44>
 8001820:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		}
}
 8001822:	4618      	mov	r0, r3
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bdb0      	pop	{r4, r5, r7, pc}
 800182a:	bf00      	nop
 800182c:	20000ef4 	.word	0x20000ef4
 8001830:	20000a28 	.word	0x20000a28
 8001834:	200002fc 	.word	0x200002fc
 8001838:	200003c4 	.word	0x200003c4
 800183c:	20000cb0 	.word	0x20000cb0
 8001840:	20000306 	.word	0x20000306
 8001844:	200002fe 	.word	0x200002fe
 8001848:	20000a9c 	.word	0x20000a9c
 800184c:	2000030a 	.word	0x2000030a
 8001850:	2000030c 	.word	0x2000030c
 8001854:	200005c4 	.word	0x200005c4
 8001858:	20000008 	.word	0x20000008
 800185c:	200005c7 	.word	0x200005c7
 8001860:	20000a1c 	.word	0x20000a1c
 8001864:	20000aa0 	.word	0x20000aa0
 8001868:	20000310 	.word	0x20000310
 800186c:	20000a20 	.word	0x20000a20
 8001870:	20000004 	.word	0x20000004
 8001874:	200005ce 	.word	0x200005ce
 8001878:	2000030e 	.word	0x2000030e
 800187c:	2000000c 	.word	0x2000000c

08001880 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b094      	sub	sp, #80	; 0x50
 8001884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001886:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800188a:	2228      	movs	r2, #40	; 0x28
 800188c:	2100      	movs	r1, #0
 800188e:	4618      	mov	r0, r3
 8001890:	f002 fdf8 	bl	8004484 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a4:	1d3b      	adds	r3, r7, #4
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	609a      	str	r2, [r3, #8]
 80018ae:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018b0:	2302      	movs	r3, #2
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018b4:	2301      	movs	r3, #1
 80018b6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018b8:	2310      	movs	r3, #16
 80018ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018bc:	2302      	movs	r3, #2
 80018be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80018c0:	2300      	movs	r3, #0
 80018c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018c4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80018c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018ce:	4618      	mov	r0, r3
 80018d0:	f001 fc34 	bl	800313c <HAL_RCC_OscConfig>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80018da:	f000 f91d 	bl	8001b18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018de:	230f      	movs	r3, #15
 80018e0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e2:	2302      	movs	r3, #2
 80018e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 80018e6:	2390      	movs	r3, #144	; 0x90
 80018e8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ee:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	2101      	movs	r1, #1
 80018fc:	4618      	mov	r0, r3
 80018fe:	f001 fe9d 	bl	800363c <HAL_RCC_ClockConfig>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001908:	f000 f906 	bl	8001b18 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800190c:	2302      	movs	r3, #2
 800190e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001910:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001914:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001916:	1d3b      	adds	r3, r7, #4
 8001918:	4618      	mov	r0, r3
 800191a:	f002 f829 	bl	8003970 <HAL_RCCEx_PeriphCLKConfig>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001924:	f000 f8f8 	bl	8001b18 <Error_Handler>
  }
}
 8001928:	bf00      	nop
 800192a:	3750      	adds	r7, #80	; 0x50
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001936:	1d3b      	adds	r3, r7, #4
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001940:	4b18      	ldr	r3, [pc, #96]	; (80019a4 <MX_ADC1_Init+0x74>)
 8001942:	4a19      	ldr	r2, [pc, #100]	; (80019a8 <MX_ADC1_Init+0x78>)
 8001944:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001946:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <MX_ADC1_Init+0x74>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800194c:	4b15      	ldr	r3, [pc, #84]	; (80019a4 <MX_ADC1_Init+0x74>)
 800194e:	2201      	movs	r2, #1
 8001950:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001952:	4b14      	ldr	r3, [pc, #80]	; (80019a4 <MX_ADC1_Init+0x74>)
 8001954:	2200      	movs	r2, #0
 8001956:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001958:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <MX_ADC1_Init+0x74>)
 800195a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800195e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001960:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <MX_ADC1_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001966:	4b0f      	ldr	r3, [pc, #60]	; (80019a4 <MX_ADC1_Init+0x74>)
 8001968:	2201      	movs	r2, #1
 800196a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800196c:	480d      	ldr	r0, [pc, #52]	; (80019a4 <MX_ADC1_Init+0x74>)
 800196e:	f000 fac1 	bl	8001ef4 <HAL_ADC_Init>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001978:	f000 f8ce 	bl	8001b18 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800197c:	2300      	movs	r3, #0
 800197e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001980:	2301      	movs	r3, #1
 8001982:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001984:	2304      	movs	r3, #4
 8001986:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001988:	1d3b      	adds	r3, r7, #4
 800198a:	4619      	mov	r1, r3
 800198c:	4805      	ldr	r0, [pc, #20]	; (80019a4 <MX_ADC1_Init+0x74>)
 800198e:	f000 fc71 	bl	8002274 <HAL_ADC_ConfigChannel>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001998:	f000 f8be 	bl	8001b18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800199c:	bf00      	nop
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20000a28 	.word	0x20000a28
 80019a8:	40012400 	.word	0x40012400

080019ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019b0:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019b2:	4a12      	ldr	r2, [pc, #72]	; (80019fc <MX_USART2_UART_Init+0x50>)
 80019b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019b6:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019ca:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019d0:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019d2:	220c      	movs	r2, #12
 80019d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d6:	4b08      	ldr	r3, [pc, #32]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019dc:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019e2:	4805      	ldr	r0, [pc, #20]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019e4:	f002 f87a 	bl	8003adc <HAL_UART_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019ee:	f000 f893 	bl	8001b18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000cb0 	.word	0x20000cb0
 80019fc:	40004400 	.word	0x40004400

08001a00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <MX_DMA_Init+0x38>)
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	4a0b      	ldr	r2, [pc, #44]	; (8001a38 <MX_DMA_Init+0x38>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6153      	str	r3, [r2, #20]
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_DMA_Init+0x38>)
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2100      	movs	r1, #0
 8001a22:	200b      	movs	r0, #11
 8001a24:	f000 fef7 	bl	8002816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a28:	200b      	movs	r0, #11
 8001a2a:	f000 ff10 	bl	800284e <HAL_NVIC_EnableIRQ>

}
 8001a2e:	bf00      	nop
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40021000 	.word	0x40021000

08001a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a42:	f107 0310 	add.w	r3, r7, #16
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a50:	4b2d      	ldr	r3, [pc, #180]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a2c      	ldr	r2, [pc, #176]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a56:	f043 0310 	orr.w	r3, r3, #16
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0310 	and.w	r3, r3, #16
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a68:	4b27      	ldr	r3, [pc, #156]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	4a26      	ldr	r2, [pc, #152]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a6e:	f043 0320 	orr.w	r3, r3, #32
 8001a72:	6193      	str	r3, [r2, #24]
 8001a74:	4b24      	ldr	r3, [pc, #144]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	f003 0320 	and.w	r3, r3, #32
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a80:	4b21      	ldr	r3, [pc, #132]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	4a20      	ldr	r2, [pc, #128]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a86:	f043 0304 	orr.w	r3, r3, #4
 8001a8a:	6193      	str	r3, [r2, #24]
 8001a8c:	4b1e      	ldr	r3, [pc, #120]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	f003 0304 	and.w	r3, r3, #4
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a98:	4b1b      	ldr	r3, [pc, #108]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	4a1a      	ldr	r2, [pc, #104]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001a9e:	f043 0308 	orr.w	r3, r3, #8
 8001aa2:	6193      	str	r3, [r2, #24]
 8001aa4:	4b18      	ldr	r3, [pc, #96]	; (8001b08 <MX_GPIO_Init+0xcc>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	f003 0308 	and.w	r3, r3, #8
 8001aac:	603b      	str	r3, [r7, #0]
 8001aae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	2120      	movs	r1, #32
 8001ab4:	4815      	ldr	r0, [pc, #84]	; (8001b0c <MX_GPIO_Init+0xd0>)
 8001ab6:	f001 fb07 	bl	80030c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001aba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001abe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <MX_GPIO_Init+0xd4>)
 8001ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ac8:	f107 0310 	add.w	r3, r7, #16
 8001acc:	4619      	mov	r1, r3
 8001ace:	4811      	ldr	r0, [pc, #68]	; (8001b14 <MX_GPIO_Init+0xd8>)
 8001ad0:	f001 f976 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001ad4:	2320      	movs	r3, #32
 8001ad6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001ae4:	f107 0310 	add.w	r3, r7, #16
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4808      	ldr	r0, [pc, #32]	; (8001b0c <MX_GPIO_Init+0xd0>)
 8001aec:	f001 f968 	bl	8002dc0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001af0:	2200      	movs	r2, #0
 8001af2:	2100      	movs	r1, #0
 8001af4:	2028      	movs	r0, #40	; 0x28
 8001af6:	f000 fe8e 	bl	8002816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001afa:	2028      	movs	r0, #40	; 0x28
 8001afc:	f000 fea7 	bl	800284e <HAL_NVIC_EnableIRQ>

}
 8001b00:	bf00      	nop
 8001b02:	3720      	adds	r7, #32
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	40010800 	.word	0x40010800
 8001b10:	10110000 	.word	0x10110000
 8001b14:	40011000 	.word	0x40011000

08001b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b1c:	b672      	cpsid	i
}
 8001b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */
		__disable_irq();
		while (1) {
 8001b20:	e7fe      	b.n	8001b20 <Error_Handler+0x8>
	...

08001b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <HAL_MspInit+0x5c>)
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	4a14      	ldr	r2, [pc, #80]	; (8001b80 <HAL_MspInit+0x5c>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6193      	str	r3, [r2, #24]
 8001b36:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <HAL_MspInit+0x5c>)
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b42:	4b0f      	ldr	r3, [pc, #60]	; (8001b80 <HAL_MspInit+0x5c>)
 8001b44:	69db      	ldr	r3, [r3, #28]
 8001b46:	4a0e      	ldr	r2, [pc, #56]	; (8001b80 <HAL_MspInit+0x5c>)
 8001b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b4c:	61d3      	str	r3, [r2, #28]
 8001b4e:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <HAL_MspInit+0x5c>)
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b5a:	4b0a      	ldr	r3, [pc, #40]	; (8001b84 <HAL_MspInit+0x60>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	4a04      	ldr	r2, [pc, #16]	; (8001b84 <HAL_MspInit+0x60>)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	40021000 	.word	0x40021000
 8001b84:	40010000 	.word	0x40010000

08001b88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b088      	sub	sp, #32
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a28      	ldr	r2, [pc, #160]	; (8001c44 <HAL_ADC_MspInit+0xbc>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d149      	bne.n	8001c3c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ba8:	4b27      	ldr	r3, [pc, #156]	; (8001c48 <HAL_ADC_MspInit+0xc0>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	4a26      	ldr	r2, [pc, #152]	; (8001c48 <HAL_ADC_MspInit+0xc0>)
 8001bae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bb2:	6193      	str	r3, [r2, #24]
 8001bb4:	4b24      	ldr	r3, [pc, #144]	; (8001c48 <HAL_ADC_MspInit+0xc0>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc0:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <HAL_ADC_MspInit+0xc0>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	4a20      	ldr	r2, [pc, #128]	; (8001c48 <HAL_ADC_MspInit+0xc0>)
 8001bc6:	f043 0304 	orr.w	r3, r3, #4
 8001bca:	6193      	str	r3, [r2, #24]
 8001bcc:	4b1e      	ldr	r3, [pc, #120]	; (8001c48 <HAL_ADC_MspInit+0xc0>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f003 0304 	and.w	r3, r3, #4
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be0:	f107 0310 	add.w	r3, r7, #16
 8001be4:	4619      	mov	r1, r3
 8001be6:	4819      	ldr	r0, [pc, #100]	; (8001c4c <HAL_ADC_MspInit+0xc4>)
 8001be8:	f001 f8ea 	bl	8002dc0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001bec:	4b18      	ldr	r3, [pc, #96]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001bee:	4a19      	ldr	r2, [pc, #100]	; (8001c54 <HAL_ADC_MspInit+0xcc>)
 8001bf0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bf2:	4b17      	ldr	r3, [pc, #92]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf8:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001bfe:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001c00:	2280      	movs	r2, #128	; 0x80
 8001c02:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c04:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001c06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c0a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c0c:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001c0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c12:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c14:	4b0e      	ldr	r3, [pc, #56]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001c16:	2220      	movs	r2, #32
 8001c18:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c1a:	4b0d      	ldr	r3, [pc, #52]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c20:	480b      	ldr	r0, [pc, #44]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001c22:	f000 fe2f 	bl	8002884 <HAL_DMA_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001c2c:	f7ff ff74 	bl	8001b18 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a07      	ldr	r2, [pc, #28]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001c34:	621a      	str	r2, [r3, #32]
 8001c36:	4a06      	ldr	r2, [pc, #24]	; (8001c50 <HAL_ADC_MspInit+0xc8>)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c3c:	bf00      	nop
 8001c3e:	3720      	adds	r7, #32
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40012400 	.word	0x40012400
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010800 	.word	0x40010800
 8001c50:	20000a58 	.word	0x20000a58
 8001c54:	40020008 	.word	0x40020008

08001c58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b088      	sub	sp, #32
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0310 	add.w	r3, r7, #16
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a19      	ldr	r2, [pc, #100]	; (8001cd8 <HAL_UART_MspInit+0x80>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d12b      	bne.n	8001cd0 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c78:	4b18      	ldr	r3, [pc, #96]	; (8001cdc <HAL_UART_MspInit+0x84>)
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	4a17      	ldr	r2, [pc, #92]	; (8001cdc <HAL_UART_MspInit+0x84>)
 8001c7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c82:	61d3      	str	r3, [r2, #28]
 8001c84:	4b15      	ldr	r3, [pc, #84]	; (8001cdc <HAL_UART_MspInit+0x84>)
 8001c86:	69db      	ldr	r3, [r3, #28]
 8001c88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c90:	4b12      	ldr	r3, [pc, #72]	; (8001cdc <HAL_UART_MspInit+0x84>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	4a11      	ldr	r2, [pc, #68]	; (8001cdc <HAL_UART_MspInit+0x84>)
 8001c96:	f043 0304 	orr.w	r3, r3, #4
 8001c9a:	6193      	str	r3, [r2, #24]
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <HAL_UART_MspInit+0x84>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ca8:	230c      	movs	r3, #12
 8001caa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cac:	2302      	movs	r3, #2
 8001cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb4:	f107 0310 	add.w	r3, r7, #16
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4809      	ldr	r0, [pc, #36]	; (8001ce0 <HAL_UART_MspInit+0x88>)
 8001cbc:	f001 f880 	bl	8002dc0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	2026      	movs	r0, #38	; 0x26
 8001cc6:	f000 fda6 	bl	8002816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001cca:	2026      	movs	r0, #38	; 0x26
 8001ccc:	f000 fdbf 	bl	800284e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001cd0:	bf00      	nop
 8001cd2:	3720      	adds	r7, #32
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40004400 	.word	0x40004400
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010800 	.word	0x40010800

08001ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <NMI_Handler+0x4>

08001cea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cee:	e7fe      	b.n	8001cee <HardFault_Handler+0x4>

08001cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <MemManage_Handler+0x4>

08001cf6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cfa:	e7fe      	b.n	8001cfa <BusFault_Handler+0x4>

08001cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d00:	e7fe      	b.n	8001d00 <UsageFault_Handler+0x4>

08001d02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr

08001d0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr

08001d1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr

08001d26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d2a:	f000 f8c7 	bl	8001ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d38:	4802      	ldr	r0, [pc, #8]	; (8001d44 <DMA1_Channel1_IRQHandler+0x10>)
 8001d3a:	f000 ff0d 	bl	8002b58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000a58 	.word	0x20000a58

08001d48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d4c:	4802      	ldr	r0, [pc, #8]	; (8001d58 <USART2_IRQHandler+0x10>)
 8001d4e:	f001 ff87 	bl	8003c60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000cb0 	.word	0x20000cb0

08001d5c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001d60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d64:	f001 f9c8 	bl	80030f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d74:	4a14      	ldr	r2, [pc, #80]	; (8001dc8 <_sbrk+0x5c>)
 8001d76:	4b15      	ldr	r3, [pc, #84]	; (8001dcc <_sbrk+0x60>)
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d80:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <_sbrk+0x64>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d102      	bne.n	8001d8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d88:	4b11      	ldr	r3, [pc, #68]	; (8001dd0 <_sbrk+0x64>)
 8001d8a:	4a12      	ldr	r2, [pc, #72]	; (8001dd4 <_sbrk+0x68>)
 8001d8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d8e:	4b10      	ldr	r3, [pc, #64]	; (8001dd0 <_sbrk+0x64>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4413      	add	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d207      	bcs.n	8001dac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d9c:	f002 fb3a 	bl	8004414 <__errno>
 8001da0:	4603      	mov	r3, r0
 8001da2:	220c      	movs	r2, #12
 8001da4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295
 8001daa:	e009      	b.n	8001dc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dac:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <_sbrk+0x64>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001db2:	4b07      	ldr	r3, [pc, #28]	; (8001dd0 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	4a05      	ldr	r2, [pc, #20]	; (8001dd0 <_sbrk+0x64>)
 8001dbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20005000 	.word	0x20005000
 8001dcc:	00000400 	.word	0x00000400
 8001dd0:	200003b8 	.word	0x200003b8
 8001dd4:	20001f08 	.word	0x20001f08

08001dd8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001de4:	480c      	ldr	r0, [pc, #48]	; (8001e18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001de6:	490d      	ldr	r1, [pc, #52]	; (8001e1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001de8:	4a0d      	ldr	r2, [pc, #52]	; (8001e20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dec:	e002      	b.n	8001df4 <LoopCopyDataInit>

08001dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001df2:	3304      	adds	r3, #4

08001df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001df8:	d3f9      	bcc.n	8001dee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dfa:	4a0a      	ldr	r2, [pc, #40]	; (8001e24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dfc:	4c0a      	ldr	r4, [pc, #40]	; (8001e28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e00:	e001      	b.n	8001e06 <LoopFillZerobss>

08001e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e04:	3204      	adds	r2, #4

08001e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e08:	d3fb      	bcc.n	8001e02 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e0a:	f7ff ffe5 	bl	8001dd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e0e:	f002 fb07 	bl	8004420 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e12:	f7ff fbaf 	bl	8001574 <main>
  bx lr
 8001e16:	4770      	bx	lr
  ldr r0, =_sdata
 8001e18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e1c:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 8001e20:	080052cc 	.word	0x080052cc
  ldr r2, =_sbss
 8001e24:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 8001e28:	20001f08 	.word	0x20001f08

08001e2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e2c:	e7fe      	b.n	8001e2c <ADC1_2_IRQHandler>
	...

08001e30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <HAL_Init+0x28>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a07      	ldr	r2, [pc, #28]	; (8001e58 <HAL_Init+0x28>)
 8001e3a:	f043 0310 	orr.w	r3, r3, #16
 8001e3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e40:	2003      	movs	r0, #3
 8001e42:	f000 fcdd 	bl	8002800 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e46:	2000      	movs	r0, #0
 8001e48:	f000 f808 	bl	8001e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e4c:	f7ff fe6a 	bl	8001b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40022000 	.word	0x40022000

08001e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e64:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <HAL_InitTick+0x54>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <HAL_InitTick+0x58>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f000 fcf5 	bl	800286a <HAL_SYSTICK_Config>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e00e      	b.n	8001ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b0f      	cmp	r3, #15
 8001e8e:	d80a      	bhi.n	8001ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e90:	2200      	movs	r2, #0
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	f04f 30ff 	mov.w	r0, #4294967295
 8001e98:	f000 fcbd 	bl	8002816 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e9c:	4a06      	ldr	r2, [pc, #24]	; (8001eb8 <HAL_InitTick+0x5c>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e000      	b.n	8001ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000268 	.word	0x20000268
 8001eb4:	20000270 	.word	0x20000270
 8001eb8:	2000026c 	.word	0x2000026c

08001ebc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec0:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <HAL_IncTick+0x1c>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_IncTick+0x20>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4413      	add	r3, r2
 8001ecc:	4a03      	ldr	r2, [pc, #12]	; (8001edc <HAL_IncTick+0x20>)
 8001ece:	6013      	str	r3, [r2, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	20000270 	.word	0x20000270
 8001edc:	20001ef4 	.word	0x20001ef4

08001ee0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ee4:	4b02      	ldr	r3, [pc, #8]	; (8001ef0 <HAL_GetTick+0x10>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr
 8001ef0:	20001ef4 	.word	0x20001ef4

08001ef4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e0be      	b.n	8002094 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d109      	bne.n	8001f38 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff fe28 	bl	8001b88 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 faed 	bl	8002518 <ADC_ConversionStop_Disable>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f46:	f003 0310 	and.w	r3, r3, #16
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f040 8099 	bne.w	8002082 <HAL_ADC_Init+0x18e>
 8001f50:	7dfb      	ldrb	r3, [r7, #23]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f040 8095 	bne.w	8002082 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f60:	f023 0302 	bic.w	r3, r3, #2
 8001f64:	f043 0202 	orr.w	r2, r3, #2
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f74:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	7b1b      	ldrb	r3, [r3, #12]
 8001f7a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f7c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f7e:	68ba      	ldr	r2, [r7, #8]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f8c:	d003      	beq.n	8001f96 <HAL_ADC_Init+0xa2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d102      	bne.n	8001f9c <HAL_ADC_Init+0xa8>
 8001f96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f9a:	e000      	b.n	8001f9e <HAL_ADC_Init+0xaa>
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	7d1b      	ldrb	r3, [r3, #20]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d119      	bne.n	8001fe0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	7b1b      	ldrb	r3, [r3, #12]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d109      	bne.n	8001fc8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	035a      	lsls	r2, r3, #13
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fc4:	613b      	str	r3, [r7, #16]
 8001fc6:	e00b      	b.n	8001fe0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fcc:	f043 0220 	orr.w	r2, r3, #32
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd8:	f043 0201 	orr.w	r2, r3, #1
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	4b28      	ldr	r3, [pc, #160]	; (800209c <HAL_ADC_Init+0x1a8>)
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	6812      	ldr	r2, [r2, #0]
 8002002:	68b9      	ldr	r1, [r7, #8]
 8002004:	430b      	orrs	r3, r1
 8002006:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002010:	d003      	beq.n	800201a <HAL_ADC_Init+0x126>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d104      	bne.n	8002024 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	3b01      	subs	r3, #1
 8002020:	051b      	lsls	r3, r3, #20
 8002022:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800202a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	430a      	orrs	r2, r1
 8002036:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <HAL_ADC_Init+0x1ac>)
 8002040:	4013      	ands	r3, r2
 8002042:	68ba      	ldr	r2, [r7, #8]
 8002044:	429a      	cmp	r2, r3
 8002046:	d10b      	bne.n	8002060 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002052:	f023 0303 	bic.w	r3, r3, #3
 8002056:	f043 0201 	orr.w	r2, r3, #1
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800205e:	e018      	b.n	8002092 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002064:	f023 0312 	bic.w	r3, r3, #18
 8002068:	f043 0210 	orr.w	r2, r3, #16
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002074:	f043 0201 	orr.w	r2, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002080:	e007      	b.n	8002092 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002086:	f043 0210 	orr.w	r2, r3, #16
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002092:	7dfb      	ldrb	r3, [r7, #23]
}
 8002094:	4618      	mov	r0, r3
 8002096:	3718      	adds	r7, #24
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	ffe1f7fd 	.word	0xffe1f7fd
 80020a0:	ff1f0efe 	.word	0xff1f0efe

080020a4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a64      	ldr	r2, [pc, #400]	; (800224c <HAL_ADC_Start_DMA+0x1a8>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d004      	beq.n	80020c8 <HAL_ADC_Start_DMA+0x24>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a63      	ldr	r2, [pc, #396]	; (8002250 <HAL_ADC_Start_DMA+0x1ac>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d106      	bne.n	80020d6 <HAL_ADC_Start_DMA+0x32>
 80020c8:	4b60      	ldr	r3, [pc, #384]	; (800224c <HAL_ADC_Start_DMA+0x1a8>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f040 80b3 	bne.w	800223c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d101      	bne.n	80020e4 <HAL_ADC_Start_DMA+0x40>
 80020e0:	2302      	movs	r3, #2
 80020e2:	e0ae      	b.n	8002242 <HAL_ADC_Start_DMA+0x19e>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2201      	movs	r2, #1
 80020e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f000 f9b9 	bl	8002464 <ADC_Enable>
 80020f2:	4603      	mov	r3, r0
 80020f4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80020f6:	7dfb      	ldrb	r3, [r7, #23]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f040 809a 	bne.w	8002232 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002102:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002106:	f023 0301 	bic.w	r3, r3, #1
 800210a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a4e      	ldr	r2, [pc, #312]	; (8002250 <HAL_ADC_Start_DMA+0x1ac>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d105      	bne.n	8002128 <HAL_ADC_Start_DMA+0x84>
 800211c:	4b4b      	ldr	r3, [pc, #300]	; (800224c <HAL_ADC_Start_DMA+0x1a8>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d115      	bne.n	8002154 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800213e:	2b00      	cmp	r3, #0
 8002140:	d026      	beq.n	8002190 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002146:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800214a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002152:	e01d      	b.n	8002190 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002158:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a39      	ldr	r2, [pc, #228]	; (800224c <HAL_ADC_Start_DMA+0x1a8>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d004      	beq.n	8002174 <HAL_ADC_Start_DMA+0xd0>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a38      	ldr	r2, [pc, #224]	; (8002250 <HAL_ADC_Start_DMA+0x1ac>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d10d      	bne.n	8002190 <HAL_ADC_Start_DMA+0xec>
 8002174:	4b35      	ldr	r3, [pc, #212]	; (800224c <HAL_ADC_Start_DMA+0x1a8>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800217c:	2b00      	cmp	r3, #0
 800217e:	d007      	beq.n	8002190 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002184:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002188:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002194:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d006      	beq.n	80021aa <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a0:	f023 0206 	bic.w	r2, r3, #6
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80021a8:	e002      	b.n	80021b0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	4a25      	ldr	r2, [pc, #148]	; (8002254 <HAL_ADC_Start_DMA+0x1b0>)
 80021be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	4a24      	ldr	r2, [pc, #144]	; (8002258 <HAL_ADC_Start_DMA+0x1b4>)
 80021c6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	4a23      	ldr	r2, [pc, #140]	; (800225c <HAL_ADC_Start_DMA+0x1b8>)
 80021ce:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f06f 0202 	mvn.w	r2, #2
 80021d8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021e8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6a18      	ldr	r0, [r3, #32]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	334c      	adds	r3, #76	; 0x4c
 80021f4:	4619      	mov	r1, r3
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f000 fb9d 	bl	8002938 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002208:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800220c:	d108      	bne.n	8002220 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800221c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800221e:	e00f      	b.n	8002240 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800222e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002230:	e006      	b.n	8002240 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800223a:	e001      	b.n	8002240 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002240:	7dfb      	ldrb	r3, [r7, #23]
}
 8002242:	4618      	mov	r0, r3
 8002244:	3718      	adds	r7, #24
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40012400 	.word	0x40012400
 8002250:	40012800 	.word	0x40012800
 8002254:	0800259b 	.word	0x0800259b
 8002258:	08002617 	.word	0x08002617
 800225c:	08002633 	.word	0x08002633

08002260 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr
	...

08002274 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800227e:	2300      	movs	r3, #0
 8002280:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002282:	2300      	movs	r3, #0
 8002284:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800228c:	2b01      	cmp	r3, #1
 800228e:	d101      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x20>
 8002290:	2302      	movs	r3, #2
 8002292:	e0dc      	b.n	800244e <HAL_ADC_ConfigChannel+0x1da>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	2b06      	cmp	r3, #6
 80022a2:	d81c      	bhi.n	80022de <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	3b05      	subs	r3, #5
 80022b6:	221f      	movs	r2, #31
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	4019      	ands	r1, r3
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	6818      	ldr	r0, [r3, #0]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	3b05      	subs	r3, #5
 80022d0:	fa00 f203 	lsl.w	r2, r0, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	635a      	str	r2, [r3, #52]	; 0x34
 80022dc:	e03c      	b.n	8002358 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b0c      	cmp	r3, #12
 80022e4:	d81c      	bhi.n	8002320 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	3b23      	subs	r3, #35	; 0x23
 80022f8:	221f      	movs	r2, #31
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	4019      	ands	r1, r3
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	6818      	ldr	r0, [r3, #0]
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	4413      	add	r3, r2
 8002310:	3b23      	subs	r3, #35	; 0x23
 8002312:	fa00 f203 	lsl.w	r2, r0, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	631a      	str	r2, [r3, #48]	; 0x30
 800231e:	e01b      	b.n	8002358 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	3b41      	subs	r3, #65	; 0x41
 8002332:	221f      	movs	r2, #31
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	4019      	ands	r1, r3
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	3b41      	subs	r3, #65	; 0x41
 800234c:	fa00 f203 	lsl.w	r2, r0, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b09      	cmp	r3, #9
 800235e:	d91c      	bls.n	800239a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68d9      	ldr	r1, [r3, #12]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	4613      	mov	r3, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	4413      	add	r3, r2
 8002370:	3b1e      	subs	r3, #30
 8002372:	2207      	movs	r2, #7
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	4019      	ands	r1, r3
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	6898      	ldr	r0, [r3, #8]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4613      	mov	r3, r2
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	4413      	add	r3, r2
 800238a:	3b1e      	subs	r3, #30
 800238c:	fa00 f203 	lsl.w	r2, r0, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	430a      	orrs	r2, r1
 8002396:	60da      	str	r2, [r3, #12]
 8002398:	e019      	b.n	80023ce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6919      	ldr	r1, [r3, #16]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4613      	mov	r3, r2
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	4413      	add	r3, r2
 80023aa:	2207      	movs	r2, #7
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	4019      	ands	r1, r3
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	6898      	ldr	r0, [r3, #8]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	4613      	mov	r3, r2
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4413      	add	r3, r2
 80023c2:	fa00 f203 	lsl.w	r2, r0, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2b10      	cmp	r3, #16
 80023d4:	d003      	beq.n	80023de <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023da:	2b11      	cmp	r3, #17
 80023dc:	d132      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a1d      	ldr	r2, [pc, #116]	; (8002458 <HAL_ADC_ConfigChannel+0x1e4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d125      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d126      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002404:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2b10      	cmp	r3, #16
 800240c:	d11a      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800240e:	4b13      	ldr	r3, [pc, #76]	; (800245c <HAL_ADC_ConfigChannel+0x1e8>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a13      	ldr	r2, [pc, #76]	; (8002460 <HAL_ADC_ConfigChannel+0x1ec>)
 8002414:	fba2 2303 	umull	r2, r3, r2, r3
 8002418:	0c9a      	lsrs	r2, r3, #18
 800241a:	4613      	mov	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	4413      	add	r3, r2
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002424:	e002      	b.n	800242c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	3b01      	subs	r3, #1
 800242a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1f9      	bne.n	8002426 <HAL_ADC_ConfigChannel+0x1b2>
 8002432:	e007      	b.n	8002444 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002438:	f043 0220 	orr.w	r2, r3, #32
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800244c:	7bfb      	ldrb	r3, [r7, #15]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr
 8002458:	40012400 	.word	0x40012400
 800245c:	20000268 	.word	0x20000268
 8002460:	431bde83 	.word	0x431bde83

08002464 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002470:	2300      	movs	r3, #0
 8002472:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b01      	cmp	r3, #1
 8002480:	d040      	beq.n	8002504 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689a      	ldr	r2, [r3, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f042 0201 	orr.w	r2, r2, #1
 8002490:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002492:	4b1f      	ldr	r3, [pc, #124]	; (8002510 <ADC_Enable+0xac>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a1f      	ldr	r2, [pc, #124]	; (8002514 <ADC_Enable+0xb0>)
 8002498:	fba2 2303 	umull	r2, r3, r2, r3
 800249c:	0c9b      	lsrs	r3, r3, #18
 800249e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024a0:	e002      	b.n	80024a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	3b01      	subs	r3, #1
 80024a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f9      	bne.n	80024a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024ae:	f7ff fd17 	bl	8001ee0 <HAL_GetTick>
 80024b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024b4:	e01f      	b.n	80024f6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024b6:	f7ff fd13 	bl	8001ee0 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d918      	bls.n	80024f6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d011      	beq.n	80024f6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d6:	f043 0210 	orr.w	r2, r3, #16
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	f043 0201 	orr.w	r2, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e007      	b.n	8002506 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b01      	cmp	r3, #1
 8002502:	d1d8      	bne.n	80024b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20000268 	.word	0x20000268
 8002514:	431bde83 	.word	0x431bde83

08002518 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002520:	2300      	movs	r3, #0
 8002522:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b01      	cmp	r3, #1
 8002530:	d12e      	bne.n	8002590 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0201 	bic.w	r2, r2, #1
 8002540:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002542:	f7ff fccd 	bl	8001ee0 <HAL_GetTick>
 8002546:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002548:	e01b      	b.n	8002582 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800254a:	f7ff fcc9 	bl	8001ee0 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d914      	bls.n	8002582 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b01      	cmp	r3, #1
 8002564:	d10d      	bne.n	8002582 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256a:	f043 0210 	orr.w	r2, r3, #16
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002576:	f043 0201 	orr.w	r2, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e007      	b.n	8002592 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	2b01      	cmp	r3, #1
 800258e:	d0dc      	beq.n	800254a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b084      	sub	sp, #16
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d127      	bne.n	8002604 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80025ca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80025ce:	d115      	bne.n	80025fc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d111      	bne.n	80025fc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d105      	bne.n	80025fc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f4:	f043 0201 	orr.w	r2, r3, #1
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f7fe fb2f 	bl	8000c60 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002602:	e004      	b.n	800260e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	4798      	blx	r3
}
 800260e:	bf00      	nop
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b084      	sub	sp, #16
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002622:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f7fe fb07 	bl	8000c38 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800262a:	bf00      	nop
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b084      	sub	sp, #16
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002644:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002650:	f043 0204 	orr.w	r2, r3, #4
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f7ff fe01 	bl	8002260 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800265e:	bf00      	nop
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002678:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <__NVIC_SetPriorityGrouping+0x44>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800267e:	68ba      	ldr	r2, [r7, #8]
 8002680:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002684:	4013      	ands	r3, r2
 8002686:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002690:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002698:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800269a:	4a04      	ldr	r2, [pc, #16]	; (80026ac <__NVIC_SetPriorityGrouping+0x44>)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	60d3      	str	r3, [r2, #12]
}
 80026a0:	bf00      	nop
 80026a2:	3714      	adds	r7, #20
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bc80      	pop	{r7}
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026b4:	4b04      	ldr	r3, [pc, #16]	; (80026c8 <__NVIC_GetPriorityGrouping+0x18>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	0a1b      	lsrs	r3, r3, #8
 80026ba:	f003 0307 	and.w	r3, r3, #7
}
 80026be:	4618      	mov	r0, r3
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	db0b      	blt.n	80026f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	f003 021f 	and.w	r2, r3, #31
 80026e4:	4906      	ldr	r1, [pc, #24]	; (8002700 <__NVIC_EnableIRQ+0x34>)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	095b      	lsrs	r3, r3, #5
 80026ec:	2001      	movs	r0, #1
 80026ee:	fa00 f202 	lsl.w	r2, r0, r2
 80026f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026f6:	bf00      	nop
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bc80      	pop	{r7}
 80026fe:	4770      	bx	lr
 8002700:	e000e100 	.word	0xe000e100

08002704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	6039      	str	r1, [r7, #0]
 800270e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002714:	2b00      	cmp	r3, #0
 8002716:	db0a      	blt.n	800272e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	b2da      	uxtb	r2, r3
 800271c:	490c      	ldr	r1, [pc, #48]	; (8002750 <__NVIC_SetPriority+0x4c>)
 800271e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002722:	0112      	lsls	r2, r2, #4
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	440b      	add	r3, r1
 8002728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800272c:	e00a      	b.n	8002744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	b2da      	uxtb	r2, r3
 8002732:	4908      	ldr	r1, [pc, #32]	; (8002754 <__NVIC_SetPriority+0x50>)
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	3b04      	subs	r3, #4
 800273c:	0112      	lsls	r2, r2, #4
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	440b      	add	r3, r1
 8002742:	761a      	strb	r2, [r3, #24]
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	e000e100 	.word	0xe000e100
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	; 0x24
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f1c3 0307 	rsb	r3, r3, #7
 8002772:	2b04      	cmp	r3, #4
 8002774:	bf28      	it	cs
 8002776:	2304      	movcs	r3, #4
 8002778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	3304      	adds	r3, #4
 800277e:	2b06      	cmp	r3, #6
 8002780:	d902      	bls.n	8002788 <NVIC_EncodePriority+0x30>
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	3b03      	subs	r3, #3
 8002786:	e000      	b.n	800278a <NVIC_EncodePriority+0x32>
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800278c:	f04f 32ff 	mov.w	r2, #4294967295
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	43da      	mvns	r2, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	401a      	ands	r2, r3
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027a0:	f04f 31ff 	mov.w	r1, #4294967295
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	fa01 f303 	lsl.w	r3, r1, r3
 80027aa:	43d9      	mvns	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b0:	4313      	orrs	r3, r2
         );
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3724      	adds	r7, #36	; 0x24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027cc:	d301      	bcc.n	80027d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ce:	2301      	movs	r3, #1
 80027d0:	e00f      	b.n	80027f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027d2:	4a0a      	ldr	r2, [pc, #40]	; (80027fc <SysTick_Config+0x40>)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027da:	210f      	movs	r1, #15
 80027dc:	f04f 30ff 	mov.w	r0, #4294967295
 80027e0:	f7ff ff90 	bl	8002704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e4:	4b05      	ldr	r3, [pc, #20]	; (80027fc <SysTick_Config+0x40>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ea:	4b04      	ldr	r3, [pc, #16]	; (80027fc <SysTick_Config+0x40>)
 80027ec:	2207      	movs	r2, #7
 80027ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	e000e010 	.word	0xe000e010

08002800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff ff2d 	bl	8002668 <__NVIC_SetPriorityGrouping>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002816:	b580      	push	{r7, lr}
 8002818:	b086      	sub	sp, #24
 800281a:	af00      	add	r7, sp, #0
 800281c:	4603      	mov	r3, r0
 800281e:	60b9      	str	r1, [r7, #8]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002828:	f7ff ff42 	bl	80026b0 <__NVIC_GetPriorityGrouping>
 800282c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	6978      	ldr	r0, [r7, #20]
 8002834:	f7ff ff90 	bl	8002758 <NVIC_EncodePriority>
 8002838:	4602      	mov	r2, r0
 800283a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800283e:	4611      	mov	r1, r2
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff ff5f 	bl	8002704 <__NVIC_SetPriority>
}
 8002846:	bf00      	nop
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b082      	sub	sp, #8
 8002852:	af00      	add	r7, sp, #0
 8002854:	4603      	mov	r3, r0
 8002856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff ff35 	bl	80026cc <__NVIC_EnableIRQ>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7ff ffa2 	bl	80027bc <SysTick_Config>
 8002878:	4603      	mov	r3, r0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e043      	b.n	8002922 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	461a      	mov	r2, r3
 80028a0:	4b22      	ldr	r3, [pc, #136]	; (800292c <HAL_DMA_Init+0xa8>)
 80028a2:	4413      	add	r3, r2
 80028a4:	4a22      	ldr	r2, [pc, #136]	; (8002930 <HAL_DMA_Init+0xac>)
 80028a6:	fba2 2303 	umull	r2, r3, r2, r3
 80028aa:	091b      	lsrs	r3, r3, #4
 80028ac:	009a      	lsls	r2, r3, #2
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a1f      	ldr	r2, [pc, #124]	; (8002934 <HAL_DMA_Init+0xb0>)
 80028b6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2202      	movs	r2, #2
 80028bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80028ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80028d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	4313      	orrs	r3, r2
 8002900:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3714      	adds	r7, #20
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr
 800292c:	bffdfff8 	.word	0xbffdfff8
 8002930:	cccccccd 	.word	0xcccccccd
 8002934:	40020000 	.word	0x40020000

08002938 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d101      	bne.n	8002958 <HAL_DMA_Start_IT+0x20>
 8002954:	2302      	movs	r3, #2
 8002956:	e04a      	b.n	80029ee <HAL_DMA_Start_IT+0xb6>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002966:	2b01      	cmp	r3, #1
 8002968:	d13a      	bne.n	80029e0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2202      	movs	r2, #2
 800296e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0201 	bic.w	r2, r2, #1
 8002986:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	68b9      	ldr	r1, [r7, #8]
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f000 f9e8 	bl	8002d64 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002998:	2b00      	cmp	r3, #0
 800299a:	d008      	beq.n	80029ae <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f042 020e 	orr.w	r2, r2, #14
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	e00f      	b.n	80029ce <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 0204 	bic.w	r2, r2, #4
 80029bc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 020a 	orr.w	r2, r2, #10
 80029cc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f042 0201 	orr.w	r2, r2, #1
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	e005      	b.n	80029ec <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80029e8:	2302      	movs	r3, #2
 80029ea:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80029ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b085      	sub	sp, #20
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d008      	beq.n	8002a1e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2204      	movs	r2, #4
 8002a10:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e020      	b.n	8002a60 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 020e 	bic.w	r2, r2, #14
 8002a2c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0201 	bic.w	r2, r2, #1
 8002a3c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a46:	2101      	movs	r1, #1
 8002a48:	fa01 f202 	lsl.w	r2, r1, r2
 8002a4c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3714      	adds	r7, #20
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr
	...

08002a6c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a74:	2300      	movs	r3, #0
 8002a76:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d005      	beq.n	8002a8e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2204      	movs	r2, #4
 8002a86:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	73fb      	strb	r3, [r7, #15]
 8002a8c:	e051      	b.n	8002b32 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 020e 	bic.w	r2, r2, #14
 8002a9c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0201 	bic.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a22      	ldr	r2, [pc, #136]	; (8002b3c <HAL_DMA_Abort_IT+0xd0>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d029      	beq.n	8002b0c <HAL_DMA_Abort_IT+0xa0>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a20      	ldr	r2, [pc, #128]	; (8002b40 <HAL_DMA_Abort_IT+0xd4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d022      	beq.n	8002b08 <HAL_DMA_Abort_IT+0x9c>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a1f      	ldr	r2, [pc, #124]	; (8002b44 <HAL_DMA_Abort_IT+0xd8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d01a      	beq.n	8002b02 <HAL_DMA_Abort_IT+0x96>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a1d      	ldr	r2, [pc, #116]	; (8002b48 <HAL_DMA_Abort_IT+0xdc>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d012      	beq.n	8002afc <HAL_DMA_Abort_IT+0x90>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a1c      	ldr	r2, [pc, #112]	; (8002b4c <HAL_DMA_Abort_IT+0xe0>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d00a      	beq.n	8002af6 <HAL_DMA_Abort_IT+0x8a>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1a      	ldr	r2, [pc, #104]	; (8002b50 <HAL_DMA_Abort_IT+0xe4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d102      	bne.n	8002af0 <HAL_DMA_Abort_IT+0x84>
 8002aea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002aee:	e00e      	b.n	8002b0e <HAL_DMA_Abort_IT+0xa2>
 8002af0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002af4:	e00b      	b.n	8002b0e <HAL_DMA_Abort_IT+0xa2>
 8002af6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002afa:	e008      	b.n	8002b0e <HAL_DMA_Abort_IT+0xa2>
 8002afc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b00:	e005      	b.n	8002b0e <HAL_DMA_Abort_IT+0xa2>
 8002b02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b06:	e002      	b.n	8002b0e <HAL_DMA_Abort_IT+0xa2>
 8002b08:	2310      	movs	r3, #16
 8002b0a:	e000      	b.n	8002b0e <HAL_DMA_Abort_IT+0xa2>
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	4a11      	ldr	r2, [pc, #68]	; (8002b54 <HAL_DMA_Abort_IT+0xe8>)
 8002b10:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	4798      	blx	r3
    } 
  }
  return status;
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3710      	adds	r7, #16
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40020008 	.word	0x40020008
 8002b40:	4002001c 	.word	0x4002001c
 8002b44:	40020030 	.word	0x40020030
 8002b48:	40020044 	.word	0x40020044
 8002b4c:	40020058 	.word	0x40020058
 8002b50:	4002006c 	.word	0x4002006c
 8002b54:	40020000 	.word	0x40020000

08002b58 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b74:	2204      	movs	r2, #4
 8002b76:	409a      	lsls	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d04f      	beq.n	8002c20 <HAL_DMA_IRQHandler+0xc8>
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f003 0304 	and.w	r3, r3, #4
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d04a      	beq.n	8002c20 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0320 	and.w	r3, r3, #32
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d107      	bne.n	8002ba8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0204 	bic.w	r2, r2, #4
 8002ba6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a66      	ldr	r2, [pc, #408]	; (8002d48 <HAL_DMA_IRQHandler+0x1f0>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d029      	beq.n	8002c06 <HAL_DMA_IRQHandler+0xae>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a65      	ldr	r2, [pc, #404]	; (8002d4c <HAL_DMA_IRQHandler+0x1f4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d022      	beq.n	8002c02 <HAL_DMA_IRQHandler+0xaa>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a63      	ldr	r2, [pc, #396]	; (8002d50 <HAL_DMA_IRQHandler+0x1f8>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d01a      	beq.n	8002bfc <HAL_DMA_IRQHandler+0xa4>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a62      	ldr	r2, [pc, #392]	; (8002d54 <HAL_DMA_IRQHandler+0x1fc>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d012      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x9e>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a60      	ldr	r2, [pc, #384]	; (8002d58 <HAL_DMA_IRQHandler+0x200>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d00a      	beq.n	8002bf0 <HAL_DMA_IRQHandler+0x98>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a5f      	ldr	r2, [pc, #380]	; (8002d5c <HAL_DMA_IRQHandler+0x204>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d102      	bne.n	8002bea <HAL_DMA_IRQHandler+0x92>
 8002be4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002be8:	e00e      	b.n	8002c08 <HAL_DMA_IRQHandler+0xb0>
 8002bea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002bee:	e00b      	b.n	8002c08 <HAL_DMA_IRQHandler+0xb0>
 8002bf0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002bf4:	e008      	b.n	8002c08 <HAL_DMA_IRQHandler+0xb0>
 8002bf6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bfa:	e005      	b.n	8002c08 <HAL_DMA_IRQHandler+0xb0>
 8002bfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c00:	e002      	b.n	8002c08 <HAL_DMA_IRQHandler+0xb0>
 8002c02:	2340      	movs	r3, #64	; 0x40
 8002c04:	e000      	b.n	8002c08 <HAL_DMA_IRQHandler+0xb0>
 8002c06:	2304      	movs	r3, #4
 8002c08:	4a55      	ldr	r2, [pc, #340]	; (8002d60 <HAL_DMA_IRQHandler+0x208>)
 8002c0a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f000 8094 	beq.w	8002d3e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002c1e:	e08e      	b.n	8002d3e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	2202      	movs	r2, #2
 8002c26:	409a      	lsls	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d056      	beq.n	8002cde <HAL_DMA_IRQHandler+0x186>
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d051      	beq.n	8002cde <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0320 	and.w	r3, r3, #32
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10b      	bne.n	8002c60 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 020a 	bic.w	r2, r2, #10
 8002c56:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a38      	ldr	r2, [pc, #224]	; (8002d48 <HAL_DMA_IRQHandler+0x1f0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d029      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x166>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a37      	ldr	r2, [pc, #220]	; (8002d4c <HAL_DMA_IRQHandler+0x1f4>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d022      	beq.n	8002cba <HAL_DMA_IRQHandler+0x162>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a35      	ldr	r2, [pc, #212]	; (8002d50 <HAL_DMA_IRQHandler+0x1f8>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d01a      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x15c>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a34      	ldr	r2, [pc, #208]	; (8002d54 <HAL_DMA_IRQHandler+0x1fc>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d012      	beq.n	8002cae <HAL_DMA_IRQHandler+0x156>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a32      	ldr	r2, [pc, #200]	; (8002d58 <HAL_DMA_IRQHandler+0x200>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d00a      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x150>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a31      	ldr	r2, [pc, #196]	; (8002d5c <HAL_DMA_IRQHandler+0x204>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d102      	bne.n	8002ca2 <HAL_DMA_IRQHandler+0x14a>
 8002c9c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002ca0:	e00e      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x168>
 8002ca2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ca6:	e00b      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x168>
 8002ca8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002cac:	e008      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x168>
 8002cae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cb2:	e005      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x168>
 8002cb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cb8:	e002      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x168>
 8002cba:	2320      	movs	r3, #32
 8002cbc:	e000      	b.n	8002cc0 <HAL_DMA_IRQHandler+0x168>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	4a27      	ldr	r2, [pc, #156]	; (8002d60 <HAL_DMA_IRQHandler+0x208>)
 8002cc2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d034      	beq.n	8002d3e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002cdc:	e02f      	b.n	8002d3e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	2208      	movs	r2, #8
 8002ce4:	409a      	lsls	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d028      	beq.n	8002d40 <HAL_DMA_IRQHandler+0x1e8>
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	f003 0308 	and.w	r3, r3, #8
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d023      	beq.n	8002d40 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 020e 	bic.w	r2, r2, #14
 8002d06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d10:	2101      	movs	r1, #1
 8002d12:	fa01 f202 	lsl.w	r2, r1, r2
 8002d16:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d004      	beq.n	8002d40 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	4798      	blx	r3
    }
  }
  return;
 8002d3e:	bf00      	nop
 8002d40:	bf00      	nop
}
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40020008 	.word	0x40020008
 8002d4c:	4002001c 	.word	0x4002001c
 8002d50:	40020030 	.word	0x40020030
 8002d54:	40020044 	.word	0x40020044
 8002d58:	40020058 	.word	0x40020058
 8002d5c:	4002006c 	.word	0x4002006c
 8002d60:	40020000 	.word	0x40020000

08002d64 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
 8002d70:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b10      	cmp	r3, #16
 8002d90:	d108      	bne.n	8002da4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68ba      	ldr	r2, [r7, #8]
 8002da0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002da2:	e007      	b.n	8002db4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68ba      	ldr	r2, [r7, #8]
 8002daa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	60da      	str	r2, [r3, #12]
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
	...

08002dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b08b      	sub	sp, #44	; 0x2c
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dd2:	e169      	b.n	80030a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69fa      	ldr	r2, [r7, #28]
 8002de4:	4013      	ands	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	f040 8158 	bne.w	80030a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	4a9a      	ldr	r2, [pc, #616]	; (8003060 <HAL_GPIO_Init+0x2a0>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d05e      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002dfc:	4a98      	ldr	r2, [pc, #608]	; (8003060 <HAL_GPIO_Init+0x2a0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d875      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e02:	4a98      	ldr	r2, [pc, #608]	; (8003064 <HAL_GPIO_Init+0x2a4>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d058      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e08:	4a96      	ldr	r2, [pc, #600]	; (8003064 <HAL_GPIO_Init+0x2a4>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d86f      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e0e:	4a96      	ldr	r2, [pc, #600]	; (8003068 <HAL_GPIO_Init+0x2a8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d052      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e14:	4a94      	ldr	r2, [pc, #592]	; (8003068 <HAL_GPIO_Init+0x2a8>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d869      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e1a:	4a94      	ldr	r2, [pc, #592]	; (800306c <HAL_GPIO_Init+0x2ac>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d04c      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e20:	4a92      	ldr	r2, [pc, #584]	; (800306c <HAL_GPIO_Init+0x2ac>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d863      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e26:	4a92      	ldr	r2, [pc, #584]	; (8003070 <HAL_GPIO_Init+0x2b0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d046      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e2c:	4a90      	ldr	r2, [pc, #576]	; (8003070 <HAL_GPIO_Init+0x2b0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d85d      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e32:	2b12      	cmp	r3, #18
 8002e34:	d82a      	bhi.n	8002e8c <HAL_GPIO_Init+0xcc>
 8002e36:	2b12      	cmp	r3, #18
 8002e38:	d859      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e3a:	a201      	add	r2, pc, #4	; (adr r2, 8002e40 <HAL_GPIO_Init+0x80>)
 8002e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e40:	08002ebb 	.word	0x08002ebb
 8002e44:	08002e95 	.word	0x08002e95
 8002e48:	08002ea7 	.word	0x08002ea7
 8002e4c:	08002ee9 	.word	0x08002ee9
 8002e50:	08002eef 	.word	0x08002eef
 8002e54:	08002eef 	.word	0x08002eef
 8002e58:	08002eef 	.word	0x08002eef
 8002e5c:	08002eef 	.word	0x08002eef
 8002e60:	08002eef 	.word	0x08002eef
 8002e64:	08002eef 	.word	0x08002eef
 8002e68:	08002eef 	.word	0x08002eef
 8002e6c:	08002eef 	.word	0x08002eef
 8002e70:	08002eef 	.word	0x08002eef
 8002e74:	08002eef 	.word	0x08002eef
 8002e78:	08002eef 	.word	0x08002eef
 8002e7c:	08002eef 	.word	0x08002eef
 8002e80:	08002eef 	.word	0x08002eef
 8002e84:	08002e9d 	.word	0x08002e9d
 8002e88:	08002eb1 	.word	0x08002eb1
 8002e8c:	4a79      	ldr	r2, [pc, #484]	; (8003074 <HAL_GPIO_Init+0x2b4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d013      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e92:	e02c      	b.n	8002eee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	623b      	str	r3, [r7, #32]
          break;
 8002e9a:	e029      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	623b      	str	r3, [r7, #32]
          break;
 8002ea4:	e024      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	3308      	adds	r3, #8
 8002eac:	623b      	str	r3, [r7, #32]
          break;
 8002eae:	e01f      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	330c      	adds	r3, #12
 8002eb6:	623b      	str	r3, [r7, #32]
          break;
 8002eb8:	e01a      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d102      	bne.n	8002ec8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ec2:	2304      	movs	r3, #4
 8002ec4:	623b      	str	r3, [r7, #32]
          break;
 8002ec6:	e013      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d105      	bne.n	8002edc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ed0:	2308      	movs	r3, #8
 8002ed2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69fa      	ldr	r2, [r7, #28]
 8002ed8:	611a      	str	r2, [r3, #16]
          break;
 8002eda:	e009      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002edc:	2308      	movs	r3, #8
 8002ede:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	615a      	str	r2, [r3, #20]
          break;
 8002ee6:	e003      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	623b      	str	r3, [r7, #32]
          break;
 8002eec:	e000      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          break;
 8002eee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	2bff      	cmp	r3, #255	; 0xff
 8002ef4:	d801      	bhi.n	8002efa <HAL_GPIO_Init+0x13a>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	e001      	b.n	8002efe <HAL_GPIO_Init+0x13e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	2bff      	cmp	r3, #255	; 0xff
 8002f04:	d802      	bhi.n	8002f0c <HAL_GPIO_Init+0x14c>
 8002f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	e002      	b.n	8002f12 <HAL_GPIO_Init+0x152>
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0e:	3b08      	subs	r3, #8
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	210f      	movs	r1, #15
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	401a      	ands	r2, r3
 8002f24:	6a39      	ldr	r1, [r7, #32]
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 80b1 	beq.w	80030a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f40:	4b4d      	ldr	r3, [pc, #308]	; (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	4a4c      	ldr	r2, [pc, #304]	; (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f46:	f043 0301 	orr.w	r3, r3, #1
 8002f4a:	6193      	str	r3, [r2, #24]
 8002f4c:	4b4a      	ldr	r3, [pc, #296]	; (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f58:	4a48      	ldr	r2, [pc, #288]	; (800307c <HAL_GPIO_Init+0x2bc>)
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5c:	089b      	lsrs	r3, r3, #2
 8002f5e:	3302      	adds	r3, #2
 8002f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	220f      	movs	r2, #15
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a40      	ldr	r2, [pc, #256]	; (8003080 <HAL_GPIO_Init+0x2c0>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d013      	beq.n	8002fac <HAL_GPIO_Init+0x1ec>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a3f      	ldr	r2, [pc, #252]	; (8003084 <HAL_GPIO_Init+0x2c4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d00d      	beq.n	8002fa8 <HAL_GPIO_Init+0x1e8>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	4a3e      	ldr	r2, [pc, #248]	; (8003088 <HAL_GPIO_Init+0x2c8>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d007      	beq.n	8002fa4 <HAL_GPIO_Init+0x1e4>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a3d      	ldr	r2, [pc, #244]	; (800308c <HAL_GPIO_Init+0x2cc>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d101      	bne.n	8002fa0 <HAL_GPIO_Init+0x1e0>
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e006      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	e004      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e002      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e000      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fac:	2300      	movs	r3, #0
 8002fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fb0:	f002 0203 	and.w	r2, r2, #3
 8002fb4:	0092      	lsls	r2, r2, #2
 8002fb6:	4093      	lsls	r3, r2
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002fbe:	492f      	ldr	r1, [pc, #188]	; (800307c <HAL_GPIO_Init+0x2bc>)
 8002fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc2:	089b      	lsrs	r3, r3, #2
 8002fc4:	3302      	adds	r3, #2
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d006      	beq.n	8002fe6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002fd8:	4b2d      	ldr	r3, [pc, #180]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	492c      	ldr	r1, [pc, #176]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	600b      	str	r3, [r1, #0]
 8002fe4:	e006      	b.n	8002ff4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002fe6:	4b2a      	ldr	r3, [pc, #168]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	43db      	mvns	r3, r3
 8002fee:	4928      	ldr	r1, [pc, #160]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d006      	beq.n	800300e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003000:	4b23      	ldr	r3, [pc, #140]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	4922      	ldr	r1, [pc, #136]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	4313      	orrs	r3, r2
 800300a:	604b      	str	r3, [r1, #4]
 800300c:	e006      	b.n	800301c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800300e:	4b20      	ldr	r3, [pc, #128]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	43db      	mvns	r3, r3
 8003016:	491e      	ldr	r1, [pc, #120]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8003018:	4013      	ands	r3, r2
 800301a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003028:	4b19      	ldr	r3, [pc, #100]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	4918      	ldr	r1, [pc, #96]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	4313      	orrs	r3, r2
 8003032:	608b      	str	r3, [r1, #8]
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003036:	4b16      	ldr	r3, [pc, #88]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8003038:	689a      	ldr	r2, [r3, #8]
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	43db      	mvns	r3, r3
 800303e:	4914      	ldr	r1, [pc, #80]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8003040:	4013      	ands	r3, r2
 8003042:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d021      	beq.n	8003094 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003050:	4b0f      	ldr	r3, [pc, #60]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	490e      	ldr	r1, [pc, #56]	; (8003090 <HAL_GPIO_Init+0x2d0>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	60cb      	str	r3, [r1, #12]
 800305c:	e021      	b.n	80030a2 <HAL_GPIO_Init+0x2e2>
 800305e:	bf00      	nop
 8003060:	10320000 	.word	0x10320000
 8003064:	10310000 	.word	0x10310000
 8003068:	10220000 	.word	0x10220000
 800306c:	10210000 	.word	0x10210000
 8003070:	10120000 	.word	0x10120000
 8003074:	10110000 	.word	0x10110000
 8003078:	40021000 	.word	0x40021000
 800307c:	40010000 	.word	0x40010000
 8003080:	40010800 	.word	0x40010800
 8003084:	40010c00 	.word	0x40010c00
 8003088:	40011000 	.word	0x40011000
 800308c:	40011400 	.word	0x40011400
 8003090:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003094:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <HAL_GPIO_Init+0x304>)
 8003096:	68da      	ldr	r2, [r3, #12]
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	43db      	mvns	r3, r3
 800309c:	4909      	ldr	r1, [pc, #36]	; (80030c4 <HAL_GPIO_Init+0x304>)
 800309e:	4013      	ands	r3, r2
 80030a0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80030a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a4:	3301      	adds	r3, #1
 80030a6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f47f ae8e 	bne.w	8002dd4 <HAL_GPIO_Init+0x14>
  }
}
 80030b8:	bf00      	nop
 80030ba:	bf00      	nop
 80030bc:	372c      	adds	r7, #44	; 0x2c
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr
 80030c4:	40010400 	.word	0x40010400

080030c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	460b      	mov	r3, r1
 80030d2:	807b      	strh	r3, [r7, #2]
 80030d4:	4613      	mov	r3, r2
 80030d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030d8:	787b      	ldrb	r3, [r7, #1]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030de:	887a      	ldrh	r2, [r7, #2]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80030e4:	e003      	b.n	80030ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80030e6:	887b      	ldrh	r3, [r7, #2]
 80030e8:	041a      	lsls	r2, r3, #16
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	611a      	str	r2, [r3, #16]
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr

080030f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003102:	4b08      	ldr	r3, [pc, #32]	; (8003124 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003104:	695a      	ldr	r2, [r3, #20]
 8003106:	88fb      	ldrh	r3, [r7, #6]
 8003108:	4013      	ands	r3, r2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d006      	beq.n	800311c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800310e:	4a05      	ldr	r2, [pc, #20]	; (8003124 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003114:	88fb      	ldrh	r3, [r7, #6]
 8003116:	4618      	mov	r0, r3
 8003118:	f000 f806 	bl	8003128 <HAL_GPIO_EXTI_Callback>
  }
}
 800311c:	bf00      	nop
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40010400 	.word	0x40010400

08003128 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e26c      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	f000 8087 	beq.w	800326a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800315c:	4b92      	ldr	r3, [pc, #584]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f003 030c 	and.w	r3, r3, #12
 8003164:	2b04      	cmp	r3, #4
 8003166:	d00c      	beq.n	8003182 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003168:	4b8f      	ldr	r3, [pc, #572]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f003 030c 	and.w	r3, r3, #12
 8003170:	2b08      	cmp	r3, #8
 8003172:	d112      	bne.n	800319a <HAL_RCC_OscConfig+0x5e>
 8003174:	4b8c      	ldr	r3, [pc, #560]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800317c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003180:	d10b      	bne.n	800319a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003182:	4b89      	ldr	r3, [pc, #548]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d06c      	beq.n	8003268 <HAL_RCC_OscConfig+0x12c>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d168      	bne.n	8003268 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e246      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a2:	d106      	bne.n	80031b2 <HAL_RCC_OscConfig+0x76>
 80031a4:	4b80      	ldr	r3, [pc, #512]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a7f      	ldr	r2, [pc, #508]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ae:	6013      	str	r3, [r2, #0]
 80031b0:	e02e      	b.n	8003210 <HAL_RCC_OscConfig+0xd4>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x98>
 80031ba:	4b7b      	ldr	r3, [pc, #492]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a7a      	ldr	r2, [pc, #488]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031c4:	6013      	str	r3, [r2, #0]
 80031c6:	4b78      	ldr	r3, [pc, #480]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a77      	ldr	r2, [pc, #476]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e01d      	b.n	8003210 <HAL_RCC_OscConfig+0xd4>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0xbc>
 80031de:	4b72      	ldr	r3, [pc, #456]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a71      	ldr	r2, [pc, #452]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	4b6f      	ldr	r3, [pc, #444]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a6e      	ldr	r2, [pc, #440]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e00b      	b.n	8003210 <HAL_RCC_OscConfig+0xd4>
 80031f8:	4b6b      	ldr	r3, [pc, #428]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a6a      	ldr	r2, [pc, #424]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	4b68      	ldr	r3, [pc, #416]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a67      	ldr	r2, [pc, #412]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 800320a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800320e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d013      	beq.n	8003240 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003218:	f7fe fe62 	bl	8001ee0 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003220:	f7fe fe5e 	bl	8001ee0 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	; 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e1fa      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003232:	4b5d      	ldr	r3, [pc, #372]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0xe4>
 800323e:	e014      	b.n	800326a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7fe fe4e 	bl	8001ee0 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003248:	f7fe fe4a 	bl	8001ee0 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	; 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e1e6      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325a:	4b53      	ldr	r3, [pc, #332]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x10c>
 8003266:	e000      	b.n	800326a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d063      	beq.n	800333e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003276:	4b4c      	ldr	r3, [pc, #304]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003282:	4b49      	ldr	r3, [pc, #292]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f003 030c 	and.w	r3, r3, #12
 800328a:	2b08      	cmp	r3, #8
 800328c:	d11c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x18c>
 800328e:	4b46      	ldr	r3, [pc, #280]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d116      	bne.n	80032c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329a:	4b43      	ldr	r3, [pc, #268]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_RCC_OscConfig+0x176>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	691b      	ldr	r3, [r3, #16]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d001      	beq.n	80032b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e1ba      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b2:	4b3d      	ldr	r3, [pc, #244]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	4939      	ldr	r1, [pc, #228]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032c6:	e03a      	b.n	800333e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d020      	beq.n	8003312 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d0:	4b36      	ldr	r3, [pc, #216]	; (80033ac <HAL_RCC_OscConfig+0x270>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d6:	f7fe fe03 	bl	8001ee0 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032de:	f7fe fdff 	bl	8001ee0 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e19b      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f0:	4b2d      	ldr	r3, [pc, #180]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fc:	4b2a      	ldr	r3, [pc, #168]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	695b      	ldr	r3, [r3, #20]
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	4927      	ldr	r1, [pc, #156]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 800330c:	4313      	orrs	r3, r2
 800330e:	600b      	str	r3, [r1, #0]
 8003310:	e015      	b.n	800333e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003312:	4b26      	ldr	r3, [pc, #152]	; (80033ac <HAL_RCC_OscConfig+0x270>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003318:	f7fe fde2 	bl	8001ee0 <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003320:	f7fe fdde 	bl	8001ee0 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e17a      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003332:	4b1d      	ldr	r3, [pc, #116]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d03a      	beq.n	80033c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d019      	beq.n	8003386 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003352:	4b17      	ldr	r3, [pc, #92]	; (80033b0 <HAL_RCC_OscConfig+0x274>)
 8003354:	2201      	movs	r2, #1
 8003356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003358:	f7fe fdc2 	bl	8001ee0 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003360:	f7fe fdbe 	bl	8001ee0 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e15a      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003372:	4b0d      	ldr	r3, [pc, #52]	; (80033a8 <HAL_RCC_OscConfig+0x26c>)
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800337e:	2001      	movs	r0, #1
 8003380:	f000 fad8 	bl	8003934 <RCC_Delay>
 8003384:	e01c      	b.n	80033c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003386:	4b0a      	ldr	r3, [pc, #40]	; (80033b0 <HAL_RCC_OscConfig+0x274>)
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800338c:	f7fe fda8 	bl	8001ee0 <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003392:	e00f      	b.n	80033b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003394:	f7fe fda4 	bl	8001ee0 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d908      	bls.n	80033b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e140      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
 80033a6:	bf00      	nop
 80033a8:	40021000 	.word	0x40021000
 80033ac:	42420000 	.word	0x42420000
 80033b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033b4:	4b9e      	ldr	r3, [pc, #632]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1e9      	bne.n	8003394 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 80a6 	beq.w	800351a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ce:	2300      	movs	r3, #0
 80033d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d2:	4b97      	ldr	r3, [pc, #604]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10d      	bne.n	80033fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033de:	4b94      	ldr	r3, [pc, #592]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80033e0:	69db      	ldr	r3, [r3, #28]
 80033e2:	4a93      	ldr	r2, [pc, #588]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80033e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033e8:	61d3      	str	r3, [r2, #28]
 80033ea:	4b91      	ldr	r3, [pc, #580]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f2:	60bb      	str	r3, [r7, #8]
 80033f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033f6:	2301      	movs	r3, #1
 80033f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fa:	4b8e      	ldr	r3, [pc, #568]	; (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003402:	2b00      	cmp	r3, #0
 8003404:	d118      	bne.n	8003438 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003406:	4b8b      	ldr	r3, [pc, #556]	; (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a8a      	ldr	r2, [pc, #552]	; (8003634 <HAL_RCC_OscConfig+0x4f8>)
 800340c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003410:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003412:	f7fe fd65 	bl	8001ee0 <HAL_GetTick>
 8003416:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003418:	e008      	b.n	800342c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341a:	f7fe fd61 	bl	8001ee0 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b64      	cmp	r3, #100	; 0x64
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e0fd      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800342c:	4b81      	ldr	r3, [pc, #516]	; (8003634 <HAL_RCC_OscConfig+0x4f8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0f0      	beq.n	800341a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	2b01      	cmp	r3, #1
 800343e:	d106      	bne.n	800344e <HAL_RCC_OscConfig+0x312>
 8003440:	4b7b      	ldr	r3, [pc, #492]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	4a7a      	ldr	r2, [pc, #488]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003446:	f043 0301 	orr.w	r3, r3, #1
 800344a:	6213      	str	r3, [r2, #32]
 800344c:	e02d      	b.n	80034aa <HAL_RCC_OscConfig+0x36e>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10c      	bne.n	8003470 <HAL_RCC_OscConfig+0x334>
 8003456:	4b76      	ldr	r3, [pc, #472]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003458:	6a1b      	ldr	r3, [r3, #32]
 800345a:	4a75      	ldr	r2, [pc, #468]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 800345c:	f023 0301 	bic.w	r3, r3, #1
 8003460:	6213      	str	r3, [r2, #32]
 8003462:	4b73      	ldr	r3, [pc, #460]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	4a72      	ldr	r2, [pc, #456]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003468:	f023 0304 	bic.w	r3, r3, #4
 800346c:	6213      	str	r3, [r2, #32]
 800346e:	e01c      	b.n	80034aa <HAL_RCC_OscConfig+0x36e>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	2b05      	cmp	r3, #5
 8003476:	d10c      	bne.n	8003492 <HAL_RCC_OscConfig+0x356>
 8003478:	4b6d      	ldr	r3, [pc, #436]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 800347a:	6a1b      	ldr	r3, [r3, #32]
 800347c:	4a6c      	ldr	r2, [pc, #432]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 800347e:	f043 0304 	orr.w	r3, r3, #4
 8003482:	6213      	str	r3, [r2, #32]
 8003484:	4b6a      	ldr	r3, [pc, #424]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	4a69      	ldr	r2, [pc, #420]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 800348a:	f043 0301 	orr.w	r3, r3, #1
 800348e:	6213      	str	r3, [r2, #32]
 8003490:	e00b      	b.n	80034aa <HAL_RCC_OscConfig+0x36e>
 8003492:	4b67      	ldr	r3, [pc, #412]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	4a66      	ldr	r2, [pc, #408]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003498:	f023 0301 	bic.w	r3, r3, #1
 800349c:	6213      	str	r3, [r2, #32]
 800349e:	4b64      	ldr	r3, [pc, #400]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	4a63      	ldr	r2, [pc, #396]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80034a4:	f023 0304 	bic.w	r3, r3, #4
 80034a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d015      	beq.n	80034de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b2:	f7fe fd15 	bl	8001ee0 <HAL_GetTick>
 80034b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b8:	e00a      	b.n	80034d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ba:	f7fe fd11 	bl	8001ee0 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e0ab      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d0:	4b57      	ldr	r3, [pc, #348]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d0ee      	beq.n	80034ba <HAL_RCC_OscConfig+0x37e>
 80034dc:	e014      	b.n	8003508 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034de:	f7fe fcff 	bl	8001ee0 <HAL_GetTick>
 80034e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e4:	e00a      	b.n	80034fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e6:	f7fe fcfb 	bl	8001ee0 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d901      	bls.n	80034fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e095      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034fc:	4b4c      	ldr	r3, [pc, #304]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1ee      	bne.n	80034e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003508:	7dfb      	ldrb	r3, [r7, #23]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d105      	bne.n	800351a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800350e:	4b48      	ldr	r3, [pc, #288]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	4a47      	ldr	r2, [pc, #284]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003514:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003518:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	69db      	ldr	r3, [r3, #28]
 800351e:	2b00      	cmp	r3, #0
 8003520:	f000 8081 	beq.w	8003626 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003524:	4b42      	ldr	r3, [pc, #264]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f003 030c 	and.w	r3, r3, #12
 800352c:	2b08      	cmp	r3, #8
 800352e:	d061      	beq.n	80035f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	69db      	ldr	r3, [r3, #28]
 8003534:	2b02      	cmp	r3, #2
 8003536:	d146      	bne.n	80035c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003538:	4b3f      	ldr	r3, [pc, #252]	; (8003638 <HAL_RCC_OscConfig+0x4fc>)
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800353e:	f7fe fccf 	bl	8001ee0 <HAL_GetTick>
 8003542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003544:	e008      	b.n	8003558 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003546:	f7fe fccb 	bl	8001ee0 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d901      	bls.n	8003558 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e067      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003558:	4b35      	ldr	r3, [pc, #212]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1f0      	bne.n	8003546 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a1b      	ldr	r3, [r3, #32]
 8003568:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800356c:	d108      	bne.n	8003580 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800356e:	4b30      	ldr	r3, [pc, #192]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	492d      	ldr	r1, [pc, #180]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 800357c:	4313      	orrs	r3, r2
 800357e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003580:	4b2b      	ldr	r3, [pc, #172]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a19      	ldr	r1, [r3, #32]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	430b      	orrs	r3, r1
 8003592:	4927      	ldr	r1, [pc, #156]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003594:	4313      	orrs	r3, r2
 8003596:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003598:	4b27      	ldr	r3, [pc, #156]	; (8003638 <HAL_RCC_OscConfig+0x4fc>)
 800359a:	2201      	movs	r2, #1
 800359c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359e:	f7fe fc9f 	bl	8001ee0 <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a6:	f7fe fc9b 	bl	8001ee0 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e037      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035b8:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0f0      	beq.n	80035a6 <HAL_RCC_OscConfig+0x46a>
 80035c4:	e02f      	b.n	8003626 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035c6:	4b1c      	ldr	r3, [pc, #112]	; (8003638 <HAL_RCC_OscConfig+0x4fc>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035cc:	f7fe fc88 	bl	8001ee0 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d4:	f7fe fc84 	bl	8001ee0 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e020      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035e6:	4b12      	ldr	r3, [pc, #72]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f0      	bne.n	80035d4 <HAL_RCC_OscConfig+0x498>
 80035f2:	e018      	b.n	8003626 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d101      	bne.n	8003600 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e013      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003600:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <HAL_RCC_OscConfig+0x4f4>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	429a      	cmp	r2, r3
 8003612:	d106      	bne.n	8003622 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800361e:	429a      	cmp	r2, r3
 8003620:	d001      	beq.n	8003626 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e000      	b.n	8003628 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3718      	adds	r7, #24
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	40021000 	.word	0x40021000
 8003634:	40007000 	.word	0x40007000
 8003638:	42420060 	.word	0x42420060

0800363c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e0d0      	b.n	80037f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003650:	4b6a      	ldr	r3, [pc, #424]	; (80037fc <HAL_RCC_ClockConfig+0x1c0>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0307 	and.w	r3, r3, #7
 8003658:	683a      	ldr	r2, [r7, #0]
 800365a:	429a      	cmp	r2, r3
 800365c:	d910      	bls.n	8003680 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800365e:	4b67      	ldr	r3, [pc, #412]	; (80037fc <HAL_RCC_ClockConfig+0x1c0>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f023 0207 	bic.w	r2, r3, #7
 8003666:	4965      	ldr	r1, [pc, #404]	; (80037fc <HAL_RCC_ClockConfig+0x1c0>)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	4313      	orrs	r3, r2
 800366c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800366e:	4b63      	ldr	r3, [pc, #396]	; (80037fc <HAL_RCC_ClockConfig+0x1c0>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0307 	and.w	r3, r3, #7
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	429a      	cmp	r2, r3
 800367a:	d001      	beq.n	8003680 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e0b8      	b.n	80037f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d020      	beq.n	80036ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0304 	and.w	r3, r3, #4
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003698:	4b59      	ldr	r3, [pc, #356]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	4a58      	ldr	r2, [pc, #352]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 800369e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80036a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0308 	and.w	r3, r3, #8
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d005      	beq.n	80036bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036b0:	4b53      	ldr	r3, [pc, #332]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	4a52      	ldr	r2, [pc, #328]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80036b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80036ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036bc:	4b50      	ldr	r3, [pc, #320]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	494d      	ldr	r1, [pc, #308]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d040      	beq.n	800375c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d107      	bne.n	80036f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036e2:	4b47      	ldr	r3, [pc, #284]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d115      	bne.n	800371a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e07f      	b.n	80037f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d107      	bne.n	800370a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036fa:	4b41      	ldr	r3, [pc, #260]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d109      	bne.n	800371a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e073      	b.n	80037f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800370a:	4b3d      	ldr	r3, [pc, #244]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e06b      	b.n	80037f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800371a:	4b39      	ldr	r3, [pc, #228]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f023 0203 	bic.w	r2, r3, #3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	4936      	ldr	r1, [pc, #216]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 8003728:	4313      	orrs	r3, r2
 800372a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800372c:	f7fe fbd8 	bl	8001ee0 <HAL_GetTick>
 8003730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003732:	e00a      	b.n	800374a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003734:	f7fe fbd4 	bl	8001ee0 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003742:	4293      	cmp	r3, r2
 8003744:	d901      	bls.n	800374a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e053      	b.n	80037f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800374a:	4b2d      	ldr	r3, [pc, #180]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f003 020c 	and.w	r2, r3, #12
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	429a      	cmp	r2, r3
 800375a:	d1eb      	bne.n	8003734 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800375c:	4b27      	ldr	r3, [pc, #156]	; (80037fc <HAL_RCC_ClockConfig+0x1c0>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0307 	and.w	r3, r3, #7
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	429a      	cmp	r2, r3
 8003768:	d210      	bcs.n	800378c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800376a:	4b24      	ldr	r3, [pc, #144]	; (80037fc <HAL_RCC_ClockConfig+0x1c0>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f023 0207 	bic.w	r2, r3, #7
 8003772:	4922      	ldr	r1, [pc, #136]	; (80037fc <HAL_RCC_ClockConfig+0x1c0>)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	4313      	orrs	r3, r2
 8003778:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800377a:	4b20      	ldr	r3, [pc, #128]	; (80037fc <HAL_RCC_ClockConfig+0x1c0>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	429a      	cmp	r2, r3
 8003786:	d001      	beq.n	800378c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e032      	b.n	80037f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	d008      	beq.n	80037aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003798:	4b19      	ldr	r3, [pc, #100]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	4916      	ldr	r1, [pc, #88]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0308 	and.w	r3, r3, #8
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d009      	beq.n	80037ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037b6:	4b12      	ldr	r3, [pc, #72]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	490e      	ldr	r1, [pc, #56]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037ca:	f000 f821 	bl	8003810 <HAL_RCC_GetSysClockFreq>
 80037ce:	4602      	mov	r2, r0
 80037d0:	4b0b      	ldr	r3, [pc, #44]	; (8003800 <HAL_RCC_ClockConfig+0x1c4>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	091b      	lsrs	r3, r3, #4
 80037d6:	f003 030f 	and.w	r3, r3, #15
 80037da:	490a      	ldr	r1, [pc, #40]	; (8003804 <HAL_RCC_ClockConfig+0x1c8>)
 80037dc:	5ccb      	ldrb	r3, [r1, r3]
 80037de:	fa22 f303 	lsr.w	r3, r2, r3
 80037e2:	4a09      	ldr	r2, [pc, #36]	; (8003808 <HAL_RCC_ClockConfig+0x1cc>)
 80037e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037e6:	4b09      	ldr	r3, [pc, #36]	; (800380c <HAL_RCC_ClockConfig+0x1d0>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7fe fb36 	bl	8001e5c <HAL_InitTick>

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3710      	adds	r7, #16
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	40022000 	.word	0x40022000
 8003800:	40021000 	.word	0x40021000
 8003804:	08005178 	.word	0x08005178
 8003808:	20000268 	.word	0x20000268
 800380c:	2000026c 	.word	0x2000026c

08003810 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003810:	b490      	push	{r4, r7}
 8003812:	b08a      	sub	sp, #40	; 0x28
 8003814:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003816:	4b2a      	ldr	r3, [pc, #168]	; (80038c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003818:	1d3c      	adds	r4, r7, #4
 800381a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800381c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003820:	f240 2301 	movw	r3, #513	; 0x201
 8003824:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003826:	2300      	movs	r3, #0
 8003828:	61fb      	str	r3, [r7, #28]
 800382a:	2300      	movs	r3, #0
 800382c:	61bb      	str	r3, [r7, #24]
 800382e:	2300      	movs	r3, #0
 8003830:	627b      	str	r3, [r7, #36]	; 0x24
 8003832:	2300      	movs	r3, #0
 8003834:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800383a:	4b22      	ldr	r3, [pc, #136]	; (80038c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	f003 030c 	and.w	r3, r3, #12
 8003846:	2b04      	cmp	r3, #4
 8003848:	d002      	beq.n	8003850 <HAL_RCC_GetSysClockFreq+0x40>
 800384a:	2b08      	cmp	r3, #8
 800384c:	d003      	beq.n	8003856 <HAL_RCC_GetSysClockFreq+0x46>
 800384e:	e02d      	b.n	80038ac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003850:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003852:	623b      	str	r3, [r7, #32]
      break;
 8003854:	e02d      	b.n	80038b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	0c9b      	lsrs	r3, r3, #18
 800385a:	f003 030f 	and.w	r3, r3, #15
 800385e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003862:	4413      	add	r3, r2
 8003864:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003868:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d013      	beq.n	800389c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003874:	4b13      	ldr	r3, [pc, #76]	; (80038c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	0c5b      	lsrs	r3, r3, #17
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003882:	4413      	add	r3, r2
 8003884:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003888:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	4a0e      	ldr	r2, [pc, #56]	; (80038c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800388e:	fb02 f203 	mul.w	r2, r2, r3
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	fbb2 f3f3 	udiv	r3, r2, r3
 8003898:	627b      	str	r3, [r7, #36]	; 0x24
 800389a:	e004      	b.n	80038a6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	4a0b      	ldr	r2, [pc, #44]	; (80038cc <HAL_RCC_GetSysClockFreq+0xbc>)
 80038a0:	fb02 f303 	mul.w	r3, r2, r3
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	623b      	str	r3, [r7, #32]
      break;
 80038aa:	e002      	b.n	80038b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038ac:	4b06      	ldr	r3, [pc, #24]	; (80038c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038ae:	623b      	str	r3, [r7, #32]
      break;
 80038b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038b2:	6a3b      	ldr	r3, [r7, #32]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3728      	adds	r7, #40	; 0x28
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bc90      	pop	{r4, r7}
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	08005168 	.word	0x08005168
 80038c4:	40021000 	.word	0x40021000
 80038c8:	007a1200 	.word	0x007a1200
 80038cc:	003d0900 	.word	0x003d0900

080038d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038d4:	4b02      	ldr	r3, [pc, #8]	; (80038e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80038d6:	681b      	ldr	r3, [r3, #0]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr
 80038e0:	20000268 	.word	0x20000268

080038e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038e8:	f7ff fff2 	bl	80038d0 <HAL_RCC_GetHCLKFreq>
 80038ec:	4602      	mov	r2, r0
 80038ee:	4b05      	ldr	r3, [pc, #20]	; (8003904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	0a1b      	lsrs	r3, r3, #8
 80038f4:	f003 0307 	and.w	r3, r3, #7
 80038f8:	4903      	ldr	r1, [pc, #12]	; (8003908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038fa:	5ccb      	ldrb	r3, [r1, r3]
 80038fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003900:	4618      	mov	r0, r3
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40021000 	.word	0x40021000
 8003908:	08005188 	.word	0x08005188

0800390c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003910:	f7ff ffde 	bl	80038d0 <HAL_RCC_GetHCLKFreq>
 8003914:	4602      	mov	r2, r0
 8003916:	4b05      	ldr	r3, [pc, #20]	; (800392c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	0adb      	lsrs	r3, r3, #11
 800391c:	f003 0307 	and.w	r3, r3, #7
 8003920:	4903      	ldr	r1, [pc, #12]	; (8003930 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003922:	5ccb      	ldrb	r3, [r1, r3]
 8003924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003928:	4618      	mov	r0, r3
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40021000 	.word	0x40021000
 8003930:	08005188 	.word	0x08005188

08003934 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800393c:	4b0a      	ldr	r3, [pc, #40]	; (8003968 <RCC_Delay+0x34>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a0a      	ldr	r2, [pc, #40]	; (800396c <RCC_Delay+0x38>)
 8003942:	fba2 2303 	umull	r2, r3, r2, r3
 8003946:	0a5b      	lsrs	r3, r3, #9
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	fb02 f303 	mul.w	r3, r2, r3
 800394e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003950:	bf00      	nop
  }
  while (Delay --);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	1e5a      	subs	r2, r3, #1
 8003956:	60fa      	str	r2, [r7, #12]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1f9      	bne.n	8003950 <RCC_Delay+0x1c>
}
 800395c:	bf00      	nop
 800395e:	bf00      	nop
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr
 8003968:	20000268 	.word	0x20000268
 800396c:	10624dd3 	.word	0x10624dd3

08003970 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b086      	sub	sp, #24
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	613b      	str	r3, [r7, #16]
 800397c:	2300      	movs	r3, #0
 800397e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d07d      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800398c:	2300      	movs	r3, #0
 800398e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003990:	4b4f      	ldr	r3, [pc, #316]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003992:	69db      	ldr	r3, [r3, #28]
 8003994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10d      	bne.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800399c:	4b4c      	ldr	r3, [pc, #304]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	4a4b      	ldr	r2, [pc, #300]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039a6:	61d3      	str	r3, [r2, #28]
 80039a8:	4b49      	ldr	r3, [pc, #292]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039b4:	2301      	movs	r3, #1
 80039b6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b8:	4b46      	ldr	r3, [pc, #280]	; (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d118      	bne.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039c4:	4b43      	ldr	r3, [pc, #268]	; (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a42      	ldr	r2, [pc, #264]	; (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039d0:	f7fe fa86 	bl	8001ee0 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039d6:	e008      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d8:	f7fe fa82 	bl	8001ee0 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b64      	cmp	r3, #100	; 0x64
 80039e4:	d901      	bls.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e06d      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ea:	4b3a      	ldr	r3, [pc, #232]	; (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0f0      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039f6:	4b36      	ldr	r3, [pc, #216]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d02e      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d027      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a14:	4b2e      	ldr	r3, [pc, #184]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a1c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a1e:	4b2e      	ldr	r3, [pc, #184]	; (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a20:	2201      	movs	r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a24:	4b2c      	ldr	r3, [pc, #176]	; (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a2a:	4a29      	ldr	r2, [pc, #164]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d014      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a3a:	f7fe fa51 	bl	8001ee0 <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a40:	e00a      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a42:	f7fe fa4d 	bl	8001ee0 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d901      	bls.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e036      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a58:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a5a:	6a1b      	ldr	r3, [r3, #32]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0ee      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a64:	4b1a      	ldr	r3, [pc, #104]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	4917      	ldr	r1, [pc, #92]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a76:	7dfb      	ldrb	r3, [r7, #23]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d105      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a7c:	4b14      	ldr	r3, [pc, #80]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	4a13      	ldr	r2, [pc, #76]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d008      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a94:	4b0e      	ldr	r3, [pc, #56]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	490b      	ldr	r1, [pc, #44]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0310 	and.w	r3, r3, #16
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d008      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ab2:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	4904      	ldr	r1, [pc, #16]	; (8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3718      	adds	r7, #24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	40007000 	.word	0x40007000
 8003ad8:	42420440 	.word	0x42420440

08003adc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e03f      	b.n	8003b6e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d106      	bne.n	8003b08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7fe f8a8 	bl	8001c58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2224      	movs	r2, #36	; 0x24
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 fbe5 	bl	80042f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	691a      	ldr	r2, [r3, #16]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695a      	ldr	r2, [r3, #20]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2220      	movs	r2, #32
 8003b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2220      	movs	r2, #32
 8003b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b085      	sub	sp, #20
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	4613      	mov	r3, r2
 8003b82:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b20      	cmp	r3, #32
 8003b8e:	d130      	bne.n	8003bf2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <HAL_UART_Transmit_IT+0x26>
 8003b96:	88fb      	ldrh	r3, [r7, #6]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e029      	b.n	8003bf4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d101      	bne.n	8003bae <HAL_UART_Transmit_IT+0x38>
 8003baa:	2302      	movs	r3, #2
 8003bac:	e022      	b.n	8003bf4 <HAL_UART_Transmit_IT+0x7e>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	88fa      	ldrh	r2, [r7, #6]
 8003bc0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	88fa      	ldrh	r2, [r7, #6]
 8003bc6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2221      	movs	r2, #33	; 0x21
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68da      	ldr	r2, [r3, #12]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003bec:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e000      	b.n	8003bf4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003bf2:	2302      	movs	r3, #2
  }
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3714      	adds	r7, #20
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bc80      	pop	{r7}
 8003bfc:	4770      	bx	lr

08003bfe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b084      	sub	sp, #16
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	60f8      	str	r0, [r7, #12]
 8003c06:	60b9      	str	r1, [r7, #8]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2b20      	cmp	r3, #32
 8003c16:	d11d      	bne.n	8003c54 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d002      	beq.n	8003c24 <HAL_UART_Receive_IT+0x26>
 8003c1e:	88fb      	ldrh	r3, [r7, #6]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e016      	b.n	8003c56 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d101      	bne.n	8003c36 <HAL_UART_Receive_IT+0x38>
 8003c32:	2302      	movs	r3, #2
 8003c34:	e00f      	b.n	8003c56 <HAL_UART_Receive_IT+0x58>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003c44:	88fb      	ldrh	r3, [r7, #6]
 8003c46:	461a      	mov	r2, r3
 8003c48:	68b9      	ldr	r1, [r7, #8]
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 f9c6 	bl	8003fdc <UART_Start_Receive_IT>
 8003c50:	4603      	mov	r3, r0
 8003c52:	e000      	b.n	8003c56 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003c54:	2302      	movs	r3, #2
  }
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
	...

08003c60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08a      	sub	sp, #40	; 0x28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10d      	bne.n	8003cb2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c98:	f003 0320 	and.w	r3, r3, #32
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_UART_IRQHandler+0x52>
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	f003 0320 	and.w	r3, r3, #32
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 fa76 	bl	800419c <UART_Receive_IT>
      return;
 8003cb0:	e17b      	b.n	8003faa <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f000 80b1 	beq.w	8003e1c <HAL_UART_IRQHandler+0x1bc>
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	f003 0301 	and.w	r3, r3, #1
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d105      	bne.n	8003cd0 <HAL_UART_IRQHandler+0x70>
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 80a6 	beq.w	8003e1c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00a      	beq.n	8003cf0 <HAL_UART_IRQHandler+0x90>
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d005      	beq.n	8003cf0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce8:	f043 0201 	orr.w	r2, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf2:	f003 0304 	and.w	r3, r3, #4
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00a      	beq.n	8003d10 <HAL_UART_IRQHandler+0xb0>
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	f003 0301 	and.w	r3, r3, #1
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d08:	f043 0202 	orr.w	r2, r3, #2
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00a      	beq.n	8003d30 <HAL_UART_IRQHandler+0xd0>
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	f003 0301 	and.w	r3, r3, #1
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d005      	beq.n	8003d30 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d28:	f043 0204 	orr.w	r2, r3, #4
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d32:	f003 0308 	and.w	r3, r3, #8
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00f      	beq.n	8003d5a <HAL_UART_IRQHandler+0xfa>
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	f003 0320 	and.w	r3, r3, #32
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d104      	bne.n	8003d4e <HAL_UART_IRQHandler+0xee>
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d005      	beq.n	8003d5a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d52:	f043 0208 	orr.w	r2, r3, #8
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f000 811e 	beq.w	8003fa0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d66:	f003 0320 	and.w	r3, r3, #32
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d007      	beq.n	8003d7e <HAL_UART_IRQHandler+0x11e>
 8003d6e:	6a3b      	ldr	r3, [r7, #32]
 8003d70:	f003 0320 	and.w	r3, r3, #32
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d002      	beq.n	8003d7e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 fa0f 	bl	800419c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	bf14      	ite	ne
 8003d8c:	2301      	movne	r3, #1
 8003d8e:	2300      	moveq	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d102      	bne.n	8003da6 <HAL_UART_IRQHandler+0x146>
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d031      	beq.n	8003e0a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 f951 	bl	800404e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d023      	beq.n	8003e02 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	695a      	ldr	r2, [r3, #20]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dc8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d013      	beq.n	8003dfa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd6:	4a76      	ldr	r2, [pc, #472]	; (8003fb0 <HAL_UART_IRQHandler+0x350>)
 8003dd8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fe fe44 	bl	8002a6c <HAL_DMA_Abort_IT>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d016      	beq.n	8003e18 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003df4:	4610      	mov	r0, r2
 8003df6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003df8:	e00e      	b.n	8003e18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 f8da 	bl	8003fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e00:	e00a      	b.n	8003e18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f8d6 	bl	8003fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e08:	e006      	b.n	8003e18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f8d2 	bl	8003fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003e16:	e0c3      	b.n	8003fa0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e18:	bf00      	nop
    return;
 8003e1a:	e0c1      	b.n	8003fa0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	f040 80a1 	bne.w	8003f68 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	f003 0310 	and.w	r3, r3, #16
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 809b 	beq.w	8003f68 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	f003 0310 	and.w	r3, r3, #16
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 8095 	beq.w	8003f68 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e3e:	2300      	movs	r3, #0
 8003e40:	60fb      	str	r3, [r7, #12]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	60fb      	str	r3, [r7, #12]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d04e      	beq.n	8003f00 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003e6c:	8a3b      	ldrh	r3, [r7, #16]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 8098 	beq.w	8003fa4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e78:	8a3a      	ldrh	r2, [r7, #16]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	f080 8092 	bcs.w	8003fa4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	8a3a      	ldrh	r2, [r7, #16]
 8003e84:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	2b20      	cmp	r3, #32
 8003e8e:	d02b      	beq.n	8003ee8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68da      	ldr	r2, [r3, #12]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e9e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695a      	ldr	r2, [r3, #20]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0201 	bic.w	r2, r2, #1
 8003eae:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	695a      	ldr	r2, [r3, #20]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ebe:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68da      	ldr	r2, [r3, #12]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 0210 	bic.w	r2, r2, #16
 8003edc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fe fd87 	bl	80029f6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 f864 	bl	8003fc6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003efe:	e051      	b.n	8003fa4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d047      	beq.n	8003fa8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003f18:	8a7b      	ldrh	r3, [r7, #18]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d044      	beq.n	8003fa8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68da      	ldr	r2, [r3, #12]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f2c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695a      	ldr	r2, [r3, #20]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0201 	bic.w	r2, r2, #1
 8003f3c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68da      	ldr	r2, [r3, #12]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0210 	bic.w	r2, r2, #16
 8003f5a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f5c:	8a7b      	ldrh	r3, [r7, #18]
 8003f5e:	4619      	mov	r1, r3
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 f830 	bl	8003fc6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003f66:	e01f      	b.n	8003fa8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d008      	beq.n	8003f84 <HAL_UART_IRQHandler+0x324>
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f8a6 	bl	80040ce <UART_Transmit_IT>
    return;
 8003f82:	e012      	b.n	8003faa <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d00d      	beq.n	8003faa <HAL_UART_IRQHandler+0x34a>
 8003f8e:	6a3b      	ldr	r3, [r7, #32]
 8003f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 f8e7 	bl	800416c <UART_EndTransmit_IT>
    return;
 8003f9e:	e004      	b.n	8003faa <HAL_UART_IRQHandler+0x34a>
    return;
 8003fa0:	bf00      	nop
 8003fa2:	e002      	b.n	8003faa <HAL_UART_IRQHandler+0x34a>
      return;
 8003fa4:	bf00      	nop
 8003fa6:	e000      	b.n	8003faa <HAL_UART_IRQHandler+0x34a>
      return;
 8003fa8:	bf00      	nop
  }
}
 8003faa:	3728      	adds	r7, #40	; 0x28
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	080040a7 	.word	0x080040a7

08003fb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bc80      	pop	{r7}
 8003fc4:	4770      	bx	lr

08003fc6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b083      	sub	sp, #12
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
 8003fce:	460b      	mov	r3, r1
 8003fd0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bc80      	pop	{r7}
 8003fda:	4770      	bx	lr

08003fdc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	88fa      	ldrh	r2, [r7, #6]
 8003ff4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	88fa      	ldrh	r2, [r7, #6]
 8003ffa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2222      	movs	r2, #34	; 0x22
 8004006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004020:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695a      	ldr	r2, [r3, #20]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f042 0201 	orr.w	r2, r2, #1
 8004030:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68da      	ldr	r2, [r3, #12]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f042 0220 	orr.w	r2, r2, #32
 8004040:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	bc80      	pop	{r7}
 800404c:	4770      	bx	lr

0800404e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800404e:	b480      	push	{r7}
 8004050:	b083      	sub	sp, #12
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004064:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	695a      	ldr	r2, [r3, #20]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0201 	bic.w	r2, r2, #1
 8004074:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407a:	2b01      	cmp	r3, #1
 800407c:	d107      	bne.n	800408e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68da      	ldr	r2, [r3, #12]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 0210 	bic.w	r2, r2, #16
 800408c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2220      	movs	r2, #32
 8004092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bc80      	pop	{r7}
 80040a4:	4770      	bx	lr

080040a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b084      	sub	sp, #16
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f7ff ff77 	bl	8003fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040c6:	bf00      	nop
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b085      	sub	sp, #20
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b21      	cmp	r3, #33	; 0x21
 80040e0:	d13e      	bne.n	8004160 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040ea:	d114      	bne.n	8004116 <UART_Transmit_IT+0x48>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d110      	bne.n	8004116 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a1b      	ldr	r3, [r3, #32]
 80040f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	881b      	ldrh	r3, [r3, #0]
 80040fe:	461a      	mov	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004108:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	1c9a      	adds	r2, r3, #2
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	621a      	str	r2, [r3, #32]
 8004114:	e008      	b.n	8004128 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	1c59      	adds	r1, r3, #1
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	6211      	str	r1, [r2, #32]
 8004120:	781a      	ldrb	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800412c:	b29b      	uxth	r3, r3
 800412e:	3b01      	subs	r3, #1
 8004130:	b29b      	uxth	r3, r3
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	4619      	mov	r1, r3
 8004136:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10f      	bne.n	800415c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68da      	ldr	r2, [r3, #12]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800414a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800415a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800415c:	2300      	movs	r3, #0
 800415e:	e000      	b.n	8004162 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004160:	2302      	movs	r3, #2
  }
}
 8004162:	4618      	mov	r0, r3
 8004164:	3714      	adds	r7, #20
 8004166:	46bd      	mov	sp, r7
 8004168:	bc80      	pop	{r7}
 800416a:	4770      	bx	lr

0800416c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004182:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2220      	movs	r2, #32
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7fc fce9 	bl	8000b64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b22      	cmp	r3, #34	; 0x22
 80041ae:	f040 8099 	bne.w	80042e4 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041ba:	d117      	bne.n	80041ec <UART_Receive_IT+0x50>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d113      	bne.n	80041ec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80041c4:	2300      	movs	r3, #0
 80041c6:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041cc:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041da:	b29a      	uxth	r2, r3
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e4:	1c9a      	adds	r2, r3, #2
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	629a      	str	r2, [r3, #40]	; 0x28
 80041ea:	e026      	b.n	800423a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f0:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041fe:	d007      	beq.n	8004210 <UART_Receive_IT+0x74>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10a      	bne.n	800421e <UART_Receive_IT+0x82>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d106      	bne.n	800421e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	b2da      	uxtb	r2, r3
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	701a      	strb	r2, [r3, #0]
 800421c:	e008      	b.n	8004230 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	b2db      	uxtb	r3, r3
 8004226:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800422a:	b2da      	uxtb	r2, r3
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004234:	1c5a      	adds	r2, r3, #1
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	b29b      	uxth	r3, r3
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	4619      	mov	r1, r3
 8004248:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800424a:	2b00      	cmp	r3, #0
 800424c:	d148      	bne.n	80042e0 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68da      	ldr	r2, [r3, #12]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 0220 	bic.w	r2, r2, #32
 800425c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68da      	ldr	r2, [r3, #12]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800426c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695a      	ldr	r2, [r3, #20]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0201 	bic.w	r2, r2, #1
 800427c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2220      	movs	r2, #32
 8004282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428a:	2b01      	cmp	r3, #1
 800428c:	d123      	bne.n	80042d6 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68da      	ldr	r2, [r3, #12]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f022 0210 	bic.w	r2, r2, #16
 80042a2:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0310 	and.w	r3, r3, #16
 80042ae:	2b10      	cmp	r3, #16
 80042b0:	d10a      	bne.n	80042c8 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	60fb      	str	r3, [r7, #12]
 80042c6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042cc:	4619      	mov	r1, r3
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff fe79 	bl	8003fc6 <HAL_UARTEx_RxEventCallback>
 80042d4:	e002      	b.n	80042dc <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fc fc80 	bl	8000bdc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80042dc:	2300      	movs	r3, #0
 80042de:	e002      	b.n	80042e6 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80042e0:	2300      	movs	r3, #0
 80042e2:	e000      	b.n	80042e6 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80042e4:	2302      	movs	r3, #2
  }
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3718      	adds	r7, #24
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
	...

080042f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	430a      	orrs	r2, r1
 800430c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689a      	ldr	r2, [r3, #8]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	4313      	orrs	r3, r2
 800431e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800432a:	f023 030c 	bic.w	r3, r3, #12
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6812      	ldr	r2, [r2, #0]
 8004332:	68b9      	ldr	r1, [r7, #8]
 8004334:	430b      	orrs	r3, r1
 8004336:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699a      	ldr	r2, [r3, #24]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	430a      	orrs	r2, r1
 800434c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a2c      	ldr	r2, [pc, #176]	; (8004404 <UART_SetConfig+0x114>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d103      	bne.n	8004360 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004358:	f7ff fad8 	bl	800390c <HAL_RCC_GetPCLK2Freq>
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	e002      	b.n	8004366 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004360:	f7ff fac0 	bl	80038e4 <HAL_RCC_GetPCLK1Freq>
 8004364:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	4613      	mov	r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	4413      	add	r3, r2
 800436e:	009a      	lsls	r2, r3, #2
 8004370:	441a      	add	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	fbb2 f3f3 	udiv	r3, r2, r3
 800437c:	4a22      	ldr	r2, [pc, #136]	; (8004408 <UART_SetConfig+0x118>)
 800437e:	fba2 2303 	umull	r2, r3, r2, r3
 8004382:	095b      	lsrs	r3, r3, #5
 8004384:	0119      	lsls	r1, r3, #4
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	009a      	lsls	r2, r3, #2
 8004390:	441a      	add	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	fbb2 f2f3 	udiv	r2, r2, r3
 800439c:	4b1a      	ldr	r3, [pc, #104]	; (8004408 <UART_SetConfig+0x118>)
 800439e:	fba3 0302 	umull	r0, r3, r3, r2
 80043a2:	095b      	lsrs	r3, r3, #5
 80043a4:	2064      	movs	r0, #100	; 0x64
 80043a6:	fb00 f303 	mul.w	r3, r0, r3
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	011b      	lsls	r3, r3, #4
 80043ae:	3332      	adds	r3, #50	; 0x32
 80043b0:	4a15      	ldr	r2, [pc, #84]	; (8004408 <UART_SetConfig+0x118>)
 80043b2:	fba2 2303 	umull	r2, r3, r2, r3
 80043b6:	095b      	lsrs	r3, r3, #5
 80043b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043bc:	4419      	add	r1, r3
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	4613      	mov	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	009a      	lsls	r2, r3, #2
 80043c8:	441a      	add	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80043d4:	4b0c      	ldr	r3, [pc, #48]	; (8004408 <UART_SetConfig+0x118>)
 80043d6:	fba3 0302 	umull	r0, r3, r3, r2
 80043da:	095b      	lsrs	r3, r3, #5
 80043dc:	2064      	movs	r0, #100	; 0x64
 80043de:	fb00 f303 	mul.w	r3, r0, r3
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	011b      	lsls	r3, r3, #4
 80043e6:	3332      	adds	r3, #50	; 0x32
 80043e8:	4a07      	ldr	r2, [pc, #28]	; (8004408 <UART_SetConfig+0x118>)
 80043ea:	fba2 2303 	umull	r2, r3, r2, r3
 80043ee:	095b      	lsrs	r3, r3, #5
 80043f0:	f003 020f 	and.w	r2, r3, #15
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	440a      	add	r2, r1
 80043fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80043fc:	bf00      	nop
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40013800 	.word	0x40013800
 8004408:	51eb851f 	.word	0x51eb851f

0800440c <atoi>:
 800440c:	220a      	movs	r2, #10
 800440e:	2100      	movs	r1, #0
 8004410:	f000 b8f8 	b.w	8004604 <strtol>

08004414 <__errno>:
 8004414:	4b01      	ldr	r3, [pc, #4]	; (800441c <__errno+0x8>)
 8004416:	6818      	ldr	r0, [r3, #0]
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	20000274 	.word	0x20000274

08004420 <__libc_init_array>:
 8004420:	b570      	push	{r4, r5, r6, lr}
 8004422:	2600      	movs	r6, #0
 8004424:	4d0c      	ldr	r5, [pc, #48]	; (8004458 <__libc_init_array+0x38>)
 8004426:	4c0d      	ldr	r4, [pc, #52]	; (800445c <__libc_init_array+0x3c>)
 8004428:	1b64      	subs	r4, r4, r5
 800442a:	10a4      	asrs	r4, r4, #2
 800442c:	42a6      	cmp	r6, r4
 800442e:	d109      	bne.n	8004444 <__libc_init_array+0x24>
 8004430:	f000 fdf6 	bl	8005020 <_init>
 8004434:	2600      	movs	r6, #0
 8004436:	4d0a      	ldr	r5, [pc, #40]	; (8004460 <__libc_init_array+0x40>)
 8004438:	4c0a      	ldr	r4, [pc, #40]	; (8004464 <__libc_init_array+0x44>)
 800443a:	1b64      	subs	r4, r4, r5
 800443c:	10a4      	asrs	r4, r4, #2
 800443e:	42a6      	cmp	r6, r4
 8004440:	d105      	bne.n	800444e <__libc_init_array+0x2e>
 8004442:	bd70      	pop	{r4, r5, r6, pc}
 8004444:	f855 3b04 	ldr.w	r3, [r5], #4
 8004448:	4798      	blx	r3
 800444a:	3601      	adds	r6, #1
 800444c:	e7ee      	b.n	800442c <__libc_init_array+0xc>
 800444e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004452:	4798      	blx	r3
 8004454:	3601      	adds	r6, #1
 8004456:	e7f2      	b.n	800443e <__libc_init_array+0x1e>
 8004458:	080052c4 	.word	0x080052c4
 800445c:	080052c4 	.word	0x080052c4
 8004460:	080052c4 	.word	0x080052c4
 8004464:	080052c8 	.word	0x080052c8

08004468 <memcpy>:
 8004468:	440a      	add	r2, r1
 800446a:	4291      	cmp	r1, r2
 800446c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004470:	d100      	bne.n	8004474 <memcpy+0xc>
 8004472:	4770      	bx	lr
 8004474:	b510      	push	{r4, lr}
 8004476:	f811 4b01 	ldrb.w	r4, [r1], #1
 800447a:	4291      	cmp	r1, r2
 800447c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004480:	d1f9      	bne.n	8004476 <memcpy+0xe>
 8004482:	bd10      	pop	{r4, pc}

08004484 <memset>:
 8004484:	4603      	mov	r3, r0
 8004486:	4402      	add	r2, r0
 8004488:	4293      	cmp	r3, r2
 800448a:	d100      	bne.n	800448e <memset+0xa>
 800448c:	4770      	bx	lr
 800448e:	f803 1b01 	strb.w	r1, [r3], #1
 8004492:	e7f9      	b.n	8004488 <memset+0x4>

08004494 <siprintf>:
 8004494:	b40e      	push	{r1, r2, r3}
 8004496:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800449a:	b500      	push	{lr}
 800449c:	b09c      	sub	sp, #112	; 0x70
 800449e:	ab1d      	add	r3, sp, #116	; 0x74
 80044a0:	9002      	str	r0, [sp, #8]
 80044a2:	9006      	str	r0, [sp, #24]
 80044a4:	9107      	str	r1, [sp, #28]
 80044a6:	9104      	str	r1, [sp, #16]
 80044a8:	4808      	ldr	r0, [pc, #32]	; (80044cc <siprintf+0x38>)
 80044aa:	4909      	ldr	r1, [pc, #36]	; (80044d0 <siprintf+0x3c>)
 80044ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80044b0:	9105      	str	r1, [sp, #20]
 80044b2:	6800      	ldr	r0, [r0, #0]
 80044b4:	a902      	add	r1, sp, #8
 80044b6:	9301      	str	r3, [sp, #4]
 80044b8:	f000 f92a 	bl	8004710 <_svfiprintf_r>
 80044bc:	2200      	movs	r2, #0
 80044be:	9b02      	ldr	r3, [sp, #8]
 80044c0:	701a      	strb	r2, [r3, #0]
 80044c2:	b01c      	add	sp, #112	; 0x70
 80044c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80044c8:	b003      	add	sp, #12
 80044ca:	4770      	bx	lr
 80044cc:	20000274 	.word	0x20000274
 80044d0:	ffff0208 	.word	0xffff0208

080044d4 <strncmp>:
 80044d4:	b510      	push	{r4, lr}
 80044d6:	b16a      	cbz	r2, 80044f4 <strncmp+0x20>
 80044d8:	3901      	subs	r1, #1
 80044da:	1884      	adds	r4, r0, r2
 80044dc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80044e0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d103      	bne.n	80044f0 <strncmp+0x1c>
 80044e8:	42a0      	cmp	r0, r4
 80044ea:	d001      	beq.n	80044f0 <strncmp+0x1c>
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1f5      	bne.n	80044dc <strncmp+0x8>
 80044f0:	1a98      	subs	r0, r3, r2
 80044f2:	bd10      	pop	{r4, pc}
 80044f4:	4610      	mov	r0, r2
 80044f6:	e7fc      	b.n	80044f2 <strncmp+0x1e>

080044f8 <_strtol_l.isra.0>:
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044fe:	4686      	mov	lr, r0
 8004500:	d001      	beq.n	8004506 <_strtol_l.isra.0+0xe>
 8004502:	2b24      	cmp	r3, #36	; 0x24
 8004504:	d906      	bls.n	8004514 <_strtol_l.isra.0+0x1c>
 8004506:	f7ff ff85 	bl	8004414 <__errno>
 800450a:	2316      	movs	r3, #22
 800450c:	6003      	str	r3, [r0, #0]
 800450e:	2000      	movs	r0, #0
 8004510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004514:	468c      	mov	ip, r1
 8004516:	4e3a      	ldr	r6, [pc, #232]	; (8004600 <_strtol_l.isra.0+0x108>)
 8004518:	4660      	mov	r0, ip
 800451a:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800451e:	5da5      	ldrb	r5, [r4, r6]
 8004520:	f015 0508 	ands.w	r5, r5, #8
 8004524:	d1f8      	bne.n	8004518 <_strtol_l.isra.0+0x20>
 8004526:	2c2d      	cmp	r4, #45	; 0x2d
 8004528:	d133      	bne.n	8004592 <_strtol_l.isra.0+0x9a>
 800452a:	f04f 0801 	mov.w	r8, #1
 800452e:	f89c 4000 	ldrb.w	r4, [ip]
 8004532:	f100 0c02 	add.w	ip, r0, #2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d05d      	beq.n	80045f6 <_strtol_l.isra.0+0xfe>
 800453a:	2b10      	cmp	r3, #16
 800453c:	d10c      	bne.n	8004558 <_strtol_l.isra.0+0x60>
 800453e:	2c30      	cmp	r4, #48	; 0x30
 8004540:	d10a      	bne.n	8004558 <_strtol_l.isra.0+0x60>
 8004542:	f89c 0000 	ldrb.w	r0, [ip]
 8004546:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800454a:	2858      	cmp	r0, #88	; 0x58
 800454c:	d14e      	bne.n	80045ec <_strtol_l.isra.0+0xf4>
 800454e:	2310      	movs	r3, #16
 8004550:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8004554:	f10c 0c02 	add.w	ip, ip, #2
 8004558:	2500      	movs	r5, #0
 800455a:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800455e:	3f01      	subs	r7, #1
 8004560:	fbb7 f9f3 	udiv	r9, r7, r3
 8004564:	4628      	mov	r0, r5
 8004566:	fb03 7a19 	mls	sl, r3, r9, r7
 800456a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800456e:	2e09      	cmp	r6, #9
 8004570:	d818      	bhi.n	80045a4 <_strtol_l.isra.0+0xac>
 8004572:	4634      	mov	r4, r6
 8004574:	42a3      	cmp	r3, r4
 8004576:	dd24      	ble.n	80045c2 <_strtol_l.isra.0+0xca>
 8004578:	2d00      	cmp	r5, #0
 800457a:	db1f      	blt.n	80045bc <_strtol_l.isra.0+0xc4>
 800457c:	4581      	cmp	r9, r0
 800457e:	d31d      	bcc.n	80045bc <_strtol_l.isra.0+0xc4>
 8004580:	d101      	bne.n	8004586 <_strtol_l.isra.0+0x8e>
 8004582:	45a2      	cmp	sl, r4
 8004584:	db1a      	blt.n	80045bc <_strtol_l.isra.0+0xc4>
 8004586:	2501      	movs	r5, #1
 8004588:	fb00 4003 	mla	r0, r0, r3, r4
 800458c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004590:	e7eb      	b.n	800456a <_strtol_l.isra.0+0x72>
 8004592:	2c2b      	cmp	r4, #43	; 0x2b
 8004594:	bf08      	it	eq
 8004596:	f89c 4000 	ldrbeq.w	r4, [ip]
 800459a:	46a8      	mov	r8, r5
 800459c:	bf08      	it	eq
 800459e:	f100 0c02 	addeq.w	ip, r0, #2
 80045a2:	e7c8      	b.n	8004536 <_strtol_l.isra.0+0x3e>
 80045a4:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80045a8:	2e19      	cmp	r6, #25
 80045aa:	d801      	bhi.n	80045b0 <_strtol_l.isra.0+0xb8>
 80045ac:	3c37      	subs	r4, #55	; 0x37
 80045ae:	e7e1      	b.n	8004574 <_strtol_l.isra.0+0x7c>
 80045b0:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80045b4:	2e19      	cmp	r6, #25
 80045b6:	d804      	bhi.n	80045c2 <_strtol_l.isra.0+0xca>
 80045b8:	3c57      	subs	r4, #87	; 0x57
 80045ba:	e7db      	b.n	8004574 <_strtol_l.isra.0+0x7c>
 80045bc:	f04f 35ff 	mov.w	r5, #4294967295
 80045c0:	e7e4      	b.n	800458c <_strtol_l.isra.0+0x94>
 80045c2:	2d00      	cmp	r5, #0
 80045c4:	da08      	bge.n	80045d8 <_strtol_l.isra.0+0xe0>
 80045c6:	2322      	movs	r3, #34	; 0x22
 80045c8:	4638      	mov	r0, r7
 80045ca:	f8ce 3000 	str.w	r3, [lr]
 80045ce:	2a00      	cmp	r2, #0
 80045d0:	d09e      	beq.n	8004510 <_strtol_l.isra.0+0x18>
 80045d2:	f10c 31ff 	add.w	r1, ip, #4294967295
 80045d6:	e007      	b.n	80045e8 <_strtol_l.isra.0+0xf0>
 80045d8:	f1b8 0f00 	cmp.w	r8, #0
 80045dc:	d000      	beq.n	80045e0 <_strtol_l.isra.0+0xe8>
 80045de:	4240      	negs	r0, r0
 80045e0:	2a00      	cmp	r2, #0
 80045e2:	d095      	beq.n	8004510 <_strtol_l.isra.0+0x18>
 80045e4:	2d00      	cmp	r5, #0
 80045e6:	d1f4      	bne.n	80045d2 <_strtol_l.isra.0+0xda>
 80045e8:	6011      	str	r1, [r2, #0]
 80045ea:	e791      	b.n	8004510 <_strtol_l.isra.0+0x18>
 80045ec:	2430      	movs	r4, #48	; 0x30
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1b2      	bne.n	8004558 <_strtol_l.isra.0+0x60>
 80045f2:	2308      	movs	r3, #8
 80045f4:	e7b0      	b.n	8004558 <_strtol_l.isra.0+0x60>
 80045f6:	2c30      	cmp	r4, #48	; 0x30
 80045f8:	d0a3      	beq.n	8004542 <_strtol_l.isra.0+0x4a>
 80045fa:	230a      	movs	r3, #10
 80045fc:	e7ac      	b.n	8004558 <_strtol_l.isra.0+0x60>
 80045fe:	bf00      	nop
 8004600:	08005191 	.word	0x08005191

08004604 <strtol>:
 8004604:	4613      	mov	r3, r2
 8004606:	460a      	mov	r2, r1
 8004608:	4601      	mov	r1, r0
 800460a:	4802      	ldr	r0, [pc, #8]	; (8004614 <strtol+0x10>)
 800460c:	6800      	ldr	r0, [r0, #0]
 800460e:	f7ff bf73 	b.w	80044f8 <_strtol_l.isra.0>
 8004612:	bf00      	nop
 8004614:	20000274 	.word	0x20000274

08004618 <_vsiprintf_r>:
 8004618:	b500      	push	{lr}
 800461a:	b09b      	sub	sp, #108	; 0x6c
 800461c:	9100      	str	r1, [sp, #0]
 800461e:	9104      	str	r1, [sp, #16]
 8004620:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004624:	9105      	str	r1, [sp, #20]
 8004626:	9102      	str	r1, [sp, #8]
 8004628:	4905      	ldr	r1, [pc, #20]	; (8004640 <_vsiprintf_r+0x28>)
 800462a:	9103      	str	r1, [sp, #12]
 800462c:	4669      	mov	r1, sp
 800462e:	f000 f86f 	bl	8004710 <_svfiprintf_r>
 8004632:	2200      	movs	r2, #0
 8004634:	9b00      	ldr	r3, [sp, #0]
 8004636:	701a      	strb	r2, [r3, #0]
 8004638:	b01b      	add	sp, #108	; 0x6c
 800463a:	f85d fb04 	ldr.w	pc, [sp], #4
 800463e:	bf00      	nop
 8004640:	ffff0208 	.word	0xffff0208

08004644 <vsiprintf>:
 8004644:	4613      	mov	r3, r2
 8004646:	460a      	mov	r2, r1
 8004648:	4601      	mov	r1, r0
 800464a:	4802      	ldr	r0, [pc, #8]	; (8004654 <vsiprintf+0x10>)
 800464c:	6800      	ldr	r0, [r0, #0]
 800464e:	f7ff bfe3 	b.w	8004618 <_vsiprintf_r>
 8004652:	bf00      	nop
 8004654:	20000274 	.word	0x20000274

08004658 <__ssputs_r>:
 8004658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800465c:	688e      	ldr	r6, [r1, #8]
 800465e:	4682      	mov	sl, r0
 8004660:	429e      	cmp	r6, r3
 8004662:	460c      	mov	r4, r1
 8004664:	4690      	mov	r8, r2
 8004666:	461f      	mov	r7, r3
 8004668:	d838      	bhi.n	80046dc <__ssputs_r+0x84>
 800466a:	898a      	ldrh	r2, [r1, #12]
 800466c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004670:	d032      	beq.n	80046d8 <__ssputs_r+0x80>
 8004672:	6825      	ldr	r5, [r4, #0]
 8004674:	6909      	ldr	r1, [r1, #16]
 8004676:	3301      	adds	r3, #1
 8004678:	eba5 0901 	sub.w	r9, r5, r1
 800467c:	6965      	ldr	r5, [r4, #20]
 800467e:	444b      	add	r3, r9
 8004680:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004684:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004688:	106d      	asrs	r5, r5, #1
 800468a:	429d      	cmp	r5, r3
 800468c:	bf38      	it	cc
 800468e:	461d      	movcc	r5, r3
 8004690:	0553      	lsls	r3, r2, #21
 8004692:	d531      	bpl.n	80046f8 <__ssputs_r+0xa0>
 8004694:	4629      	mov	r1, r5
 8004696:	f000 fb45 	bl	8004d24 <_malloc_r>
 800469a:	4606      	mov	r6, r0
 800469c:	b950      	cbnz	r0, 80046b4 <__ssputs_r+0x5c>
 800469e:	230c      	movs	r3, #12
 80046a0:	f04f 30ff 	mov.w	r0, #4294967295
 80046a4:	f8ca 3000 	str.w	r3, [sl]
 80046a8:	89a3      	ldrh	r3, [r4, #12]
 80046aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046ae:	81a3      	strh	r3, [r4, #12]
 80046b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b4:	464a      	mov	r2, r9
 80046b6:	6921      	ldr	r1, [r4, #16]
 80046b8:	f7ff fed6 	bl	8004468 <memcpy>
 80046bc:	89a3      	ldrh	r3, [r4, #12]
 80046be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80046c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046c6:	81a3      	strh	r3, [r4, #12]
 80046c8:	6126      	str	r6, [r4, #16]
 80046ca:	444e      	add	r6, r9
 80046cc:	6026      	str	r6, [r4, #0]
 80046ce:	463e      	mov	r6, r7
 80046d0:	6165      	str	r5, [r4, #20]
 80046d2:	eba5 0509 	sub.w	r5, r5, r9
 80046d6:	60a5      	str	r5, [r4, #8]
 80046d8:	42be      	cmp	r6, r7
 80046da:	d900      	bls.n	80046de <__ssputs_r+0x86>
 80046dc:	463e      	mov	r6, r7
 80046de:	4632      	mov	r2, r6
 80046e0:	4641      	mov	r1, r8
 80046e2:	6820      	ldr	r0, [r4, #0]
 80046e4:	f000 fab8 	bl	8004c58 <memmove>
 80046e8:	68a3      	ldr	r3, [r4, #8]
 80046ea:	6822      	ldr	r2, [r4, #0]
 80046ec:	1b9b      	subs	r3, r3, r6
 80046ee:	4432      	add	r2, r6
 80046f0:	2000      	movs	r0, #0
 80046f2:	60a3      	str	r3, [r4, #8]
 80046f4:	6022      	str	r2, [r4, #0]
 80046f6:	e7db      	b.n	80046b0 <__ssputs_r+0x58>
 80046f8:	462a      	mov	r2, r5
 80046fa:	f000 fb6d 	bl	8004dd8 <_realloc_r>
 80046fe:	4606      	mov	r6, r0
 8004700:	2800      	cmp	r0, #0
 8004702:	d1e1      	bne.n	80046c8 <__ssputs_r+0x70>
 8004704:	4650      	mov	r0, sl
 8004706:	6921      	ldr	r1, [r4, #16]
 8004708:	f000 fac0 	bl	8004c8c <_free_r>
 800470c:	e7c7      	b.n	800469e <__ssputs_r+0x46>
	...

08004710 <_svfiprintf_r>:
 8004710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004714:	4698      	mov	r8, r3
 8004716:	898b      	ldrh	r3, [r1, #12]
 8004718:	4607      	mov	r7, r0
 800471a:	061b      	lsls	r3, r3, #24
 800471c:	460d      	mov	r5, r1
 800471e:	4614      	mov	r4, r2
 8004720:	b09d      	sub	sp, #116	; 0x74
 8004722:	d50e      	bpl.n	8004742 <_svfiprintf_r+0x32>
 8004724:	690b      	ldr	r3, [r1, #16]
 8004726:	b963      	cbnz	r3, 8004742 <_svfiprintf_r+0x32>
 8004728:	2140      	movs	r1, #64	; 0x40
 800472a:	f000 fafb 	bl	8004d24 <_malloc_r>
 800472e:	6028      	str	r0, [r5, #0]
 8004730:	6128      	str	r0, [r5, #16]
 8004732:	b920      	cbnz	r0, 800473e <_svfiprintf_r+0x2e>
 8004734:	230c      	movs	r3, #12
 8004736:	603b      	str	r3, [r7, #0]
 8004738:	f04f 30ff 	mov.w	r0, #4294967295
 800473c:	e0d1      	b.n	80048e2 <_svfiprintf_r+0x1d2>
 800473e:	2340      	movs	r3, #64	; 0x40
 8004740:	616b      	str	r3, [r5, #20]
 8004742:	2300      	movs	r3, #0
 8004744:	9309      	str	r3, [sp, #36]	; 0x24
 8004746:	2320      	movs	r3, #32
 8004748:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800474c:	2330      	movs	r3, #48	; 0x30
 800474e:	f04f 0901 	mov.w	r9, #1
 8004752:	f8cd 800c 	str.w	r8, [sp, #12]
 8004756:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80048fc <_svfiprintf_r+0x1ec>
 800475a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800475e:	4623      	mov	r3, r4
 8004760:	469a      	mov	sl, r3
 8004762:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004766:	b10a      	cbz	r2, 800476c <_svfiprintf_r+0x5c>
 8004768:	2a25      	cmp	r2, #37	; 0x25
 800476a:	d1f9      	bne.n	8004760 <_svfiprintf_r+0x50>
 800476c:	ebba 0b04 	subs.w	fp, sl, r4
 8004770:	d00b      	beq.n	800478a <_svfiprintf_r+0x7a>
 8004772:	465b      	mov	r3, fp
 8004774:	4622      	mov	r2, r4
 8004776:	4629      	mov	r1, r5
 8004778:	4638      	mov	r0, r7
 800477a:	f7ff ff6d 	bl	8004658 <__ssputs_r>
 800477e:	3001      	adds	r0, #1
 8004780:	f000 80aa 	beq.w	80048d8 <_svfiprintf_r+0x1c8>
 8004784:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004786:	445a      	add	r2, fp
 8004788:	9209      	str	r2, [sp, #36]	; 0x24
 800478a:	f89a 3000 	ldrb.w	r3, [sl]
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 80a2 	beq.w	80048d8 <_svfiprintf_r+0x1c8>
 8004794:	2300      	movs	r3, #0
 8004796:	f04f 32ff 	mov.w	r2, #4294967295
 800479a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800479e:	f10a 0a01 	add.w	sl, sl, #1
 80047a2:	9304      	str	r3, [sp, #16]
 80047a4:	9307      	str	r3, [sp, #28]
 80047a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80047aa:	931a      	str	r3, [sp, #104]	; 0x68
 80047ac:	4654      	mov	r4, sl
 80047ae:	2205      	movs	r2, #5
 80047b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047b4:	4851      	ldr	r0, [pc, #324]	; (80048fc <_svfiprintf_r+0x1ec>)
 80047b6:	f000 fa41 	bl	8004c3c <memchr>
 80047ba:	9a04      	ldr	r2, [sp, #16]
 80047bc:	b9d8      	cbnz	r0, 80047f6 <_svfiprintf_r+0xe6>
 80047be:	06d0      	lsls	r0, r2, #27
 80047c0:	bf44      	itt	mi
 80047c2:	2320      	movmi	r3, #32
 80047c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047c8:	0711      	lsls	r1, r2, #28
 80047ca:	bf44      	itt	mi
 80047cc:	232b      	movmi	r3, #43	; 0x2b
 80047ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047d2:	f89a 3000 	ldrb.w	r3, [sl]
 80047d6:	2b2a      	cmp	r3, #42	; 0x2a
 80047d8:	d015      	beq.n	8004806 <_svfiprintf_r+0xf6>
 80047da:	4654      	mov	r4, sl
 80047dc:	2000      	movs	r0, #0
 80047de:	f04f 0c0a 	mov.w	ip, #10
 80047e2:	9a07      	ldr	r2, [sp, #28]
 80047e4:	4621      	mov	r1, r4
 80047e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047ea:	3b30      	subs	r3, #48	; 0x30
 80047ec:	2b09      	cmp	r3, #9
 80047ee:	d94e      	bls.n	800488e <_svfiprintf_r+0x17e>
 80047f0:	b1b0      	cbz	r0, 8004820 <_svfiprintf_r+0x110>
 80047f2:	9207      	str	r2, [sp, #28]
 80047f4:	e014      	b.n	8004820 <_svfiprintf_r+0x110>
 80047f6:	eba0 0308 	sub.w	r3, r0, r8
 80047fa:	fa09 f303 	lsl.w	r3, r9, r3
 80047fe:	4313      	orrs	r3, r2
 8004800:	46a2      	mov	sl, r4
 8004802:	9304      	str	r3, [sp, #16]
 8004804:	e7d2      	b.n	80047ac <_svfiprintf_r+0x9c>
 8004806:	9b03      	ldr	r3, [sp, #12]
 8004808:	1d19      	adds	r1, r3, #4
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	9103      	str	r1, [sp, #12]
 800480e:	2b00      	cmp	r3, #0
 8004810:	bfbb      	ittet	lt
 8004812:	425b      	neglt	r3, r3
 8004814:	f042 0202 	orrlt.w	r2, r2, #2
 8004818:	9307      	strge	r3, [sp, #28]
 800481a:	9307      	strlt	r3, [sp, #28]
 800481c:	bfb8      	it	lt
 800481e:	9204      	strlt	r2, [sp, #16]
 8004820:	7823      	ldrb	r3, [r4, #0]
 8004822:	2b2e      	cmp	r3, #46	; 0x2e
 8004824:	d10c      	bne.n	8004840 <_svfiprintf_r+0x130>
 8004826:	7863      	ldrb	r3, [r4, #1]
 8004828:	2b2a      	cmp	r3, #42	; 0x2a
 800482a:	d135      	bne.n	8004898 <_svfiprintf_r+0x188>
 800482c:	9b03      	ldr	r3, [sp, #12]
 800482e:	3402      	adds	r4, #2
 8004830:	1d1a      	adds	r2, r3, #4
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	9203      	str	r2, [sp, #12]
 8004836:	2b00      	cmp	r3, #0
 8004838:	bfb8      	it	lt
 800483a:	f04f 33ff 	movlt.w	r3, #4294967295
 800483e:	9305      	str	r3, [sp, #20]
 8004840:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800490c <_svfiprintf_r+0x1fc>
 8004844:	2203      	movs	r2, #3
 8004846:	4650      	mov	r0, sl
 8004848:	7821      	ldrb	r1, [r4, #0]
 800484a:	f000 f9f7 	bl	8004c3c <memchr>
 800484e:	b140      	cbz	r0, 8004862 <_svfiprintf_r+0x152>
 8004850:	2340      	movs	r3, #64	; 0x40
 8004852:	eba0 000a 	sub.w	r0, r0, sl
 8004856:	fa03 f000 	lsl.w	r0, r3, r0
 800485a:	9b04      	ldr	r3, [sp, #16]
 800485c:	3401      	adds	r4, #1
 800485e:	4303      	orrs	r3, r0
 8004860:	9304      	str	r3, [sp, #16]
 8004862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004866:	2206      	movs	r2, #6
 8004868:	4825      	ldr	r0, [pc, #148]	; (8004900 <_svfiprintf_r+0x1f0>)
 800486a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800486e:	f000 f9e5 	bl	8004c3c <memchr>
 8004872:	2800      	cmp	r0, #0
 8004874:	d038      	beq.n	80048e8 <_svfiprintf_r+0x1d8>
 8004876:	4b23      	ldr	r3, [pc, #140]	; (8004904 <_svfiprintf_r+0x1f4>)
 8004878:	bb1b      	cbnz	r3, 80048c2 <_svfiprintf_r+0x1b2>
 800487a:	9b03      	ldr	r3, [sp, #12]
 800487c:	3307      	adds	r3, #7
 800487e:	f023 0307 	bic.w	r3, r3, #7
 8004882:	3308      	adds	r3, #8
 8004884:	9303      	str	r3, [sp, #12]
 8004886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004888:	4433      	add	r3, r6
 800488a:	9309      	str	r3, [sp, #36]	; 0x24
 800488c:	e767      	b.n	800475e <_svfiprintf_r+0x4e>
 800488e:	460c      	mov	r4, r1
 8004890:	2001      	movs	r0, #1
 8004892:	fb0c 3202 	mla	r2, ip, r2, r3
 8004896:	e7a5      	b.n	80047e4 <_svfiprintf_r+0xd4>
 8004898:	2300      	movs	r3, #0
 800489a:	f04f 0c0a 	mov.w	ip, #10
 800489e:	4619      	mov	r1, r3
 80048a0:	3401      	adds	r4, #1
 80048a2:	9305      	str	r3, [sp, #20]
 80048a4:	4620      	mov	r0, r4
 80048a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048aa:	3a30      	subs	r2, #48	; 0x30
 80048ac:	2a09      	cmp	r2, #9
 80048ae:	d903      	bls.n	80048b8 <_svfiprintf_r+0x1a8>
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d0c5      	beq.n	8004840 <_svfiprintf_r+0x130>
 80048b4:	9105      	str	r1, [sp, #20]
 80048b6:	e7c3      	b.n	8004840 <_svfiprintf_r+0x130>
 80048b8:	4604      	mov	r4, r0
 80048ba:	2301      	movs	r3, #1
 80048bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80048c0:	e7f0      	b.n	80048a4 <_svfiprintf_r+0x194>
 80048c2:	ab03      	add	r3, sp, #12
 80048c4:	9300      	str	r3, [sp, #0]
 80048c6:	462a      	mov	r2, r5
 80048c8:	4638      	mov	r0, r7
 80048ca:	4b0f      	ldr	r3, [pc, #60]	; (8004908 <_svfiprintf_r+0x1f8>)
 80048cc:	a904      	add	r1, sp, #16
 80048ce:	f3af 8000 	nop.w
 80048d2:	1c42      	adds	r2, r0, #1
 80048d4:	4606      	mov	r6, r0
 80048d6:	d1d6      	bne.n	8004886 <_svfiprintf_r+0x176>
 80048d8:	89ab      	ldrh	r3, [r5, #12]
 80048da:	065b      	lsls	r3, r3, #25
 80048dc:	f53f af2c 	bmi.w	8004738 <_svfiprintf_r+0x28>
 80048e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048e2:	b01d      	add	sp, #116	; 0x74
 80048e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048e8:	ab03      	add	r3, sp, #12
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	462a      	mov	r2, r5
 80048ee:	4638      	mov	r0, r7
 80048f0:	4b05      	ldr	r3, [pc, #20]	; (8004908 <_svfiprintf_r+0x1f8>)
 80048f2:	a904      	add	r1, sp, #16
 80048f4:	f000 f87c 	bl	80049f0 <_printf_i>
 80048f8:	e7eb      	b.n	80048d2 <_svfiprintf_r+0x1c2>
 80048fa:	bf00      	nop
 80048fc:	08005291 	.word	0x08005291
 8004900:	0800529b 	.word	0x0800529b
 8004904:	00000000 	.word	0x00000000
 8004908:	08004659 	.word	0x08004659
 800490c:	08005297 	.word	0x08005297

08004910 <_printf_common>:
 8004910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004914:	4616      	mov	r6, r2
 8004916:	4699      	mov	r9, r3
 8004918:	688a      	ldr	r2, [r1, #8]
 800491a:	690b      	ldr	r3, [r1, #16]
 800491c:	4607      	mov	r7, r0
 800491e:	4293      	cmp	r3, r2
 8004920:	bfb8      	it	lt
 8004922:	4613      	movlt	r3, r2
 8004924:	6033      	str	r3, [r6, #0]
 8004926:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800492a:	460c      	mov	r4, r1
 800492c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004930:	b10a      	cbz	r2, 8004936 <_printf_common+0x26>
 8004932:	3301      	adds	r3, #1
 8004934:	6033      	str	r3, [r6, #0]
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	0699      	lsls	r1, r3, #26
 800493a:	bf42      	ittt	mi
 800493c:	6833      	ldrmi	r3, [r6, #0]
 800493e:	3302      	addmi	r3, #2
 8004940:	6033      	strmi	r3, [r6, #0]
 8004942:	6825      	ldr	r5, [r4, #0]
 8004944:	f015 0506 	ands.w	r5, r5, #6
 8004948:	d106      	bne.n	8004958 <_printf_common+0x48>
 800494a:	f104 0a19 	add.w	sl, r4, #25
 800494e:	68e3      	ldr	r3, [r4, #12]
 8004950:	6832      	ldr	r2, [r6, #0]
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	42ab      	cmp	r3, r5
 8004956:	dc28      	bgt.n	80049aa <_printf_common+0x9a>
 8004958:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800495c:	1e13      	subs	r3, r2, #0
 800495e:	6822      	ldr	r2, [r4, #0]
 8004960:	bf18      	it	ne
 8004962:	2301      	movne	r3, #1
 8004964:	0692      	lsls	r2, r2, #26
 8004966:	d42d      	bmi.n	80049c4 <_printf_common+0xb4>
 8004968:	4649      	mov	r1, r9
 800496a:	4638      	mov	r0, r7
 800496c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004970:	47c0      	blx	r8
 8004972:	3001      	adds	r0, #1
 8004974:	d020      	beq.n	80049b8 <_printf_common+0xa8>
 8004976:	6823      	ldr	r3, [r4, #0]
 8004978:	68e5      	ldr	r5, [r4, #12]
 800497a:	f003 0306 	and.w	r3, r3, #6
 800497e:	2b04      	cmp	r3, #4
 8004980:	bf18      	it	ne
 8004982:	2500      	movne	r5, #0
 8004984:	6832      	ldr	r2, [r6, #0]
 8004986:	f04f 0600 	mov.w	r6, #0
 800498a:	68a3      	ldr	r3, [r4, #8]
 800498c:	bf08      	it	eq
 800498e:	1aad      	subeq	r5, r5, r2
 8004990:	6922      	ldr	r2, [r4, #16]
 8004992:	bf08      	it	eq
 8004994:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004998:	4293      	cmp	r3, r2
 800499a:	bfc4      	itt	gt
 800499c:	1a9b      	subgt	r3, r3, r2
 800499e:	18ed      	addgt	r5, r5, r3
 80049a0:	341a      	adds	r4, #26
 80049a2:	42b5      	cmp	r5, r6
 80049a4:	d11a      	bne.n	80049dc <_printf_common+0xcc>
 80049a6:	2000      	movs	r0, #0
 80049a8:	e008      	b.n	80049bc <_printf_common+0xac>
 80049aa:	2301      	movs	r3, #1
 80049ac:	4652      	mov	r2, sl
 80049ae:	4649      	mov	r1, r9
 80049b0:	4638      	mov	r0, r7
 80049b2:	47c0      	blx	r8
 80049b4:	3001      	adds	r0, #1
 80049b6:	d103      	bne.n	80049c0 <_printf_common+0xb0>
 80049b8:	f04f 30ff 	mov.w	r0, #4294967295
 80049bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049c0:	3501      	adds	r5, #1
 80049c2:	e7c4      	b.n	800494e <_printf_common+0x3e>
 80049c4:	2030      	movs	r0, #48	; 0x30
 80049c6:	18e1      	adds	r1, r4, r3
 80049c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049cc:	1c5a      	adds	r2, r3, #1
 80049ce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049d2:	4422      	add	r2, r4
 80049d4:	3302      	adds	r3, #2
 80049d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049da:	e7c5      	b.n	8004968 <_printf_common+0x58>
 80049dc:	2301      	movs	r3, #1
 80049de:	4622      	mov	r2, r4
 80049e0:	4649      	mov	r1, r9
 80049e2:	4638      	mov	r0, r7
 80049e4:	47c0      	blx	r8
 80049e6:	3001      	adds	r0, #1
 80049e8:	d0e6      	beq.n	80049b8 <_printf_common+0xa8>
 80049ea:	3601      	adds	r6, #1
 80049ec:	e7d9      	b.n	80049a2 <_printf_common+0x92>
	...

080049f0 <_printf_i>:
 80049f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049f4:	460c      	mov	r4, r1
 80049f6:	7e27      	ldrb	r7, [r4, #24]
 80049f8:	4691      	mov	r9, r2
 80049fa:	2f78      	cmp	r7, #120	; 0x78
 80049fc:	4680      	mov	r8, r0
 80049fe:	469a      	mov	sl, r3
 8004a00:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004a02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a06:	d807      	bhi.n	8004a18 <_printf_i+0x28>
 8004a08:	2f62      	cmp	r7, #98	; 0x62
 8004a0a:	d80a      	bhi.n	8004a22 <_printf_i+0x32>
 8004a0c:	2f00      	cmp	r7, #0
 8004a0e:	f000 80d9 	beq.w	8004bc4 <_printf_i+0x1d4>
 8004a12:	2f58      	cmp	r7, #88	; 0x58
 8004a14:	f000 80a4 	beq.w	8004b60 <_printf_i+0x170>
 8004a18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004a1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a20:	e03a      	b.n	8004a98 <_printf_i+0xa8>
 8004a22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004a26:	2b15      	cmp	r3, #21
 8004a28:	d8f6      	bhi.n	8004a18 <_printf_i+0x28>
 8004a2a:	a001      	add	r0, pc, #4	; (adr r0, 8004a30 <_printf_i+0x40>)
 8004a2c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004a30:	08004a89 	.word	0x08004a89
 8004a34:	08004a9d 	.word	0x08004a9d
 8004a38:	08004a19 	.word	0x08004a19
 8004a3c:	08004a19 	.word	0x08004a19
 8004a40:	08004a19 	.word	0x08004a19
 8004a44:	08004a19 	.word	0x08004a19
 8004a48:	08004a9d 	.word	0x08004a9d
 8004a4c:	08004a19 	.word	0x08004a19
 8004a50:	08004a19 	.word	0x08004a19
 8004a54:	08004a19 	.word	0x08004a19
 8004a58:	08004a19 	.word	0x08004a19
 8004a5c:	08004bab 	.word	0x08004bab
 8004a60:	08004acd 	.word	0x08004acd
 8004a64:	08004b8d 	.word	0x08004b8d
 8004a68:	08004a19 	.word	0x08004a19
 8004a6c:	08004a19 	.word	0x08004a19
 8004a70:	08004bcd 	.word	0x08004bcd
 8004a74:	08004a19 	.word	0x08004a19
 8004a78:	08004acd 	.word	0x08004acd
 8004a7c:	08004a19 	.word	0x08004a19
 8004a80:	08004a19 	.word	0x08004a19
 8004a84:	08004b95 	.word	0x08004b95
 8004a88:	680b      	ldr	r3, [r1, #0]
 8004a8a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004a8e:	1d1a      	adds	r2, r3, #4
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	600a      	str	r2, [r1, #0]
 8004a94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e0a4      	b.n	8004be6 <_printf_i+0x1f6>
 8004a9c:	6825      	ldr	r5, [r4, #0]
 8004a9e:	6808      	ldr	r0, [r1, #0]
 8004aa0:	062e      	lsls	r6, r5, #24
 8004aa2:	f100 0304 	add.w	r3, r0, #4
 8004aa6:	d50a      	bpl.n	8004abe <_printf_i+0xce>
 8004aa8:	6805      	ldr	r5, [r0, #0]
 8004aaa:	600b      	str	r3, [r1, #0]
 8004aac:	2d00      	cmp	r5, #0
 8004aae:	da03      	bge.n	8004ab8 <_printf_i+0xc8>
 8004ab0:	232d      	movs	r3, #45	; 0x2d
 8004ab2:	426d      	negs	r5, r5
 8004ab4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab8:	230a      	movs	r3, #10
 8004aba:	485e      	ldr	r0, [pc, #376]	; (8004c34 <_printf_i+0x244>)
 8004abc:	e019      	b.n	8004af2 <_printf_i+0x102>
 8004abe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004ac2:	6805      	ldr	r5, [r0, #0]
 8004ac4:	600b      	str	r3, [r1, #0]
 8004ac6:	bf18      	it	ne
 8004ac8:	b22d      	sxthne	r5, r5
 8004aca:	e7ef      	b.n	8004aac <_printf_i+0xbc>
 8004acc:	680b      	ldr	r3, [r1, #0]
 8004ace:	6825      	ldr	r5, [r4, #0]
 8004ad0:	1d18      	adds	r0, r3, #4
 8004ad2:	6008      	str	r0, [r1, #0]
 8004ad4:	0628      	lsls	r0, r5, #24
 8004ad6:	d501      	bpl.n	8004adc <_printf_i+0xec>
 8004ad8:	681d      	ldr	r5, [r3, #0]
 8004ada:	e002      	b.n	8004ae2 <_printf_i+0xf2>
 8004adc:	0669      	lsls	r1, r5, #25
 8004ade:	d5fb      	bpl.n	8004ad8 <_printf_i+0xe8>
 8004ae0:	881d      	ldrh	r5, [r3, #0]
 8004ae2:	2f6f      	cmp	r7, #111	; 0x6f
 8004ae4:	bf0c      	ite	eq
 8004ae6:	2308      	moveq	r3, #8
 8004ae8:	230a      	movne	r3, #10
 8004aea:	4852      	ldr	r0, [pc, #328]	; (8004c34 <_printf_i+0x244>)
 8004aec:	2100      	movs	r1, #0
 8004aee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004af2:	6866      	ldr	r6, [r4, #4]
 8004af4:	2e00      	cmp	r6, #0
 8004af6:	bfa8      	it	ge
 8004af8:	6821      	ldrge	r1, [r4, #0]
 8004afa:	60a6      	str	r6, [r4, #8]
 8004afc:	bfa4      	itt	ge
 8004afe:	f021 0104 	bicge.w	r1, r1, #4
 8004b02:	6021      	strge	r1, [r4, #0]
 8004b04:	b90d      	cbnz	r5, 8004b0a <_printf_i+0x11a>
 8004b06:	2e00      	cmp	r6, #0
 8004b08:	d04d      	beq.n	8004ba6 <_printf_i+0x1b6>
 8004b0a:	4616      	mov	r6, r2
 8004b0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b10:	fb03 5711 	mls	r7, r3, r1, r5
 8004b14:	5dc7      	ldrb	r7, [r0, r7]
 8004b16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b1a:	462f      	mov	r7, r5
 8004b1c:	42bb      	cmp	r3, r7
 8004b1e:	460d      	mov	r5, r1
 8004b20:	d9f4      	bls.n	8004b0c <_printf_i+0x11c>
 8004b22:	2b08      	cmp	r3, #8
 8004b24:	d10b      	bne.n	8004b3e <_printf_i+0x14e>
 8004b26:	6823      	ldr	r3, [r4, #0]
 8004b28:	07df      	lsls	r7, r3, #31
 8004b2a:	d508      	bpl.n	8004b3e <_printf_i+0x14e>
 8004b2c:	6923      	ldr	r3, [r4, #16]
 8004b2e:	6861      	ldr	r1, [r4, #4]
 8004b30:	4299      	cmp	r1, r3
 8004b32:	bfde      	ittt	le
 8004b34:	2330      	movle	r3, #48	; 0x30
 8004b36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b3e:	1b92      	subs	r2, r2, r6
 8004b40:	6122      	str	r2, [r4, #16]
 8004b42:	464b      	mov	r3, r9
 8004b44:	4621      	mov	r1, r4
 8004b46:	4640      	mov	r0, r8
 8004b48:	f8cd a000 	str.w	sl, [sp]
 8004b4c:	aa03      	add	r2, sp, #12
 8004b4e:	f7ff fedf 	bl	8004910 <_printf_common>
 8004b52:	3001      	adds	r0, #1
 8004b54:	d14c      	bne.n	8004bf0 <_printf_i+0x200>
 8004b56:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5a:	b004      	add	sp, #16
 8004b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b60:	4834      	ldr	r0, [pc, #208]	; (8004c34 <_printf_i+0x244>)
 8004b62:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b66:	680e      	ldr	r6, [r1, #0]
 8004b68:	6823      	ldr	r3, [r4, #0]
 8004b6a:	f856 5b04 	ldr.w	r5, [r6], #4
 8004b6e:	061f      	lsls	r7, r3, #24
 8004b70:	600e      	str	r6, [r1, #0]
 8004b72:	d514      	bpl.n	8004b9e <_printf_i+0x1ae>
 8004b74:	07d9      	lsls	r1, r3, #31
 8004b76:	bf44      	itt	mi
 8004b78:	f043 0320 	orrmi.w	r3, r3, #32
 8004b7c:	6023      	strmi	r3, [r4, #0]
 8004b7e:	b91d      	cbnz	r5, 8004b88 <_printf_i+0x198>
 8004b80:	6823      	ldr	r3, [r4, #0]
 8004b82:	f023 0320 	bic.w	r3, r3, #32
 8004b86:	6023      	str	r3, [r4, #0]
 8004b88:	2310      	movs	r3, #16
 8004b8a:	e7af      	b.n	8004aec <_printf_i+0xfc>
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	f043 0320 	orr.w	r3, r3, #32
 8004b92:	6023      	str	r3, [r4, #0]
 8004b94:	2378      	movs	r3, #120	; 0x78
 8004b96:	4828      	ldr	r0, [pc, #160]	; (8004c38 <_printf_i+0x248>)
 8004b98:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b9c:	e7e3      	b.n	8004b66 <_printf_i+0x176>
 8004b9e:	065e      	lsls	r6, r3, #25
 8004ba0:	bf48      	it	mi
 8004ba2:	b2ad      	uxthmi	r5, r5
 8004ba4:	e7e6      	b.n	8004b74 <_printf_i+0x184>
 8004ba6:	4616      	mov	r6, r2
 8004ba8:	e7bb      	b.n	8004b22 <_printf_i+0x132>
 8004baa:	680b      	ldr	r3, [r1, #0]
 8004bac:	6826      	ldr	r6, [r4, #0]
 8004bae:	1d1d      	adds	r5, r3, #4
 8004bb0:	6960      	ldr	r0, [r4, #20]
 8004bb2:	600d      	str	r5, [r1, #0]
 8004bb4:	0635      	lsls	r5, r6, #24
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	d501      	bpl.n	8004bbe <_printf_i+0x1ce>
 8004bba:	6018      	str	r0, [r3, #0]
 8004bbc:	e002      	b.n	8004bc4 <_printf_i+0x1d4>
 8004bbe:	0671      	lsls	r1, r6, #25
 8004bc0:	d5fb      	bpl.n	8004bba <_printf_i+0x1ca>
 8004bc2:	8018      	strh	r0, [r3, #0]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	4616      	mov	r6, r2
 8004bc8:	6123      	str	r3, [r4, #16]
 8004bca:	e7ba      	b.n	8004b42 <_printf_i+0x152>
 8004bcc:	680b      	ldr	r3, [r1, #0]
 8004bce:	1d1a      	adds	r2, r3, #4
 8004bd0:	600a      	str	r2, [r1, #0]
 8004bd2:	681e      	ldr	r6, [r3, #0]
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	4630      	mov	r0, r6
 8004bd8:	6862      	ldr	r2, [r4, #4]
 8004bda:	f000 f82f 	bl	8004c3c <memchr>
 8004bde:	b108      	cbz	r0, 8004be4 <_printf_i+0x1f4>
 8004be0:	1b80      	subs	r0, r0, r6
 8004be2:	6060      	str	r0, [r4, #4]
 8004be4:	6863      	ldr	r3, [r4, #4]
 8004be6:	6123      	str	r3, [r4, #16]
 8004be8:	2300      	movs	r3, #0
 8004bea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bee:	e7a8      	b.n	8004b42 <_printf_i+0x152>
 8004bf0:	4632      	mov	r2, r6
 8004bf2:	4649      	mov	r1, r9
 8004bf4:	4640      	mov	r0, r8
 8004bf6:	6923      	ldr	r3, [r4, #16]
 8004bf8:	47d0      	blx	sl
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	d0ab      	beq.n	8004b56 <_printf_i+0x166>
 8004bfe:	6823      	ldr	r3, [r4, #0]
 8004c00:	079b      	lsls	r3, r3, #30
 8004c02:	d413      	bmi.n	8004c2c <_printf_i+0x23c>
 8004c04:	68e0      	ldr	r0, [r4, #12]
 8004c06:	9b03      	ldr	r3, [sp, #12]
 8004c08:	4298      	cmp	r0, r3
 8004c0a:	bfb8      	it	lt
 8004c0c:	4618      	movlt	r0, r3
 8004c0e:	e7a4      	b.n	8004b5a <_printf_i+0x16a>
 8004c10:	2301      	movs	r3, #1
 8004c12:	4632      	mov	r2, r6
 8004c14:	4649      	mov	r1, r9
 8004c16:	4640      	mov	r0, r8
 8004c18:	47d0      	blx	sl
 8004c1a:	3001      	adds	r0, #1
 8004c1c:	d09b      	beq.n	8004b56 <_printf_i+0x166>
 8004c1e:	3501      	adds	r5, #1
 8004c20:	68e3      	ldr	r3, [r4, #12]
 8004c22:	9903      	ldr	r1, [sp, #12]
 8004c24:	1a5b      	subs	r3, r3, r1
 8004c26:	42ab      	cmp	r3, r5
 8004c28:	dcf2      	bgt.n	8004c10 <_printf_i+0x220>
 8004c2a:	e7eb      	b.n	8004c04 <_printf_i+0x214>
 8004c2c:	2500      	movs	r5, #0
 8004c2e:	f104 0619 	add.w	r6, r4, #25
 8004c32:	e7f5      	b.n	8004c20 <_printf_i+0x230>
 8004c34:	080052a2 	.word	0x080052a2
 8004c38:	080052b3 	.word	0x080052b3

08004c3c <memchr>:
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	b510      	push	{r4, lr}
 8004c40:	b2c9      	uxtb	r1, r1
 8004c42:	4402      	add	r2, r0
 8004c44:	4293      	cmp	r3, r2
 8004c46:	4618      	mov	r0, r3
 8004c48:	d101      	bne.n	8004c4e <memchr+0x12>
 8004c4a:	2000      	movs	r0, #0
 8004c4c:	e003      	b.n	8004c56 <memchr+0x1a>
 8004c4e:	7804      	ldrb	r4, [r0, #0]
 8004c50:	3301      	adds	r3, #1
 8004c52:	428c      	cmp	r4, r1
 8004c54:	d1f6      	bne.n	8004c44 <memchr+0x8>
 8004c56:	bd10      	pop	{r4, pc}

08004c58 <memmove>:
 8004c58:	4288      	cmp	r0, r1
 8004c5a:	b510      	push	{r4, lr}
 8004c5c:	eb01 0402 	add.w	r4, r1, r2
 8004c60:	d902      	bls.n	8004c68 <memmove+0x10>
 8004c62:	4284      	cmp	r4, r0
 8004c64:	4623      	mov	r3, r4
 8004c66:	d807      	bhi.n	8004c78 <memmove+0x20>
 8004c68:	1e43      	subs	r3, r0, #1
 8004c6a:	42a1      	cmp	r1, r4
 8004c6c:	d008      	beq.n	8004c80 <memmove+0x28>
 8004c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c76:	e7f8      	b.n	8004c6a <memmove+0x12>
 8004c78:	4601      	mov	r1, r0
 8004c7a:	4402      	add	r2, r0
 8004c7c:	428a      	cmp	r2, r1
 8004c7e:	d100      	bne.n	8004c82 <memmove+0x2a>
 8004c80:	bd10      	pop	{r4, pc}
 8004c82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c8a:	e7f7      	b.n	8004c7c <memmove+0x24>

08004c8c <_free_r>:
 8004c8c:	b538      	push	{r3, r4, r5, lr}
 8004c8e:	4605      	mov	r5, r0
 8004c90:	2900      	cmp	r1, #0
 8004c92:	d043      	beq.n	8004d1c <_free_r+0x90>
 8004c94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c98:	1f0c      	subs	r4, r1, #4
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	bfb8      	it	lt
 8004c9e:	18e4      	addlt	r4, r4, r3
 8004ca0:	f000 f8d0 	bl	8004e44 <__malloc_lock>
 8004ca4:	4a1e      	ldr	r2, [pc, #120]	; (8004d20 <_free_r+0x94>)
 8004ca6:	6813      	ldr	r3, [r2, #0]
 8004ca8:	4610      	mov	r0, r2
 8004caa:	b933      	cbnz	r3, 8004cba <_free_r+0x2e>
 8004cac:	6063      	str	r3, [r4, #4]
 8004cae:	6014      	str	r4, [r2, #0]
 8004cb0:	4628      	mov	r0, r5
 8004cb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cb6:	f000 b8cb 	b.w	8004e50 <__malloc_unlock>
 8004cba:	42a3      	cmp	r3, r4
 8004cbc:	d90a      	bls.n	8004cd4 <_free_r+0x48>
 8004cbe:	6821      	ldr	r1, [r4, #0]
 8004cc0:	1862      	adds	r2, r4, r1
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	bf01      	itttt	eq
 8004cc6:	681a      	ldreq	r2, [r3, #0]
 8004cc8:	685b      	ldreq	r3, [r3, #4]
 8004cca:	1852      	addeq	r2, r2, r1
 8004ccc:	6022      	streq	r2, [r4, #0]
 8004cce:	6063      	str	r3, [r4, #4]
 8004cd0:	6004      	str	r4, [r0, #0]
 8004cd2:	e7ed      	b.n	8004cb0 <_free_r+0x24>
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	b10b      	cbz	r3, 8004cde <_free_r+0x52>
 8004cda:	42a3      	cmp	r3, r4
 8004cdc:	d9fa      	bls.n	8004cd4 <_free_r+0x48>
 8004cde:	6811      	ldr	r1, [r2, #0]
 8004ce0:	1850      	adds	r0, r2, r1
 8004ce2:	42a0      	cmp	r0, r4
 8004ce4:	d10b      	bne.n	8004cfe <_free_r+0x72>
 8004ce6:	6820      	ldr	r0, [r4, #0]
 8004ce8:	4401      	add	r1, r0
 8004cea:	1850      	adds	r0, r2, r1
 8004cec:	4283      	cmp	r3, r0
 8004cee:	6011      	str	r1, [r2, #0]
 8004cf0:	d1de      	bne.n	8004cb0 <_free_r+0x24>
 8004cf2:	6818      	ldr	r0, [r3, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	4401      	add	r1, r0
 8004cf8:	6011      	str	r1, [r2, #0]
 8004cfa:	6053      	str	r3, [r2, #4]
 8004cfc:	e7d8      	b.n	8004cb0 <_free_r+0x24>
 8004cfe:	d902      	bls.n	8004d06 <_free_r+0x7a>
 8004d00:	230c      	movs	r3, #12
 8004d02:	602b      	str	r3, [r5, #0]
 8004d04:	e7d4      	b.n	8004cb0 <_free_r+0x24>
 8004d06:	6820      	ldr	r0, [r4, #0]
 8004d08:	1821      	adds	r1, r4, r0
 8004d0a:	428b      	cmp	r3, r1
 8004d0c:	bf01      	itttt	eq
 8004d0e:	6819      	ldreq	r1, [r3, #0]
 8004d10:	685b      	ldreq	r3, [r3, #4]
 8004d12:	1809      	addeq	r1, r1, r0
 8004d14:	6021      	streq	r1, [r4, #0]
 8004d16:	6063      	str	r3, [r4, #4]
 8004d18:	6054      	str	r4, [r2, #4]
 8004d1a:	e7c9      	b.n	8004cb0 <_free_r+0x24>
 8004d1c:	bd38      	pop	{r3, r4, r5, pc}
 8004d1e:	bf00      	nop
 8004d20:	200003bc 	.word	0x200003bc

08004d24 <_malloc_r>:
 8004d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d26:	1ccd      	adds	r5, r1, #3
 8004d28:	f025 0503 	bic.w	r5, r5, #3
 8004d2c:	3508      	adds	r5, #8
 8004d2e:	2d0c      	cmp	r5, #12
 8004d30:	bf38      	it	cc
 8004d32:	250c      	movcc	r5, #12
 8004d34:	2d00      	cmp	r5, #0
 8004d36:	4606      	mov	r6, r0
 8004d38:	db01      	blt.n	8004d3e <_malloc_r+0x1a>
 8004d3a:	42a9      	cmp	r1, r5
 8004d3c:	d903      	bls.n	8004d46 <_malloc_r+0x22>
 8004d3e:	230c      	movs	r3, #12
 8004d40:	6033      	str	r3, [r6, #0]
 8004d42:	2000      	movs	r0, #0
 8004d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d46:	f000 f87d 	bl	8004e44 <__malloc_lock>
 8004d4a:	4921      	ldr	r1, [pc, #132]	; (8004dd0 <_malloc_r+0xac>)
 8004d4c:	680a      	ldr	r2, [r1, #0]
 8004d4e:	4614      	mov	r4, r2
 8004d50:	b99c      	cbnz	r4, 8004d7a <_malloc_r+0x56>
 8004d52:	4f20      	ldr	r7, [pc, #128]	; (8004dd4 <_malloc_r+0xb0>)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	b923      	cbnz	r3, 8004d62 <_malloc_r+0x3e>
 8004d58:	4621      	mov	r1, r4
 8004d5a:	4630      	mov	r0, r6
 8004d5c:	f000 f862 	bl	8004e24 <_sbrk_r>
 8004d60:	6038      	str	r0, [r7, #0]
 8004d62:	4629      	mov	r1, r5
 8004d64:	4630      	mov	r0, r6
 8004d66:	f000 f85d 	bl	8004e24 <_sbrk_r>
 8004d6a:	1c43      	adds	r3, r0, #1
 8004d6c:	d123      	bne.n	8004db6 <_malloc_r+0x92>
 8004d6e:	230c      	movs	r3, #12
 8004d70:	4630      	mov	r0, r6
 8004d72:	6033      	str	r3, [r6, #0]
 8004d74:	f000 f86c 	bl	8004e50 <__malloc_unlock>
 8004d78:	e7e3      	b.n	8004d42 <_malloc_r+0x1e>
 8004d7a:	6823      	ldr	r3, [r4, #0]
 8004d7c:	1b5b      	subs	r3, r3, r5
 8004d7e:	d417      	bmi.n	8004db0 <_malloc_r+0x8c>
 8004d80:	2b0b      	cmp	r3, #11
 8004d82:	d903      	bls.n	8004d8c <_malloc_r+0x68>
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	441c      	add	r4, r3
 8004d88:	6025      	str	r5, [r4, #0]
 8004d8a:	e004      	b.n	8004d96 <_malloc_r+0x72>
 8004d8c:	6863      	ldr	r3, [r4, #4]
 8004d8e:	42a2      	cmp	r2, r4
 8004d90:	bf0c      	ite	eq
 8004d92:	600b      	streq	r3, [r1, #0]
 8004d94:	6053      	strne	r3, [r2, #4]
 8004d96:	4630      	mov	r0, r6
 8004d98:	f000 f85a 	bl	8004e50 <__malloc_unlock>
 8004d9c:	f104 000b 	add.w	r0, r4, #11
 8004da0:	1d23      	adds	r3, r4, #4
 8004da2:	f020 0007 	bic.w	r0, r0, #7
 8004da6:	1ac2      	subs	r2, r0, r3
 8004da8:	d0cc      	beq.n	8004d44 <_malloc_r+0x20>
 8004daa:	1a1b      	subs	r3, r3, r0
 8004dac:	50a3      	str	r3, [r4, r2]
 8004dae:	e7c9      	b.n	8004d44 <_malloc_r+0x20>
 8004db0:	4622      	mov	r2, r4
 8004db2:	6864      	ldr	r4, [r4, #4]
 8004db4:	e7cc      	b.n	8004d50 <_malloc_r+0x2c>
 8004db6:	1cc4      	adds	r4, r0, #3
 8004db8:	f024 0403 	bic.w	r4, r4, #3
 8004dbc:	42a0      	cmp	r0, r4
 8004dbe:	d0e3      	beq.n	8004d88 <_malloc_r+0x64>
 8004dc0:	1a21      	subs	r1, r4, r0
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	f000 f82e 	bl	8004e24 <_sbrk_r>
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d1dd      	bne.n	8004d88 <_malloc_r+0x64>
 8004dcc:	e7cf      	b.n	8004d6e <_malloc_r+0x4a>
 8004dce:	bf00      	nop
 8004dd0:	200003bc 	.word	0x200003bc
 8004dd4:	200003c0 	.word	0x200003c0

08004dd8 <_realloc_r>:
 8004dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dda:	4607      	mov	r7, r0
 8004ddc:	4614      	mov	r4, r2
 8004dde:	460e      	mov	r6, r1
 8004de0:	b921      	cbnz	r1, 8004dec <_realloc_r+0x14>
 8004de2:	4611      	mov	r1, r2
 8004de4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004de8:	f7ff bf9c 	b.w	8004d24 <_malloc_r>
 8004dec:	b922      	cbnz	r2, 8004df8 <_realloc_r+0x20>
 8004dee:	f7ff ff4d 	bl	8004c8c <_free_r>
 8004df2:	4625      	mov	r5, r4
 8004df4:	4628      	mov	r0, r5
 8004df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004df8:	f000 f830 	bl	8004e5c <_malloc_usable_size_r>
 8004dfc:	42a0      	cmp	r0, r4
 8004dfe:	d20f      	bcs.n	8004e20 <_realloc_r+0x48>
 8004e00:	4621      	mov	r1, r4
 8004e02:	4638      	mov	r0, r7
 8004e04:	f7ff ff8e 	bl	8004d24 <_malloc_r>
 8004e08:	4605      	mov	r5, r0
 8004e0a:	2800      	cmp	r0, #0
 8004e0c:	d0f2      	beq.n	8004df4 <_realloc_r+0x1c>
 8004e0e:	4631      	mov	r1, r6
 8004e10:	4622      	mov	r2, r4
 8004e12:	f7ff fb29 	bl	8004468 <memcpy>
 8004e16:	4631      	mov	r1, r6
 8004e18:	4638      	mov	r0, r7
 8004e1a:	f7ff ff37 	bl	8004c8c <_free_r>
 8004e1e:	e7e9      	b.n	8004df4 <_realloc_r+0x1c>
 8004e20:	4635      	mov	r5, r6
 8004e22:	e7e7      	b.n	8004df4 <_realloc_r+0x1c>

08004e24 <_sbrk_r>:
 8004e24:	b538      	push	{r3, r4, r5, lr}
 8004e26:	2300      	movs	r3, #0
 8004e28:	4d05      	ldr	r5, [pc, #20]	; (8004e40 <_sbrk_r+0x1c>)
 8004e2a:	4604      	mov	r4, r0
 8004e2c:	4608      	mov	r0, r1
 8004e2e:	602b      	str	r3, [r5, #0]
 8004e30:	f7fc ff9c 	bl	8001d6c <_sbrk>
 8004e34:	1c43      	adds	r3, r0, #1
 8004e36:	d102      	bne.n	8004e3e <_sbrk_r+0x1a>
 8004e38:	682b      	ldr	r3, [r5, #0]
 8004e3a:	b103      	cbz	r3, 8004e3e <_sbrk_r+0x1a>
 8004e3c:	6023      	str	r3, [r4, #0]
 8004e3e:	bd38      	pop	{r3, r4, r5, pc}
 8004e40:	20001ef8 	.word	0x20001ef8

08004e44 <__malloc_lock>:
 8004e44:	4801      	ldr	r0, [pc, #4]	; (8004e4c <__malloc_lock+0x8>)
 8004e46:	f000 b811 	b.w	8004e6c <__retarget_lock_acquire_recursive>
 8004e4a:	bf00      	nop
 8004e4c:	20001f00 	.word	0x20001f00

08004e50 <__malloc_unlock>:
 8004e50:	4801      	ldr	r0, [pc, #4]	; (8004e58 <__malloc_unlock+0x8>)
 8004e52:	f000 b80c 	b.w	8004e6e <__retarget_lock_release_recursive>
 8004e56:	bf00      	nop
 8004e58:	20001f00 	.word	0x20001f00

08004e5c <_malloc_usable_size_r>:
 8004e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e60:	1f18      	subs	r0, r3, #4
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	bfbc      	itt	lt
 8004e66:	580b      	ldrlt	r3, [r1, r0]
 8004e68:	18c0      	addlt	r0, r0, r3
 8004e6a:	4770      	bx	lr

08004e6c <__retarget_lock_acquire_recursive>:
 8004e6c:	4770      	bx	lr

08004e6e <__retarget_lock_release_recursive>:
 8004e6e:	4770      	bx	lr

08004e70 <sqrt>:
 8004e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e72:	4606      	mov	r6, r0
 8004e74:	460f      	mov	r7, r1
 8004e76:	f000 f827 	bl	8004ec8 <__ieee754_sqrt>
 8004e7a:	4b12      	ldr	r3, [pc, #72]	; (8004ec4 <sqrt+0x54>)
 8004e7c:	4604      	mov	r4, r0
 8004e7e:	f993 3000 	ldrsb.w	r3, [r3]
 8004e82:	460d      	mov	r5, r1
 8004e84:	3301      	adds	r3, #1
 8004e86:	d019      	beq.n	8004ebc <sqrt+0x4c>
 8004e88:	4632      	mov	r2, r6
 8004e8a:	463b      	mov	r3, r7
 8004e8c:	4630      	mov	r0, r6
 8004e8e:	4639      	mov	r1, r7
 8004e90:	f7fb fdc6 	bl	8000a20 <__aeabi_dcmpun>
 8004e94:	b990      	cbnz	r0, 8004ebc <sqrt+0x4c>
 8004e96:	2200      	movs	r2, #0
 8004e98:	2300      	movs	r3, #0
 8004e9a:	4630      	mov	r0, r6
 8004e9c:	4639      	mov	r1, r7
 8004e9e:	f7fb fd97 	bl	80009d0 <__aeabi_dcmplt>
 8004ea2:	b158      	cbz	r0, 8004ebc <sqrt+0x4c>
 8004ea4:	f7ff fab6 	bl	8004414 <__errno>
 8004ea8:	2321      	movs	r3, #33	; 0x21
 8004eaa:	2200      	movs	r2, #0
 8004eac:	6003      	str	r3, [r0, #0]
 8004eae:	2300      	movs	r3, #0
 8004eb0:	4610      	mov	r0, r2
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	f7fb fc44 	bl	8000740 <__aeabi_ddiv>
 8004eb8:	4604      	mov	r4, r0
 8004eba:	460d      	mov	r5, r1
 8004ebc:	4620      	mov	r0, r4
 8004ebe:	4629      	mov	r1, r5
 8004ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	200002d8 	.word	0x200002d8

08004ec8 <__ieee754_sqrt>:
 8004ec8:	f8df c150 	ldr.w	ip, [pc, #336]	; 800501c <__ieee754_sqrt+0x154>
 8004ecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ed0:	ea3c 0c01 	bics.w	ip, ip, r1
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	4606      	mov	r6, r0
 8004ed8:	460d      	mov	r5, r1
 8004eda:	460a      	mov	r2, r1
 8004edc:	4607      	mov	r7, r0
 8004ede:	4604      	mov	r4, r0
 8004ee0:	d10e      	bne.n	8004f00 <__ieee754_sqrt+0x38>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	f7fb fb02 	bl	80004ec <__aeabi_dmul>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	460b      	mov	r3, r1
 8004eec:	4630      	mov	r0, r6
 8004eee:	4629      	mov	r1, r5
 8004ef0:	f7fb f946 	bl	8000180 <__adddf3>
 8004ef4:	4606      	mov	r6, r0
 8004ef6:	460d      	mov	r5, r1
 8004ef8:	4630      	mov	r0, r6
 8004efa:	4629      	mov	r1, r5
 8004efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f00:	2900      	cmp	r1, #0
 8004f02:	dc0d      	bgt.n	8004f20 <__ieee754_sqrt+0x58>
 8004f04:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8004f08:	ea5c 0707 	orrs.w	r7, ip, r7
 8004f0c:	d0f4      	beq.n	8004ef8 <__ieee754_sqrt+0x30>
 8004f0e:	b139      	cbz	r1, 8004f20 <__ieee754_sqrt+0x58>
 8004f10:	4602      	mov	r2, r0
 8004f12:	f7fb f933 	bl	800017c <__aeabi_dsub>
 8004f16:	4602      	mov	r2, r0
 8004f18:	460b      	mov	r3, r1
 8004f1a:	f7fb fc11 	bl	8000740 <__aeabi_ddiv>
 8004f1e:	e7e9      	b.n	8004ef4 <__ieee754_sqrt+0x2c>
 8004f20:	1512      	asrs	r2, r2, #20
 8004f22:	d074      	beq.n	800500e <__ieee754_sqrt+0x146>
 8004f24:	2000      	movs	r0, #0
 8004f26:	07d5      	lsls	r5, r2, #31
 8004f28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f2c:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8004f30:	bf5e      	ittt	pl
 8004f32:	0fe3      	lsrpl	r3, r4, #31
 8004f34:	0064      	lslpl	r4, r4, #1
 8004f36:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8004f3a:	0fe3      	lsrs	r3, r4, #31
 8004f3c:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8004f40:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8004f44:	2516      	movs	r5, #22
 8004f46:	4601      	mov	r1, r0
 8004f48:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004f4c:	1076      	asrs	r6, r6, #1
 8004f4e:	0064      	lsls	r4, r4, #1
 8004f50:	188f      	adds	r7, r1, r2
 8004f52:	429f      	cmp	r7, r3
 8004f54:	bfde      	ittt	le
 8004f56:	1bdb      	suble	r3, r3, r7
 8004f58:	18b9      	addle	r1, r7, r2
 8004f5a:	1880      	addle	r0, r0, r2
 8004f5c:	005b      	lsls	r3, r3, #1
 8004f5e:	3d01      	subs	r5, #1
 8004f60:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8004f64:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8004f68:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8004f6c:	d1f0      	bne.n	8004f50 <__ieee754_sqrt+0x88>
 8004f6e:	462a      	mov	r2, r5
 8004f70:	f04f 0e20 	mov.w	lr, #32
 8004f74:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8004f78:	428b      	cmp	r3, r1
 8004f7a:	eb07 0c05 	add.w	ip, r7, r5
 8004f7e:	dc02      	bgt.n	8004f86 <__ieee754_sqrt+0xbe>
 8004f80:	d113      	bne.n	8004faa <__ieee754_sqrt+0xe2>
 8004f82:	45a4      	cmp	ip, r4
 8004f84:	d811      	bhi.n	8004faa <__ieee754_sqrt+0xe2>
 8004f86:	f1bc 0f00 	cmp.w	ip, #0
 8004f8a:	eb0c 0507 	add.w	r5, ip, r7
 8004f8e:	da43      	bge.n	8005018 <__ieee754_sqrt+0x150>
 8004f90:	2d00      	cmp	r5, #0
 8004f92:	db41      	blt.n	8005018 <__ieee754_sqrt+0x150>
 8004f94:	f101 0801 	add.w	r8, r1, #1
 8004f98:	1a5b      	subs	r3, r3, r1
 8004f9a:	4641      	mov	r1, r8
 8004f9c:	45a4      	cmp	ip, r4
 8004f9e:	bf88      	it	hi
 8004fa0:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8004fa4:	eba4 040c 	sub.w	r4, r4, ip
 8004fa8:	443a      	add	r2, r7
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	f1be 0e01 	subs.w	lr, lr, #1
 8004fb0:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8004fb4:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8004fb8:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8004fbc:	d1dc      	bne.n	8004f78 <__ieee754_sqrt+0xb0>
 8004fbe:	4323      	orrs	r3, r4
 8004fc0:	d006      	beq.n	8004fd0 <__ieee754_sqrt+0x108>
 8004fc2:	1c54      	adds	r4, r2, #1
 8004fc4:	bf0b      	itete	eq
 8004fc6:	4672      	moveq	r2, lr
 8004fc8:	3201      	addne	r2, #1
 8004fca:	3001      	addeq	r0, #1
 8004fcc:	f022 0201 	bicne.w	r2, r2, #1
 8004fd0:	1043      	asrs	r3, r0, #1
 8004fd2:	07c1      	lsls	r1, r0, #31
 8004fd4:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8004fd8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8004fdc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004fe0:	bf48      	it	mi
 8004fe2:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8004fe6:	4610      	mov	r0, r2
 8004fe8:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8004fec:	e782      	b.n	8004ef4 <__ieee754_sqrt+0x2c>
 8004fee:	0ae3      	lsrs	r3, r4, #11
 8004ff0:	3915      	subs	r1, #21
 8004ff2:	0564      	lsls	r4, r4, #21
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0fa      	beq.n	8004fee <__ieee754_sqrt+0x126>
 8004ff8:	02de      	lsls	r6, r3, #11
 8004ffa:	d50a      	bpl.n	8005012 <__ieee754_sqrt+0x14a>
 8004ffc:	f1c2 0020 	rsb	r0, r2, #32
 8005000:	fa24 f000 	lsr.w	r0, r4, r0
 8005004:	1e55      	subs	r5, r2, #1
 8005006:	4094      	lsls	r4, r2
 8005008:	4303      	orrs	r3, r0
 800500a:	1b4a      	subs	r2, r1, r5
 800500c:	e78a      	b.n	8004f24 <__ieee754_sqrt+0x5c>
 800500e:	4611      	mov	r1, r2
 8005010:	e7f0      	b.n	8004ff4 <__ieee754_sqrt+0x12c>
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	3201      	adds	r2, #1
 8005016:	e7ef      	b.n	8004ff8 <__ieee754_sqrt+0x130>
 8005018:	4688      	mov	r8, r1
 800501a:	e7bd      	b.n	8004f98 <__ieee754_sqrt+0xd0>
 800501c:	7ff00000 	.word	0x7ff00000

08005020 <_init>:
 8005020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005022:	bf00      	nop
 8005024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005026:	bc08      	pop	{r3}
 8005028:	469e      	mov	lr, r3
 800502a:	4770      	bx	lr

0800502c <_fini>:
 800502c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502e:	bf00      	nop
 8005030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005032:	bc08      	pop	{r3}
 8005034:	469e      	mov	lr, r3
 8005036:	4770      	bx	lr
