#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffbfdf7de0 .scope module, "test" "test" 2 14;
 .timescale -9 -11;
P_0x7fffbfde6810 .param/l "MAZE_N_PAT" 0 2 16, +C4<00000000000000000000000000001000>;
P_0x7fffbfde6850 .param/l "OUT_LENGTH" 0 2 17, +C4<00000000000000000000000000001011>;
v0x7fffbfe196b0_0 .net "action_o", 1 0, v0x7fffbfe17940_0;  1 drivers
v0x7fffbfe19790_0 .var "clk", 0 0;
v0x7fffbfe19830_0 .net "coord_o", 5 0, v0x7fffbfe17bf0_0;  1 drivers
v0x7fffbfe19900_0 .var/i "err", 31 0;
v0x7fffbfe199a0 .array "maze_mem", 8 0, 0 15;
v0x7fffbfe19a40 .array "out_mem", 10 0, 5 0;
v0x7fffbfe19b00_0 .var "out_temp", 5 0;
v0x7fffbfe19be0_0 .var/i "over", 31 0;
v0x7fffbfe19cc0_0 .var/i "pat", 31 0;
v0x7fffbfe19da0_0 .var/i "path_num", 31 0;
v0x7fffbfe19e80_0 .var "reset", 0 0;
v0x7fffbfe19f20_0 .var "row_i", 15 0;
v0x7fffbfe19ff0_0 .var "start_i", 0 0;
E_0x7fffbfdbe2c0 .event negedge, v0x7fffbfe17a00_0;
S_0x7fffbfdf8040 .scope module, "DUT" "maze" 2 34, 3 28 0, S_0x7fffbfdf7de0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 16 "row_i"
    .port_info 4 /OUTPUT 2 "action_o"
    .port_info 5 /OUTPUT 6 "coord_o"
v0x7fffbfdeef50_0 .var "END", 5 0;
v0x7fffbfe17860_0 .var "START", 5 0;
v0x7fffbfe17940_0 .var "action_o", 1 0;
v0x7fffbfe17a00_0 .net "clk", 0 0, v0x7fffbfe19790_0;  1 drivers
v0x7fffbfe17ac0_0 .var "cnt", 5 0;
v0x7fffbfe17bf0_0 .var "coord_o", 5 0;
v0x7fffbfe17cd0 .array "direction", 0 63, 1 0;
v0x7fffbfe18590_0 .var "i", 7 0;
v0x7fffbfe18670 .array "map", 0 63, 1 0;
v0x7fffbfe18f30_0 .var "n_action", 1 0;
v0x7fffbfe19010_0 .var "n_cnt", 5 0;
v0x7fffbfe190f0_0 .var "n_coord", 5 0;
v0x7fffbfe191d0_0 .var "n_state", 1 0;
v0x7fffbfe192b0_0 .net "reset", 0 0, v0x7fffbfe19e80_0;  1 drivers
v0x7fffbfe19370_0 .net "row_i", 15 0, v0x7fffbfe19f20_0;  1 drivers
v0x7fffbfe19450_0 .net "start_i", 0 0, v0x7fffbfe19ff0_0;  1 drivers
v0x7fffbfe19510_0 .var "state", 1 0;
E_0x7fffbfdbf480 .event posedge, v0x7fffbfe192b0_0, v0x7fffbfe17a00_0;
E_0x7fffbfdbdd10/0 .event edge, v0x7fffbfe19510_0, v0x7fffbfe19450_0, v0x7fffbfe17ac0_0, v0x7fffbfe18590_0;
v0x7fffbfe18670_0 .array/port v0x7fffbfe18670, 0;
v0x7fffbfe18670_1 .array/port v0x7fffbfe18670, 1;
v0x7fffbfe18670_2 .array/port v0x7fffbfe18670, 2;
E_0x7fffbfdbdd10/1 .event edge, v0x7fffbfe19370_0, v0x7fffbfe18670_0, v0x7fffbfe18670_1, v0x7fffbfe18670_2;
v0x7fffbfe18670_3 .array/port v0x7fffbfe18670, 3;
v0x7fffbfe18670_4 .array/port v0x7fffbfe18670, 4;
v0x7fffbfe18670_5 .array/port v0x7fffbfe18670, 5;
v0x7fffbfe18670_6 .array/port v0x7fffbfe18670, 6;
E_0x7fffbfdbdd10/2 .event edge, v0x7fffbfe18670_3, v0x7fffbfe18670_4, v0x7fffbfe18670_5, v0x7fffbfe18670_6;
v0x7fffbfe18670_7 .array/port v0x7fffbfe18670, 7;
v0x7fffbfe18670_8 .array/port v0x7fffbfe18670, 8;
v0x7fffbfe18670_9 .array/port v0x7fffbfe18670, 9;
v0x7fffbfe18670_10 .array/port v0x7fffbfe18670, 10;
E_0x7fffbfdbdd10/3 .event edge, v0x7fffbfe18670_7, v0x7fffbfe18670_8, v0x7fffbfe18670_9, v0x7fffbfe18670_10;
v0x7fffbfe18670_11 .array/port v0x7fffbfe18670, 11;
v0x7fffbfe18670_12 .array/port v0x7fffbfe18670, 12;
v0x7fffbfe18670_13 .array/port v0x7fffbfe18670, 13;
v0x7fffbfe18670_14 .array/port v0x7fffbfe18670, 14;
E_0x7fffbfdbdd10/4 .event edge, v0x7fffbfe18670_11, v0x7fffbfe18670_12, v0x7fffbfe18670_13, v0x7fffbfe18670_14;
v0x7fffbfe18670_15 .array/port v0x7fffbfe18670, 15;
v0x7fffbfe18670_16 .array/port v0x7fffbfe18670, 16;
v0x7fffbfe18670_17 .array/port v0x7fffbfe18670, 17;
v0x7fffbfe18670_18 .array/port v0x7fffbfe18670, 18;
E_0x7fffbfdbdd10/5 .event edge, v0x7fffbfe18670_15, v0x7fffbfe18670_16, v0x7fffbfe18670_17, v0x7fffbfe18670_18;
v0x7fffbfe18670_19 .array/port v0x7fffbfe18670, 19;
v0x7fffbfe18670_20 .array/port v0x7fffbfe18670, 20;
v0x7fffbfe18670_21 .array/port v0x7fffbfe18670, 21;
v0x7fffbfe18670_22 .array/port v0x7fffbfe18670, 22;
E_0x7fffbfdbdd10/6 .event edge, v0x7fffbfe18670_19, v0x7fffbfe18670_20, v0x7fffbfe18670_21, v0x7fffbfe18670_22;
v0x7fffbfe18670_23 .array/port v0x7fffbfe18670, 23;
v0x7fffbfe18670_24 .array/port v0x7fffbfe18670, 24;
v0x7fffbfe18670_25 .array/port v0x7fffbfe18670, 25;
v0x7fffbfe18670_26 .array/port v0x7fffbfe18670, 26;
E_0x7fffbfdbdd10/7 .event edge, v0x7fffbfe18670_23, v0x7fffbfe18670_24, v0x7fffbfe18670_25, v0x7fffbfe18670_26;
v0x7fffbfe18670_27 .array/port v0x7fffbfe18670, 27;
v0x7fffbfe18670_28 .array/port v0x7fffbfe18670, 28;
v0x7fffbfe18670_29 .array/port v0x7fffbfe18670, 29;
v0x7fffbfe18670_30 .array/port v0x7fffbfe18670, 30;
E_0x7fffbfdbdd10/8 .event edge, v0x7fffbfe18670_27, v0x7fffbfe18670_28, v0x7fffbfe18670_29, v0x7fffbfe18670_30;
v0x7fffbfe18670_31 .array/port v0x7fffbfe18670, 31;
v0x7fffbfe18670_32 .array/port v0x7fffbfe18670, 32;
v0x7fffbfe18670_33 .array/port v0x7fffbfe18670, 33;
v0x7fffbfe18670_34 .array/port v0x7fffbfe18670, 34;
E_0x7fffbfdbdd10/9 .event edge, v0x7fffbfe18670_31, v0x7fffbfe18670_32, v0x7fffbfe18670_33, v0x7fffbfe18670_34;
v0x7fffbfe18670_35 .array/port v0x7fffbfe18670, 35;
v0x7fffbfe18670_36 .array/port v0x7fffbfe18670, 36;
v0x7fffbfe18670_37 .array/port v0x7fffbfe18670, 37;
v0x7fffbfe18670_38 .array/port v0x7fffbfe18670, 38;
E_0x7fffbfdbdd10/10 .event edge, v0x7fffbfe18670_35, v0x7fffbfe18670_36, v0x7fffbfe18670_37, v0x7fffbfe18670_38;
v0x7fffbfe18670_39 .array/port v0x7fffbfe18670, 39;
v0x7fffbfe18670_40 .array/port v0x7fffbfe18670, 40;
v0x7fffbfe18670_41 .array/port v0x7fffbfe18670, 41;
v0x7fffbfe18670_42 .array/port v0x7fffbfe18670, 42;
E_0x7fffbfdbdd10/11 .event edge, v0x7fffbfe18670_39, v0x7fffbfe18670_40, v0x7fffbfe18670_41, v0x7fffbfe18670_42;
v0x7fffbfe18670_43 .array/port v0x7fffbfe18670, 43;
v0x7fffbfe18670_44 .array/port v0x7fffbfe18670, 44;
v0x7fffbfe18670_45 .array/port v0x7fffbfe18670, 45;
v0x7fffbfe18670_46 .array/port v0x7fffbfe18670, 46;
E_0x7fffbfdbdd10/12 .event edge, v0x7fffbfe18670_43, v0x7fffbfe18670_44, v0x7fffbfe18670_45, v0x7fffbfe18670_46;
v0x7fffbfe18670_47 .array/port v0x7fffbfe18670, 47;
v0x7fffbfe18670_48 .array/port v0x7fffbfe18670, 48;
v0x7fffbfe18670_49 .array/port v0x7fffbfe18670, 49;
v0x7fffbfe18670_50 .array/port v0x7fffbfe18670, 50;
E_0x7fffbfdbdd10/13 .event edge, v0x7fffbfe18670_47, v0x7fffbfe18670_48, v0x7fffbfe18670_49, v0x7fffbfe18670_50;
v0x7fffbfe18670_51 .array/port v0x7fffbfe18670, 51;
v0x7fffbfe18670_52 .array/port v0x7fffbfe18670, 52;
v0x7fffbfe18670_53 .array/port v0x7fffbfe18670, 53;
v0x7fffbfe18670_54 .array/port v0x7fffbfe18670, 54;
E_0x7fffbfdbdd10/14 .event edge, v0x7fffbfe18670_51, v0x7fffbfe18670_52, v0x7fffbfe18670_53, v0x7fffbfe18670_54;
v0x7fffbfe18670_55 .array/port v0x7fffbfe18670, 55;
v0x7fffbfe18670_56 .array/port v0x7fffbfe18670, 56;
v0x7fffbfe18670_57 .array/port v0x7fffbfe18670, 57;
v0x7fffbfe18670_58 .array/port v0x7fffbfe18670, 58;
E_0x7fffbfdbdd10/15 .event edge, v0x7fffbfe18670_55, v0x7fffbfe18670_56, v0x7fffbfe18670_57, v0x7fffbfe18670_58;
v0x7fffbfe18670_59 .array/port v0x7fffbfe18670, 59;
v0x7fffbfe18670_60 .array/port v0x7fffbfe18670, 60;
v0x7fffbfe18670_61 .array/port v0x7fffbfe18670, 61;
v0x7fffbfe18670_62 .array/port v0x7fffbfe18670, 62;
E_0x7fffbfdbdd10/16 .event edge, v0x7fffbfe18670_59, v0x7fffbfe18670_60, v0x7fffbfe18670_61, v0x7fffbfe18670_62;
v0x7fffbfe18670_63 .array/port v0x7fffbfe18670, 63;
E_0x7fffbfdbdd10/17 .event edge, v0x7fffbfe18670_63, v0x7fffbfe17860_0, v0x7fffbfe17bf0_0, v0x7fffbfdeef50_0;
v0x7fffbfe17cd0_0 .array/port v0x7fffbfe17cd0, 0;
v0x7fffbfe17cd0_1 .array/port v0x7fffbfe17cd0, 1;
v0x7fffbfe17cd0_2 .array/port v0x7fffbfe17cd0, 2;
v0x7fffbfe17cd0_3 .array/port v0x7fffbfe17cd0, 3;
E_0x7fffbfdbdd10/18 .event edge, v0x7fffbfe17cd0_0, v0x7fffbfe17cd0_1, v0x7fffbfe17cd0_2, v0x7fffbfe17cd0_3;
v0x7fffbfe17cd0_4 .array/port v0x7fffbfe17cd0, 4;
v0x7fffbfe17cd0_5 .array/port v0x7fffbfe17cd0, 5;
v0x7fffbfe17cd0_6 .array/port v0x7fffbfe17cd0, 6;
v0x7fffbfe17cd0_7 .array/port v0x7fffbfe17cd0, 7;
E_0x7fffbfdbdd10/19 .event edge, v0x7fffbfe17cd0_4, v0x7fffbfe17cd0_5, v0x7fffbfe17cd0_6, v0x7fffbfe17cd0_7;
v0x7fffbfe17cd0_8 .array/port v0x7fffbfe17cd0, 8;
v0x7fffbfe17cd0_9 .array/port v0x7fffbfe17cd0, 9;
v0x7fffbfe17cd0_10 .array/port v0x7fffbfe17cd0, 10;
v0x7fffbfe17cd0_11 .array/port v0x7fffbfe17cd0, 11;
E_0x7fffbfdbdd10/20 .event edge, v0x7fffbfe17cd0_8, v0x7fffbfe17cd0_9, v0x7fffbfe17cd0_10, v0x7fffbfe17cd0_11;
v0x7fffbfe17cd0_12 .array/port v0x7fffbfe17cd0, 12;
v0x7fffbfe17cd0_13 .array/port v0x7fffbfe17cd0, 13;
v0x7fffbfe17cd0_14 .array/port v0x7fffbfe17cd0, 14;
v0x7fffbfe17cd0_15 .array/port v0x7fffbfe17cd0, 15;
E_0x7fffbfdbdd10/21 .event edge, v0x7fffbfe17cd0_12, v0x7fffbfe17cd0_13, v0x7fffbfe17cd0_14, v0x7fffbfe17cd0_15;
v0x7fffbfe17cd0_16 .array/port v0x7fffbfe17cd0, 16;
v0x7fffbfe17cd0_17 .array/port v0x7fffbfe17cd0, 17;
v0x7fffbfe17cd0_18 .array/port v0x7fffbfe17cd0, 18;
v0x7fffbfe17cd0_19 .array/port v0x7fffbfe17cd0, 19;
E_0x7fffbfdbdd10/22 .event edge, v0x7fffbfe17cd0_16, v0x7fffbfe17cd0_17, v0x7fffbfe17cd0_18, v0x7fffbfe17cd0_19;
v0x7fffbfe17cd0_20 .array/port v0x7fffbfe17cd0, 20;
v0x7fffbfe17cd0_21 .array/port v0x7fffbfe17cd0, 21;
v0x7fffbfe17cd0_22 .array/port v0x7fffbfe17cd0, 22;
v0x7fffbfe17cd0_23 .array/port v0x7fffbfe17cd0, 23;
E_0x7fffbfdbdd10/23 .event edge, v0x7fffbfe17cd0_20, v0x7fffbfe17cd0_21, v0x7fffbfe17cd0_22, v0x7fffbfe17cd0_23;
v0x7fffbfe17cd0_24 .array/port v0x7fffbfe17cd0, 24;
v0x7fffbfe17cd0_25 .array/port v0x7fffbfe17cd0, 25;
v0x7fffbfe17cd0_26 .array/port v0x7fffbfe17cd0, 26;
v0x7fffbfe17cd0_27 .array/port v0x7fffbfe17cd0, 27;
E_0x7fffbfdbdd10/24 .event edge, v0x7fffbfe17cd0_24, v0x7fffbfe17cd0_25, v0x7fffbfe17cd0_26, v0x7fffbfe17cd0_27;
v0x7fffbfe17cd0_28 .array/port v0x7fffbfe17cd0, 28;
v0x7fffbfe17cd0_29 .array/port v0x7fffbfe17cd0, 29;
v0x7fffbfe17cd0_30 .array/port v0x7fffbfe17cd0, 30;
v0x7fffbfe17cd0_31 .array/port v0x7fffbfe17cd0, 31;
E_0x7fffbfdbdd10/25 .event edge, v0x7fffbfe17cd0_28, v0x7fffbfe17cd0_29, v0x7fffbfe17cd0_30, v0x7fffbfe17cd0_31;
v0x7fffbfe17cd0_32 .array/port v0x7fffbfe17cd0, 32;
v0x7fffbfe17cd0_33 .array/port v0x7fffbfe17cd0, 33;
v0x7fffbfe17cd0_34 .array/port v0x7fffbfe17cd0, 34;
v0x7fffbfe17cd0_35 .array/port v0x7fffbfe17cd0, 35;
E_0x7fffbfdbdd10/26 .event edge, v0x7fffbfe17cd0_32, v0x7fffbfe17cd0_33, v0x7fffbfe17cd0_34, v0x7fffbfe17cd0_35;
v0x7fffbfe17cd0_36 .array/port v0x7fffbfe17cd0, 36;
v0x7fffbfe17cd0_37 .array/port v0x7fffbfe17cd0, 37;
v0x7fffbfe17cd0_38 .array/port v0x7fffbfe17cd0, 38;
v0x7fffbfe17cd0_39 .array/port v0x7fffbfe17cd0, 39;
E_0x7fffbfdbdd10/27 .event edge, v0x7fffbfe17cd0_36, v0x7fffbfe17cd0_37, v0x7fffbfe17cd0_38, v0x7fffbfe17cd0_39;
v0x7fffbfe17cd0_40 .array/port v0x7fffbfe17cd0, 40;
v0x7fffbfe17cd0_41 .array/port v0x7fffbfe17cd0, 41;
v0x7fffbfe17cd0_42 .array/port v0x7fffbfe17cd0, 42;
v0x7fffbfe17cd0_43 .array/port v0x7fffbfe17cd0, 43;
E_0x7fffbfdbdd10/28 .event edge, v0x7fffbfe17cd0_40, v0x7fffbfe17cd0_41, v0x7fffbfe17cd0_42, v0x7fffbfe17cd0_43;
v0x7fffbfe17cd0_44 .array/port v0x7fffbfe17cd0, 44;
v0x7fffbfe17cd0_45 .array/port v0x7fffbfe17cd0, 45;
v0x7fffbfe17cd0_46 .array/port v0x7fffbfe17cd0, 46;
v0x7fffbfe17cd0_47 .array/port v0x7fffbfe17cd0, 47;
E_0x7fffbfdbdd10/29 .event edge, v0x7fffbfe17cd0_44, v0x7fffbfe17cd0_45, v0x7fffbfe17cd0_46, v0x7fffbfe17cd0_47;
v0x7fffbfe17cd0_48 .array/port v0x7fffbfe17cd0, 48;
v0x7fffbfe17cd0_49 .array/port v0x7fffbfe17cd0, 49;
v0x7fffbfe17cd0_50 .array/port v0x7fffbfe17cd0, 50;
v0x7fffbfe17cd0_51 .array/port v0x7fffbfe17cd0, 51;
E_0x7fffbfdbdd10/30 .event edge, v0x7fffbfe17cd0_48, v0x7fffbfe17cd0_49, v0x7fffbfe17cd0_50, v0x7fffbfe17cd0_51;
v0x7fffbfe17cd0_52 .array/port v0x7fffbfe17cd0, 52;
v0x7fffbfe17cd0_53 .array/port v0x7fffbfe17cd0, 53;
v0x7fffbfe17cd0_54 .array/port v0x7fffbfe17cd0, 54;
v0x7fffbfe17cd0_55 .array/port v0x7fffbfe17cd0, 55;
E_0x7fffbfdbdd10/31 .event edge, v0x7fffbfe17cd0_52, v0x7fffbfe17cd0_53, v0x7fffbfe17cd0_54, v0x7fffbfe17cd0_55;
v0x7fffbfe17cd0_56 .array/port v0x7fffbfe17cd0, 56;
v0x7fffbfe17cd0_57 .array/port v0x7fffbfe17cd0, 57;
v0x7fffbfe17cd0_58 .array/port v0x7fffbfe17cd0, 58;
v0x7fffbfe17cd0_59 .array/port v0x7fffbfe17cd0, 59;
E_0x7fffbfdbdd10/32 .event edge, v0x7fffbfe17cd0_56, v0x7fffbfe17cd0_57, v0x7fffbfe17cd0_58, v0x7fffbfe17cd0_59;
v0x7fffbfe17cd0_60 .array/port v0x7fffbfe17cd0, 60;
v0x7fffbfe17cd0_61 .array/port v0x7fffbfe17cd0, 61;
v0x7fffbfe17cd0_62 .array/port v0x7fffbfe17cd0, 62;
v0x7fffbfe17cd0_63 .array/port v0x7fffbfe17cd0, 63;
E_0x7fffbfdbdd10/33 .event edge, v0x7fffbfe17cd0_60, v0x7fffbfe17cd0_61, v0x7fffbfe17cd0_62, v0x7fffbfe17cd0_63;
E_0x7fffbfdbdd10 .event/or E_0x7fffbfdbdd10/0, E_0x7fffbfdbdd10/1, E_0x7fffbfdbdd10/2, E_0x7fffbfdbdd10/3, E_0x7fffbfdbdd10/4, E_0x7fffbfdbdd10/5, E_0x7fffbfdbdd10/6, E_0x7fffbfdbdd10/7, E_0x7fffbfdbdd10/8, E_0x7fffbfdbdd10/9, E_0x7fffbfdbdd10/10, E_0x7fffbfdbdd10/11, E_0x7fffbfdbdd10/12, E_0x7fffbfdbdd10/13, E_0x7fffbfdbdd10/14, E_0x7fffbfdbdd10/15, E_0x7fffbfdbdd10/16, E_0x7fffbfdbdd10/17, E_0x7fffbfdbdd10/18, E_0x7fffbfdbdd10/19, E_0x7fffbfdbdd10/20, E_0x7fffbfdbdd10/21, E_0x7fffbfdbdd10/22, E_0x7fffbfdbdd10/23, E_0x7fffbfdbdd10/24, E_0x7fffbfdbdd10/25, E_0x7fffbfdbdd10/26, E_0x7fffbfdbdd10/27, E_0x7fffbfdbdd10/28, E_0x7fffbfdbdd10/29, E_0x7fffbfdbdd10/30, E_0x7fffbfdbdd10/31, E_0x7fffbfdbdd10/32, E_0x7fffbfdbdd10/33;
    .scope S_0x7fffbfdf8040;
T_0 ;
    %wait E_0x7fffbfdbdd10;
    %load/vec4 v0x7fffbfe19510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x7fffbfe19450_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x7fffbfe191d0_0, 0, 2;
    %load/vec4 v0x7fffbfe19450_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v0x7fffbfe18f30_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffbfe19010_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x7fffbfe17ac0_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffbfe18590_0, 0, 8;
T_0.12 ;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz T_0.13, 4;
    %load/vec4 v0x7fffbfe19370_0;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 2;
    %load/vec4 v0x7fffbfe17ac0_0;
    %pad/u 41;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 41;
    %muli 8, 0, 41;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe18670, 4, 0;
    %load/vec4 v0x7fffbfe18590_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffbfe18590_0, 0, 8;
    %jmp T_0.12;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fffbfe19370_0;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffbfe19370_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 15, 0, 32;
    %and;
    %add;
    %pad/u 6;
    %store/vec4 v0x7fffbfe17860_0, 0, 6;
    %load/vec4 v0x7fffbfe19370_0;
    %pad/u 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 15, 0, 32;
    %and;
    %muli 8, 0, 32;
    %load/vec4 v0x7fffbfe19370_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %and;
    %add;
    %pad/u 6;
    %store/vec4 v0x7fffbfdeef50_0, 0, 6;
T_0.11 ;
    %load/vec4 v0x7fffbfe17ac0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fffbfe19010_0, 0, 6;
    %load/vec4 v0x7fffbfe17ac0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0x7fffbfe191d0_0, 0, 2;
    %load/vec4 v0x7fffbfe17ac0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v0x7fffbfe18f30_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffbfe191d0_0, 0, 2;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x7fffbfe18590_0, 0, 8;
T_0.18 ;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 32;
    %cmpi/ne 64, 0, 32;
    %jmp/0xz T_0.19, 4;
    %ix/getv 4, v0x7fffbfe18590_0;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.20, 4;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 32;
    %cmpi/u 56, 0, 32;
    %jmp/0xz  T_0.22, 5;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 8, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 8, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe18670, 4, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 8, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe17cd0, 4, 0;
T_0.24 ;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 8, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 8, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe17cd0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffbfe191d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffbfe18f30_0, 0, 2;
    %load/vec4 v0x7fffbfe17860_0;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
T_0.26 ;
T_0.22 ;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_0.28, 5;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 8, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 8, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe18670, 4, 0;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 8, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe17cd0, 4, 0;
T_0.30 ;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 8, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 8, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe17cd0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffbfe191d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffbfe18f30_0, 0, 2;
    %load/vec4 v0x7fffbfe17860_0;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
T_0.32 ;
T_0.28 ;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.36, 4;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe18670, 4, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe17cd0, 4, 0;
T_0.36 ;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe17cd0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffbfe191d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffbfe18f30_0, 0, 2;
    %load/vec4 v0x7fffbfe17860_0;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
T_0.38 ;
T_0.34 ;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.42, 4;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe18670, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe17cd0, 4, 0;
T_0.42 ;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe18670, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fffbfe18590_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbfe17cd0, 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffbfe191d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffbfe18f30_0, 0, 2;
    %load/vec4 v0x7fffbfe17860_0;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
T_0.44 ;
T_0.40 ;
    %pushi/vec4 1, 0, 2;
    %ix/getv 4, v0x7fffbfe18590_0;
    %store/vec4a v0x7fffbfe18670, 4, 0;
T_0.20 ;
    %load/vec4 v0x7fffbfe18590_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffbfe18590_0, 0, 8;
    %jmp T_0.18;
T_0.19 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7fffbfe17bf0_0;
    %load/vec4 v0x7fffbfdeef50_0;
    %cmp/ne;
    %jmp/0xz  T_0.46, 4;
    %load/vec4 v0x7fffbfe17bf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe17cd0, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.48, 4;
    %load/vec4 v0x7fffbfe17bf0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v0x7fffbfe17bf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe17cd0, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.50, 4;
    %load/vec4 v0x7fffbfe17bf0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v0x7fffbfe17bf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe17cd0, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.52, 4;
    %load/vec4 v0x7fffbfe17bf0_0;
    %subi 8, 0, 6;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x7fffbfe17bf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fffbfe17cd0, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.54, 4;
    %load/vec4 v0x7fffbfe17bf0_0;
    %addi 8, 0, 6;
    %store/vec4 v0x7fffbfe190f0_0, 0, 6;
T_0.54 ;
T_0.53 ;
T_0.51 ;
T_0.49 ;
T_0.46 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffbfdf8040;
T_1 ;
    %wait E_0x7fffbfdbf480;
    %load/vec4 v0x7fffbfe192b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbfe19510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffbfe17940_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffbfe191d0_0;
    %assign/vec4 v0x7fffbfe19510_0, 0;
    %load/vec4 v0x7fffbfe18f30_0;
    %assign/vec4 v0x7fffbfe17940_0, 0;
    %load/vec4 v0x7fffbfe19010_0;
    %assign/vec4 v0x7fffbfe17ac0_0, 0;
    %load/vec4 v0x7fffbfe17ac0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 3 170 "$display", v0x7fffbfe17860_0, " ", v0x7fffbfdeef50_0 {0 0 0};
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbfdf7de0;
T_2 ;
    %delay 500, 0;
    %load/vec4 v0x7fffbfe19790_0;
    %inv;
    %store/vec4 v0x7fffbfe19790_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbfdf7de0;
T_3 ;
    %vpi_call 2 51 "$readmemb", "./maze1.dat", v0x7fffbfe199a0 {0 0 0};
    %vpi_call 2 52 "$readmemb", "./golden_path1.dat", v0x7fffbfe19a40 {0 0 0};
    %vpi_call 2 53 "$display", "\012 =================== 2019 Fall HW5 - Maze =================== " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbfe19790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbfe19e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbfe19ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbfe19cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbfe19da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbfe19be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbfe19900_0, 0, 32;
    %delay 1600, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbfe19e80_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbfe19e80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fffbfdf7de0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x7fffbfdf7de0;
T_5 ;
    %wait E_0x7fffbfdbe2c0;
    %load/vec4 v0x7fffbfe196b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbfe19ff0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbfe19ff0_0, 0, 1;
T_5.1 ;
    %load/vec4 v0x7fffbfe196b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fffbfe19cc0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/getv/s 4, v0x7fffbfe19cc0_0;
    %load/vec4a v0x7fffbfe199a0, 4;
    %store/vec4 v0x7fffbfe19f20_0, 0, 16;
    %load/vec4 v0x7fffbfe19cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbfe19cc0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffbfe19f20_0, 0, 16;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffbfdf7de0;
T_6 ;
    %delay 1000000, 0;
    %vpi_call 2 105 "$display", " =================== TIME OUT ======================\012" {0 0 0};
    %vpi_call 2 106 "$display", "         There are someting wrong in your code...  \012" {0 0 0};
    %vpi_call 2 107 "$display", "           If you need more simulation time         " {0 0 0};
    %vpi_call 2 108 "$display", "  You can try to modify ENDCYCLE in the testbench .\012" {0 0 0};
    %vpi_call 2 109 "$display", " =================== TIME OUT ======================\012" {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffbfdf7de0;
T_7 ;
    %wait E_0x7fffbfdbe2c0;
    %ix/getv/s 4, v0x7fffbfe19da0_0;
    %load/vec4a v0x7fffbfe19a40, 4;
    %store/vec4 v0x7fffbfe19b00_0, 0, 6;
    %load/vec4 v0x7fffbfe196b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x7fffbfe19830_0;
    %load/vec4 v0x7fffbfe19b00_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 119 "$display", "At %5d NS", $time, "%c[0;33m", 32'sb00000000000000000000000000011011, " Correct!", "%c[0;m", 32'sb00000000000000000000000000011011, " Step %d : Expect: (%d,%d), Yours (%d,%d)", v0x7fffbfe19da0_0, &PV<v0x7fffbfe19b00_0, 3, 3>, &PV<v0x7fffbfe19b00_0, 0, 3>, &PV<v0x7fffbfe19830_0, 3, 3>, &PV<v0x7fffbfe19830_0, 0, 3> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 122 "$display", "At %5d NS", $time, " Error!   Step %d : Expect: (%d,%d), Yours (%d,%d)", v0x7fffbfe19da0_0, &PV<v0x7fffbfe19b00_0, 3, 3>, &PV<v0x7fffbfe19b00_0, 0, 3>, &PV<v0x7fffbfe19830_0, 3, 3>, &PV<v0x7fffbfe19830_0, 0, 3> {0 0 0};
    %load/vec4 v0x7fffbfe19900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbfe19900_0, 0, 32;
T_7.3 ;
    %load/vec4 v0x7fffbfe19da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbfe19da0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffbfe19da0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_7.4, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffbfe19be0_0, 0, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbfdf7de0;
T_8 ;
    %wait E_0x7fffbfdbe2c0;
    %load/vec4 v0x7fffbfe19be0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 6;
    %load/vec4 v0x7fffbfe19900_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 2 137 "$display", "\012" {0 0 0};
    %vpi_call 2 138 "$display", "                   ****************************              " {0 0 0};
    %vpi_call 2 139 "$display", "                   **                        **        /|__/|" {0 0 0};
    %vpi_call 2 140 "$display", "                   **  Congratulations !!    **      / O,O  |" {0 0 0};
    %vpi_call 2 141 "$display", "                   **                        **    /_____   |" {0 0 0};
    %vpi_call 2 142 "$display", "                   **  You pass this test!!  **   /^ ^ ^ \134  |" {0 0 0};
    %vpi_call 2 143 "$display", "                   **                        **  |^ ^ ^ ^ |w|" {0 0 0};
    %vpi_call 2 144 "$display", "                   ****************************   \134m___m__|_|" {0 0 0};
    %vpi_call 2 145 "$display", "\012" {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call 2 149 "$display", "\012" {0 0 0};
    %vpi_call 2 150 "$display", "                   ****************************              " {0 0 0};
    %vpi_call 2 151 "$display", "                   **      *       *         **        /|__/|" {0 0 0};
    %vpi_call 2 152 "$display", "                   **        *   *           **      / >,<  |" {0 0 0};
    %vpi_call 2 153 "$display", "                   **          *             **    /_____   |" {0 0 0};
    %vpi_call 2 154 "$display", "                   **        *   *           **   /^ ^ ^ \134  |" {0 0 0};
    %vpi_call 2 155 "$display", "                   **      *       *         **  |^ ^ ^ ^ |w|" {0 0 0};
    %vpi_call 2 156 "$display", "                   ****************************   \134m___m__|_|" {0 0 0};
    %vpi_call 2 157 "$display", "\012" {0 0 0};
    %vpi_call 2 158 "$display", "There are %d errors in your results\012", v0x7fffbfe19900_0 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "maze_tb1.v";
    "maze.v";
