{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430328954717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430328954717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 03:35:53 2015 " "Processing started: Thu Apr 30 03:35:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430328954717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430328954717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet100BASET -c Ethernet100BASET " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet100BASET -c Ethernet100BASET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430328954717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1430328955137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/main.v 1 1 " "Found 1 design units, including 1 entities, in source file source/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328955178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328955178 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Ethernet100BASET.v(7) " "Verilog HDL Expression warning at Ethernet100BASET.v(7): truncated literal to match 4 bits" {  } { { "Source/Ethernet100BASET.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/Ethernet100BASET.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1430328955182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ethernet100baset.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ethernet100baset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ethernet100BASET " "Found entity 1: Ethernet100BASET" {  } { { "Source/Ethernet100BASET.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/Ethernet100BASET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328955182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328955182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_PLL " "Found entity 1: CLK_PLL" {  } { { "CLK_PLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/CLK_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328955185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328955185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430328955289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_PLL CLK_PLL:CLK_PLL_inst " "Elaborating entity \"CLK_PLL\" for hierarchy \"CLK_PLL:CLK_PLL_inst\"" {  } { { "Source/main.v" "CLK_PLL_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLK_PLL:CLK_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLK_PLL:CLK_PLL_inst\|altpll:altpll_component\"" {  } { { "CLK_PLL.v" "altpll_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/CLK_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_PLL:CLK_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLK_PLL:CLK_PLL_inst\|altpll:altpll_component\"" {  } { { "CLK_PLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/CLK_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430328955330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_PLL:CLK_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"CLK_PLL:CLK_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLK_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLK_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955331 ""}  } { { "CLK_PLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/CLK_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430328955331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ethernet100BASET Ethernet100BASET:ethernet_instant " "Elaborating entity \"Ethernet100BASET\" for hierarchy \"Ethernet100BASET:ethernet_instant\"" {  } { { "Source/main.v" "ethernet_instant" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430328955335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 Ethernet100BASET.v(6) " "Verilog HDL assignment warning at Ethernet100BASET.v(6): truncated value with size 16 to match size of target (4)" {  } { { "Source/Ethernet100BASET.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/Ethernet100BASET.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430328955336 "|main|Ethernet100BASET:ethernet_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Ethernet100BASET.v(12) " "Verilog HDL assignment warning at Ethernet100BASET.v(12): truncated value with size 32 to match size of target (11)" {  } { { "Source/Ethernet100BASET.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/Ethernet100BASET.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430328955336 "|main|Ethernet100BASET:ethernet_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ethernet100BASET.v(16) " "Verilog HDL assignment warning at Ethernet100BASET.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Source/Ethernet100BASET.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/Ethernet100BASET.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430328955336 "|main|Ethernet100BASET:ethernet_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Ethernet100BASET.v(25) " "Verilog HDL assignment warning at Ethernet100BASET.v(25): truncated value with size 32 to match size of target (18)" {  } { { "Source/Ethernet100BASET.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/Ethernet100BASET.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430328955337 "|main|Ethernet100BASET:ethernet_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Ethernet100BASET.v(30) " "Verilog HDL assignment warning at Ethernet100BASET.v(30): truncated value with size 8 to match size of target (1)" {  } { { "Source/Ethernet100BASET.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/Ethernet100BASET.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430328955337 "|main|Ethernet100BASET:ethernet_instant"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jp14 " "Found entity 1: altsyncram_jp14" {  } { { "db/altsyncram_jp14.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/altsyncram_jp14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdq1 " "Found entity 1: altsyncram_rdq1" {  } { { "db/altsyncram_rdq1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/altsyncram_rdq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_opa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_opa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_opa " "Found entity 1: decode_opa" {  } { { "db/decode_opa.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/decode_opa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kb " "Found entity 1: mux_1kb" {  } { { "db/mux_1kb.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/mux_1kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_48j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_48j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_48j " "Found entity 1: cntr_48j" {  } { { "db/cntr_48j.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/cntr_48j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/cntr_0ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328956939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328956939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328957016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328957016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430328957076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430328957076 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430328957145 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1430328957416 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1430328957416 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1430328957416 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1430328957416 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1430328957416 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 2 " "Using 4 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1430328957577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1430328959237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1430328959238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 03:35:57 2015 " "Processing started: Thu Apr 30 03:35:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1430328959238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1430328959238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top Ethernet100BASET -c Ethernet100BASET " "Command: quartus_map --parallel=1 --helper=0 --partition=Top Ethernet100BASET -c Ethernet100BASET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1430328959238 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1430328959699 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1430328959702 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1430328959702 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1430328959702 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1430328959702 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[1\] GND pin " "The pin \"GPIO_1\[1\]\" is fed by GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 0 1430328959705 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 0 1430328959705 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Ethernet100BASET-FLP/Source/main.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1430328959721 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1430328959721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1430328959753 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1430328959753 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1430328959753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1430328959753 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1430328959753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1430328959753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1430328959774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 03:35:59 2015 " "Processing ended: Thu Apr 30 03:35:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1430328959774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1430328959774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1430328959774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1430328959774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1430328959245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1430328959245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 03:35:57 2015 " "Processing started: Thu Apr 30 03:35:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1430328959245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1430328959245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub Ethernet100BASET -c Ethernet100BASET " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub Ethernet100BASET -c Ethernet100BASET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1430328959245 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1430328959773 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1430328959784 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1430328959784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1430328959842 "|main|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1430328959842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1430328960015 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1430328960015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1430328960015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1430328960015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1430328960039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 03:36:00 2015 " "Processing ended: Thu Apr 30 03:36:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1430328960039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1430328960039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1430328960039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1430328960039 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1430328960584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430328960859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 03:36:00 2015 " "Processing ended: Thu Apr 30 03:36:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430328960859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430328960859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430328960859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430328960859 ""}
