011010_11_1001000_1100101_1101100_000 //START: DISPC "Hello world!"
1101100_1101111_0100000_1110111_0000
1101111_1110010_1101100_1100100_0000
0100001_0000000__000000000000000000 //END: DISPC "Hello world!"
011111_00000_00000_0000000110010001 //LDR label_a,R0 line: 4
011111_00001_00000_0000000110010001 //LDR label_b,R1 line: 5
011010_11_0001010_1000001_1000100_000 //START: DISPC "\nADD 17="
1000100_0100000_0110001_0110111_0000
0111101_0000000__000000000000000000 //END: DISPC "\nADD 17="
100000_00010_00000_00001_00000000000 //ADD R0,R1,R2 line: 9
011110_00001_00010_0000000000000000 //DISP R2,int line: 10
011111_00011_00000_0000000110001111 //LDR label_add,R3 line: 11
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 12
011100_00011_00100_0000000011111001 //BEQ R4,failedADD,R3 line: 13
011010_11_0001010_1010011_1010101_000 //START: DISPC "\nSUB 13="
1000010_0100000_0110001_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSUB 13="
100001_00010_00000_00001_00000000000 //SUB R0,R1,R2 line: 17
011110_00001_00010_0000000000000000 //DISP R2,int line: 18
011111_00011_00000_0000000110001000 //LDR label_sub,R3 line: 19
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 20
011100_00011_00100_0000000011110110 //BEQ R4,failedSUB,R3 line: 21
011010_11_0001010_1001101_1010101_000 //START: DISPC "\nMUL 30="
1001100_0100000_0110011_0110000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nMUL 30="
100010_00010_00000_00001_00000000000 //MUL R0,R1,R2 line: 25
011110_00001_00010_0000000000000000 //DISP R2,int line: 26
011111_00011_00000_0000000110000001 //LDR label_mul,R3 line: 27
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 28
011100_00011_00100_0000000011110011 //BEQ R4,failedMUL,R3 line: 29
011010_11_0001010_1000100_1001001_000 //START: DISPC "\nDIV 7="
1010110_0100000_0110111_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nDIV 7="
100011_00010_00000_00001_00000000000 //DIV R0,R1,R2 line: 33
011110_00001_00010_0000000000000000 //DISP R2,int line: 34
011111_00011_00000_0000000101111010 //LDR label_div,R3 line: 35
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 36
011100_00011_00100_0000000011110000 //BEQ R4,failedDIV,R3 line: 37
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPEQ 0="
1010000_1000101_1010001_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPEQ 0="
100100_00010_00000_00001_00000000000 //CMPEQ R0,R1,R2 line: 41
011110_00001_00010_0000000000000000 //DISP R2,int line: 42
011111_00011_00000_0000000101111001 //LDR label_0,R3 line: 43
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 44
011100_00011_00100_0000000011101101 //BEQ R4,failedCMPEQ,R3 line: 45
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPEQ 1="
1010000_1000101_1010001_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPEQ 1="
100100_00010_00001_00001_00000000000 //CMPEQ R1,R1,R2 line: 49
011110_00001_00010_0000000000000000 //DISP R2,int line: 50
011111_00011_00000_0000000101110010 //LDR label_1,R3 line: 51
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 52
011100_00011_00100_0000000011100101 //BEQ R4,failedCMPEQ,R3 line: 53
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLT 0="
1010000_1001100_1010100_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPLT 0="
100101_00010_00000_00001_00000000000 //CMPLT R0,R1,R2 line: 57
011110_00001_00010_0000000000000000 //DISP R2,int line: 58
011111_00011_00000_0000000101101001 //LDR label_0,R3 line: 59
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 60
011100_00011_00100_0000000011100010 //BEQ R4,failedCMPLT,R3 line: 61
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLT 1="
1010000_1001100_1010100_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLT 1="
100101_00010_00001_00000_00000000000 //CMPLT R1,R0,R2 line: 65
011110_00001_00010_0000000000000000 //DISP R2,int line: 66
011111_00011_00000_0000000101100010 //LDR label_1,R3 line: 67
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 68
011100_00011_00100_0000000011011010 //BEQ R4,failedCMPLT,R3 line: 69
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 0="
1010000_1001100_1000101_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 0="
100110_00010_00000_00001_00000000000 //CMPLE R0,R1,R2 line: 73
011110_00001_00010_0000000000000000 //DISP R2,int line: 74
011111_00011_00000_0000000101011001 //LDR label_0,R3 line: 75
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 76
011100_00011_00100_0000000011010111 //BEQ R4,failedCMPLE,R3 line: 77
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 1="
1010000_1001100_1000101_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 1="
100110_00010_00000_00000_00000000000 //CMPLE R0,R0,R2 line: 81
011110_00001_00010_0000000000000000 //DISP R2,int line: 82
011111_00011_00000_0000000101010010 //LDR label_1,R3 line: 83
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 84
011100_00011_00100_0000000011001111 //BEQ R4,failedCMPLE,R3 line: 85
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 1="
1010000_1001100_1000101_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 1="
100110_00010_00001_00000_00000000000 //CMPLE R1,R0,R2 line: 89
011110_00001_00010_0000000000000000 //DISP R2,int line: 90
011111_00011_00000_0000000101001010 //LDR label_1,R3 line: 91
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 92
011100_00011_00100_0000000011000111 //BEQ R4,failedCMPLE,R3 line: 93
011010_11_0001010_1000001_1001110_000 //START: DISPC "\nAND 2="
1000100_0100000_0110010_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nAND 2="
101000_00010_00000_00001_00000000000 //AND R0,R1,R2 line: 97
011110_00001_00010_0000000000000000 //DISP R2,int line: 98
011111_00011_00000_0000000100110110 //LDR label_and,R3 line: 99
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 100
011100_00011_00100_0000000011000100 //BEQ R4,failedAND,R3 line: 101
011010_11_0001010_1001111_1010010_000 //START: DISPC "\nOR 15="
0100000_0110001_0110101_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nOR 15="
101001_00010_00000_00001_00000000000 //OR R0,R1,R2 line: 105
011110_00001_00010_0000000000000000 //DISP R2,int line: 106
011111_00011_00000_0000000100101101 //LDR label_or,R3 line: 107
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 108
011100_00011_00100_0000000011000001 //BEQ R4,failedOR,R3 line: 109
011010_11_0001010_1011000_1001111_000 //START: DISPC "\nXOR 13="
1010010_0100000_0110001_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nXOR 13="
101010_00010_00000_00001_00000000000 //XOR R0,R1,R2 line: 113
011110_00001_00010_0000000000000000 //DISP R2,int line: 114
011111_00011_00000_0000000100101011 //LDR label_xor,R3 line: 115
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 116
011100_00011_00100_0000000010111110 //BEQ R4,failedXOR,R3 line: 117
011010_11_0001010_1011000_1001110_000 //START: DISPC "\nXNOR -14="
1001111_1010010_0100000_0101101_0000
0110001_0110100_0111101_0000000_0000 //END: DISPC "\nXNOR -14="
101011_00010_00000_00001_00000000000 //XNOR R0,R1,R2 line: 121
011110_00001_00010_0000000000000000 //DISP R2,int line: 122
011111_00011_00000_0000000100101000 //LDR label_xnor,R3 line: 123
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 124
011100_00011_00100_0000000010111011 //BEQ R4,failedXNOR,R3 line: 125
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHL 60="
1001100_0100000_0110110_0110000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSHL 60="
101100_00010_00000_00001_00000000000 //SHL R0,R1,R2 line: 129
011110_00001_00010_0000000000000000 //DISP R2,int line: 130
011111_00011_00000_0000000100011100 //LDR label_shl,R3 line: 131
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 132
011100_00011_00100_0000000010111000 //BEQ R4,failedSHL,R3 line: 133
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHR 3="
1010010_0100000_0110011_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nSHR 3="
101101_00010_00000_00001_00000000000 //SHR R0,R1,R2 line: 137
011110_00001_00010_0000000000000000 //DISP R2,int line: 138
011111_00011_00000_0000000100010101 //LDR label_shr,R3 line: 139
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 140
011100_00011_00100_0000000010110101 //BEQ R4,failedSHR,R3 line: 141
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRA 3="
1000001_0100000_0110011_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nSRA 3="
101110_00010_00000_00001_00000000000 //SRA R0,R1,R2 line: 145
011110_00001_00010_0000000000000000 //DISP R2,int line: 146
011111_00011_00000_0000000100001101 //LDR label_shr,R3 line: 147
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 148
011100_00011_00100_0000000010110010 //BEQ R4,failedSRA,R3 line: 149
011111_00000_00000_0000000100000001 //LDR label_neg,R0 line: 150
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRA -4="
1000001_0100000_0101101_0110100_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSRA -4="
101110_00010_00000_00001_00000000000 //SRA R0,R1,R2 line: 154
011110_00001_00010_0000000000000000 //DISP R2,int line: 155
011111_00011_00000_0000000100000110 //LDR label_sra_neg,R3 line: 156
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 157
011100_00011_00100_0000000010101001 //BEQ R4,failedSRA,R3 line: 158
011111_00000_00000_0000000011110110 //LDR label_a,R0 line: 159
011010_11_0001010_1000001_1001110_000 //START: DISPC "\nANDC 2="
1000100_1000011_0100000_0110010_0000
0111101_0000000__000000000000000000 //END: DISPC "\nANDC 2="
111000_00010_00000_0000000000000010 //ANDC R0,2,R2 line: 163
011110_00001_00010_0000000000000000 //DISP R2,int line: 164
011111_00011_00000_0000000011110100 //LDR label_and,R3 line: 165
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 166
011100_00011_00100_0000000011001011 //BEQ R4,failedANDC,R3 line: 167
011010_11_0001010_1001111_1010010_000 //START: DISPC "\nORC 15="
1000011_0100000_0110001_0110101_0000
0111101_0000000__000000000000000000 //END: DISPC "\nORC 15="
111001_00010_00000_0000000000000010 //ORC R0,2,R2 line: 171
011110_00001_00010_0000000000000000 //DISP R2,int line: 172
011111_00011_00000_0000000011101011 //LDR label_or,R3 line: 173
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 174
011100_00011_00100_0000000011001000 //BEQ R4,failedORC,R3 line: 175
011010_11_0001010_1011000_1001111_000 //START: DISPC "\nXORC 13="
1010010_1000011_0100000_0110001_0000
0110011_0111101_0000000__00000000000 //END: DISPC "\nXORC 13="
111010_00010_00000_0000000000000010 //XORC R0,2,R2 line: 179
011110_00001_00010_0000000000000000 //DISP R2,int line: 180
011111_00011_00000_0000000011101001 //LDR label_xor,R3 line: 181
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 182
011100_00011_00100_0000000011000101 //BEQ R4,failedXORC,R3 line: 183
011010_11_0001010_1011000_1001110_000 //START: DISPC "\nXNORC -14="
1001111_1010010_1000011_0100000_0000
0101101_0110001_0110100_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nXNORC -14="
111011_00010_00000_0000000000000010 //XNORC R0,2,R2 line: 188
011110_00001_00010_0000000000000000 //DISP R2,int line: 189
011111_00011_00000_0000000011100101 //LDR label_xnor,R3 line: 190
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 191
011100_00011_00100_0000000011000001 //BEQ R4,failedXNORC,R3 line: 192
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHLC 60="
1001100_1000011_0100000_0110110_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nSHLC 60="
111100_00010_00000_0000000000000010 //SHLC R0,2,R2 line: 196
011110_00001_00010_0000000000000000 //DISP R2,int line: 197
011111_00011_00000_0000000011011001 //LDR label_shl,R3 line: 198
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 199
011100_00011_00100_0000000010111110 //BEQ R4,failedSHLC,R3 line: 200
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHRC 3="
1010010_1000011_0100000_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSHRC 3="
111101_00010_00000_0000000000000010 //SHRC R0,2,R2 line: 204
011110_00001_00010_0000000000000000 //DISP R2,int line: 205
011111_00011_00000_0000000011010010 //LDR label_shr,R3 line: 206
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 207
011100_00011_00100_0000000010111011 //BEQ R4,failedSHRC,R3 line: 208
011111_00000_00000_0000000011000100 //LDR label_a,R0 line: 209
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRAC 3="
1000001_1000011_0100000_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSRAC 3="
111110_00010_00000_0000000000000010 //SRAC R0,2,R2 line: 213
011110_00001_00010_0000000000000000 //DISP R2,int line: 214
011111_00011_00000_0000000011001010 //LDR label_sra,R3 line: 215
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 216
011100_00011_00100_0000000010110111 //BEQ R4,failedSRAC,R3 line: 217
011111_00000_00000_0000000010111101 //LDR label_neg,R0 line: 218
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRAC -4="
1000001_1000011_0100000_0101101_0000
0110100_0111101_0000000__00000000000 //END: DISPC "\nSRAC -4="
111110_00010_00000_0000000000000010 //SRAC R0,2,R2 line: 222
011110_00001_00010_0000000000000000 //DISP R2,int line: 223
011111_00011_00000_0000000011000010 //LDR label_sra_neg,R3 line: 224
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 225
011100_00011_00100_0000000010101110 //BEQ R4,failedSRAC,R3 line: 226
011010_11_0001010_1010000_1100001_000 //START: DISPC "\nPassed all tests\n"
1110011_1110011_1100101_1100100_0000
0100000_1100001_1101100_1101100_0000
0100000_1110100_1100101_1110011_0000
1110100_1110011_0001010_0000000_0000 //END: DISPC "\nPassed all tests\n"
000001_00000_00000_0000000000000000 //trap line: 232
011010_11_0001010_1000110_1100001_000 //START: failedLD: DISPC "\nFailed LD\n"
1101001_1101100_1100101_1100100_0000
0100000_1001100_1000100_0001010_0000
0000000__0000000000000000000000000 //END: failedLD: DISPC "\nFailed LD\n"
000001_00000_00000_0000000000000000 //trap line: 237
011010_11_0001010_1000110_1100001_000 //START: failedST: DISPC "\nFailed ST\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010100_0001010_0000
0000000__0000000000000000000000000 //END: failedST: DISPC "\nFailed ST\n"
000001_00000_00000_0000000000000000 //trap line: 242
011010_11_0001010_1000110_1100001_000 //START: failedJMP: DISPC "\nFailed JMP\n"
1101001_1101100_1100101_1100100_0000
0100000_1001010_1001101_1010000_0000
0001010_0000000__000000000000000000 //END: failedJMP: DISPC "\nFailed JMP\n"
000001_00000_00000_0000000000000000 //trap line: 247
011010_11_0001010_1000110_1100001_000 //START: faileDBEQ: DISPC "\nFailed BEQ\n"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1000101_1010001_0000
0001010_0000000__000000000000000000 //END: faileDBEQ: DISPC "\nFailed BEQ\n"
000001_00000_00000_0000000000000000 //trap line: 252
011010_11_0001010_1000110_1100001_000 //START: faileDBNE: DISPC "\nFailed BNE\n"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1001110_1000101_0000
0001010_0000000__000000000000000000 //END: faileDBNE: DISPC "\nFailed BNE\n"
000001_00000_00000_0000000000000000 //trap line: 257
011010_11_0001010_1000110_1100001_000 //START: failedLDR: DISPC "\nFailed LDR\n"
1101001_1101100_1100101_1100100_0000
0100000_1001100_1000100_1010010_0000
0001010_0000000__000000000000000000 //END: failedLDR: DISPC "\nFailed LDR\n"
000001_00000_00000_0000000000000000 //trap line: 262
011010_11_0001010_1000110_1100001_000 //START: failedADD: DISPC "\nFailed ADD\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1000100_1000100_0000
0001010_0000000__000000000000000000 //END: failedADD: DISPC "\nFailed ADD\n"
000001_00000_00000_0000000000000000 //trap line: 267
011010_11_0001010_1000110_1100001_000 //START: failedSUB: DISPC "\nFailed SUB\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010101_1000010_0000
0001010_0000000__000000000000000000 //END: failedSUB: DISPC "\nFailed SUB\n"
000001_00000_00000_0000000000000000 //trap line: 272
011010_11_0001010_1000110_1100001_000 //START: failedMUL: DISPC "\nFailed MUL\n"
1101001_1101100_1100101_1100100_0000
0100000_1001101_1010101_1001100_0000
0001010_0000000__000000000000000000 //END: failedMUL: DISPC "\nFailed MUL\n"
000001_00000_00000_0000000000000000 //trap line: 277
011010_11_0001010_1000110_1100001_000 //START: failedDIV: DISPC "\nFailed DIV\n"
1101001_1101100_1100101_1100100_0000
0100000_1000100_1001001_1010110_0000
0001010_0000000__000000000000000000 //END: failedDIV: DISPC "\nFailed DIV\n"
000001_00000_00000_0000000000000000 //trap line: 282
011010_11_0001010_1000110_1100001_000 //START: failedCMPEQ: DISPC "\nFailed CMPEQ\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1000101_1010001_0001010_0000000_0000 //END: failedCMPEQ: DISPC "\nFailed CMPEQ\n"
000001_00000_00000_0000000000000000 //trap line: 287
011010_11_0001010_1000110_1100001_000 //START: failedCMPLT: DISPC "\nFailed CMPLT\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1010100_0001010_0000000_0000 //END: failedCMPLT: DISPC "\nFailed CMPLT\n"
000001_00000_00000_0000000000000000 //trap line: 292
011010_11_0001010_1000110_1100001_000 //START: failedCMPLE: DISPC "\nFailed CMPLE\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1000101_0001010_0000000_0000 //END: failedCMPLE: DISPC "\nFailed CMPLE\n"
000001_00000_00000_0000000000000000 //trap line: 297
011010_11_0001010_1000110_1100001_000 //START: failedAND: DISPC "\nFailed AND\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1001110_1000100_0000
0001010_0000000__000000000000000000 //END: failedAND: DISPC "\nFailed AND\n"
000001_00000_00000_0000000000000000 //trap line: 302
011010_11_0001010_1000110_1100001_000 //START: failedOR: DISPC "\nFailed OR\n"
1101001_1101100_1100101_1100100_0000
0100000_1001111_1010010_0001010_0000
0000000__0000000000000000000000000 //END: failedOR: DISPC "\nFailed OR\n"
000001_00000_00000_0000000000000000 //trap line: 307
011010_11_0001010_1000110_1100001_000 //START: failedXOR: DISPC "\nFailed XOR\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001111_1010010_0000
0001010_0000000__000000000000000000 //END: failedXOR: DISPC "\nFailed XOR\n"
000001_00000_00000_0000000000000000 //trap line: 312
011010_11_0001010_1000110_1100001_000 //START: failedXNOR: DISPC "\nFailed XNOR\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001110_1001111_0000
1010010_0001010_0000000__00000000000 //END: failedXNOR: DISPC "\nFailed XNOR\n"
000001_00000_00000_0000000000000000 //trap line: 317
011010_11_0001010_1000110_1100001_000 //START: failedSHL: DISPC "\nFailed SHL\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1001100_0000
0001010_0000000__000000000000000000 //END: failedSHL: DISPC "\nFailed SHL\n"
000001_00000_00000_0000000000000000 //trap line: 322
011010_11_0001010_1000110_1100001_000 //START: failedSHR: DISPC "\nFailed SHR\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1010010_0000
0001010_0000000__000000000000000000 //END: failedSHR: DISPC "\nFailed SHR\n"
000001_00000_00000_0000000000000000 //trap line: 327
011010_11_0001010_1000110_1100001_000 //START: failedSRA: DISPC "\nFailed SRA\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010010_1000001_0000
0001010_0000000__000000000000000000 //END: failedSRA: DISPC "\nFailed SRA\n"
000001_00000_00000_0000000000000000 //trap line: 332
011010_11_0001010_1000110_1100001_000 //START: failedADDC: DISPC "\nFailed ADDC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1000100_1000100_0000
1000011_0001010_0000000__00000000000 //END: failedADDC: DISPC "\nFailed ADDC\n"
000001_00000_00000_0000000000000000 //trap line: 337
011010_11_0001010_1000110_1100001_000 //START: failedSUBC: DISPC "\nFailed SUBC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010101_1000010_0000
1000011_0001010_0000000__00000000000 //END: failedSUBC: DISPC "\nFailed SUBC\n"
000001_00000_00000_0000000000000000 //trap line: 342
011010_11_0001010_1000110_1100001_000 //START: failedMULC: DISPC "\nFailed MULC\n"
1101001_1101100_1100101_1100100_0000
0100000_1001101_1010101_1001100_0000
1000011_0001010_0000000__00000000000 //END: failedMULC: DISPC "\nFailed MULC\n"
000001_00000_00000_0000000000000000 //trap line: 347
011010_11_0001010_1000110_1100001_000 //START: failedDIVC: DISPC "\nFailed DIVC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000100_1001001_1010110_0000
1000011_0001010_0000000__00000000000 //END: failedDIVC: DISPC "\nFailed DIVC\n"
000001_00000_00000_0000000000000000 //trap line: 352
011010_11_0001010_1000110_1100001_000 //START: failedCMPEQC: DISPC "\nFailed CMPEQC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1000101_1010001_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPEQC: DISPC "\nFailed CMPEQC\n"
000001_00000_00000_0000000000000000 //trap line: 358
011010_11_0001010_1000110_1100001_000 //START: failedCMPLTC: DISPC "\nFailed CMPLTC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1010100_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPLTC: DISPC "\nFailed CMPLTC\n"
000001_00000_00000_0000000000000000 //trap line: 364
011010_11_0001010_1000110_1100001_000 //START: failedCMPLEC: DISPC "\nFailed CMPLEC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1000101_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPLEC: DISPC "\nFailed CMPLEC\n"
000001_00000_00000_0000000000000000 //trap line: 370
011010_11_0001010_1000110_1100001_000 //START: failedANDC: DISPC "\nFailed ANDC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1001110_1000100_0000
1000011_0001010_0000000__00000000000 //END: failedANDC: DISPC "\nFailed ANDC\n"
000001_00000_00000_0000000000000000 //trap line: 375
011010_11_0001010_1000110_1100001_000 //START: failedORC: DISPC "\nFailed ORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1001111_1010010_1000011_0000
0001010_0000000__000000000000000000 //END: failedORC: DISPC "\nFailed ORC\n"
000001_00000_00000_0000000000000000 //trap line: 380
011010_11_0001010_1000110_1100001_000 //START: failedXORC: DISPC "\nFailed XORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001111_1010010_0000
1000011_0001010_0000000__00000000000 //END: failedXORC: DISPC "\nFailed XORC\n"
000001_00000_00000_0000000000000000 //trap line: 385
011010_11_0001010_1000110_1100001_000 //START: failedXNORC: DISPC "\nFailed XNORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001110_1001111_0000
1010010_1000011_0001010_0000000_0000 //END: failedXNORC: DISPC "\nFailed XNORC\n"
000001_00000_00000_0000000000000000 //trap line: 390
011010_11_0001010_1000110_1100001_000 //START: failedSHLC: DISPC "\nFailed SHLC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1001100_0000
1000011_0001010_0000000__00000000000 //END: failedSHLC: DISPC "\nFailed SHLC\n"
000001_00000_00000_0000000000000000 //trap line: 395
011010_11_0001010_1000110_1100001_000 //START: failedSHRC: DISPC "\nFailed SHRC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1010010_0000
1000011_0001010_0000000__00000000000 //END: failedSHRC: DISPC "\nFailed SHRC\n"
000001_00000_00000_0000000000000000 //trap line: 400
011010_11_0001010_1000110_1100001_000 //START: failedSRAC: DISPC "\nFailed SRAC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010010_1000001_0000
1000011_0001010_0000000__00000000000 //END: failedSRAC: DISPC "\nFailed SRAC\n"
000001_00000_00000_0000000000000000 //trap line: 405
00000000000000000000000000001111 //label_a: DB 15 line: 406
00000000000000000000000000000010 //label_b: DB 2 line: 407
11111111111111111111111111110001 //label_neg: DB -15 line: 408
00000000000000000000000000001111 //label_or: DB 15 line: 409
00000000000000000000000000000010 //label_and: DB 2 line: 410
00000000000000000000000000010001 //label_add: DB 17 line: 411
00000000000000000000000000001101 //label_sub: DB 13 line: 412
00000000000000000000000000011110 //label_mul: DB 30 line: 413
00000000000000000000000000000111 //label_div: DB 7 line: 414
00000000000000000000000000001101 //label_xor: DB 13 line: 415
00000000000000000000000000111100 //label_shl: DB 60 line: 416
00000000000000000000000000000011 //label_shr: DB 3 line: 417
00000000000000000000000000000011 //label_sra: DB 3 line: 418
11111111111111111111111111111100 //label_sra_neg: DB -4 line: 419
11111111111111111111111111110010 //label_xnor: DB -14 line: 420
00000000000000000000000000000000 //label_0: DB 0 line: 421
00000000000000000000000000000001 //label_1: DB 1 line: 422
