// Seed: 501122363
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_2 - "";
  tri0 id_8, id_9 = id_3 & -1;
  wire id_10;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  tri  id_4,
    input  tri1 id_5,
    input  tri0 id_6
);
  wire id_8, id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10
  );
  wire id_11;
  wire id_12;
endmodule
