#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002dc69d7e1f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002dc69d7e380 .scope module, "tb_rom_64x8" "tb_rom_64x8" 3 30;
 .timescale 0 0;
v000002dc69db5250_0 .var "addr", 5 0;
v000002dc69db52f0_0 .var "clk", 0 0;
v000002dc69db5390_0 .net "data", 7 0, v000002dc69db5070_0;  1 drivers
v000002dc69db5430_0 .var "reset", 0 0;
S_000002dc69d7bb10 .scope module, "dut" "rom64x8" 3 39, 3 2 0, S_000002dc69d7e380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "addr";
    .port_info 3 /OUTPUT 8 "data";
v000002dc69d76a10_0 .net "addr", 5 0, v000002dc69db5250_0;  1 drivers
v000002dc69d7bed0_0 .net "clk", 0 0, v000002dc69db52f0_0;  1 drivers
v000002dc69db5070_0 .var "data", 7 0;
v000002dc69db5110_0 .net "reset", 0 0, v000002dc69db5430_0;  1 drivers
v000002dc69db51b0 .array "rom", 63 0, 7 0;
E_000002dc69d78990/0 .event negedge, v000002dc69db5110_0;
E_000002dc69d78990/1 .event posedge, v000002dc69d7bed0_0;
E_000002dc69d78990 .event/or E_000002dc69d78990/0, E_000002dc69d78990/1;
S_000002dc69d7bca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 13, 3 13 0, S_000002dc69d7bb10;
 .timescale 0 0;
v000002dc69d7be30_0 .var/i "i", 31 0;
    .scope S_000002dc69d7bb10;
T_0 ;
    %fork t_1, S_000002dc69d7bca0;
    %jmp t_0;
    .scope S_000002dc69d7bca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002dc69d7be30_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002dc69d7be30_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002dc69d7be30_0;
    %pad/s 8;
    %ix/getv/s 4, v000002dc69d7be30_0;
    %store/vec4a v000002dc69db51b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002dc69d7be30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002dc69d7be30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000002dc69d7bb10;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_000002dc69d7bb10;
T_1 ;
    %wait E_000002dc69d78990;
    %load/vec4 v000002dc69db5110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002dc69db5070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002dc69d76a10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000002dc69db51b0, 4;
    %assign/vec4 v000002dc69db5070_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002dc69d7e380;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dc69db52f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dc69db5430_0, 0, 1;
    %vpi_call/w 3 51 "$monitor", "At time %t, clk=%b, reset=%b, addr = %d, data = %d", $time, v000002dc69db52f0_0, v000002dc69db5430_0, v000002dc69db5250_0, v000002dc69db5390_0 {0 0 0};
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002dc69db5250_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v000002dc69db5250_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000002dc69db5250_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dc69db5430_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 50, 0, 6;
    %store/vec4 v000002dc69db5250_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 61, 0, 6;
    %store/vec4 v000002dc69db5250_0, 0, 6;
    %delay 10, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002dc69d7e380;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000002dc69db52f0_0;
    %inv;
    %store/vec4 v000002dc69db52f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "Verilog\64x8rom.v";
