and r0, r1, r2, lsl #1 
tst r0, r2 
mvnne r1, r0 
mvneq r1, r0 
add r3, r1, r1, lsl #12 
