initSidebarItems({"constant":[["PCIE_CAP_IRQ_NUM_SHIFT",""],["PCIE_CAP_LEN",""],["PCIE_CAP_SLOT_SHIFT",""],["PCIE_CAP_VERSION",""],["PCIE_DEVCAP_RBER",""],["PCIE_LINK_2_5GT",""],["PCIE_LINK_X1",""],["PCIE_ROOTCTL_OFFSET",""],["PCIE_ROOTCTL_PME_ENABLE",""],["PCIE_ROOTSTA_OFFSET",""],["PCIE_ROOTSTA_PME_PENDING",""],["PCIE_ROOTSTA_PME_REQ_ID_MASK",""],["PCIE_ROOTSTA_PME_STATUS",""],["PCIE_SLTCAP_ABP",""],["PCIE_SLTCAP_AIP",""],["PCIE_SLTCAP_HPC",""],["PCIE_SLTCAP_HPS",""],["PCIE_SLTCAP_PIP",""],["PCIE_SLTCTL_ABPE",""],["PCIE_SLTCTL_AIC_OFF",""],["PCIE_SLTCTL_CCIE",""],["PCIE_SLTCTL_HPIE",""],["PCIE_SLTCTL_OFFSET",""],["PCIE_SLTCTL_PDCE",""],["PCIE_SLTCTL_PIC_OFF",""],["PCIE_SLTSTA_ABP",""],["PCIE_SLTSTA_CC",""],["PCIE_SLTSTA_DLLSC",""],["PCIE_SLTSTA_OFFSET",""],["PCIE_SLTSTA_PDC",""],["PCIE_SLTSTA_PDS",""],["PCIE_SLTSTA_PFD",""],["PCIE_TYPE_SHIFT",""],["PMC_CAP_CONTROL_STATE_OFFSET",""],["PMC_CAP_PME_SUPPORT_D0",""],["PMC_CAP_PME_SUPPORT_D3_COLD",""],["PMC_CAP_PME_SUPPORT_D3_HOT",""],["PMC_CAP_VERSION",""],["PMC_PME_ENABLE",""],["PMC_PME_STATUS",""],["PMC_POWER_STATE_D0",""],["PMC_POWER_STATE_D3",""],["PMC_POWER_STATE_MASK",""]],"enum":[["PciDevicePower",""],["PcieDevicePortType",""]],"mod":[["pci_bridge",""],["pcie_device",""],["pcie_host",""],["pcie_port",""],["pcie_rp",""],["pcie_switch",""]]});