

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Fri Nov  8 14:41:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	3  / (exitcond)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 7 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 8 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 9 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = zext i16 %input_height_read to i32" [layers_c/up_sampling2d.cpp:15]   --->   Operation 12 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = zext i16 %input_width_read to i32" [layers_c/up_sampling2d.cpp:15]   --->   Operation 13 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = zext i16 %output_height_read to i32" [layers_c/up_sampling2d.cpp:15]   --->   Operation 14 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_4 = zext i16 %output_width_read to i32" [layers_c/up_sampling2d.cpp:15]   --->   Operation 15 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/up_sampling2d.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:15]   --->   Operation 18 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:15]   --->   Operation 19 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_3" [layers_c/up_sampling2d.cpp:15]   --->   Operation 20 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_1" [layers_c/up_sampling2d.cpp:15]   --->   Operation 21 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_d, %output_depth_read" [layers_c/up_sampling2d.cpp:10]   --->   Operation 22 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%out_d_1 = add i16 %out_d, 1" [layers_c/up_sampling2d.cpp:10]   --->   Operation 23 'add' 'out_d_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader4.preheader" [layers_c/up_sampling2d.cpp:10]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/up_sampling2d.cpp:11]   --->   Operation 25 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ %out_h_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 27 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_h, %output_height_read" [layers_c/up_sampling2d.cpp:11]   --->   Operation 28 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.07ns)   --->   "%out_h_1 = add i16 %out_h, 1" [layers_c/up_sampling2d.cpp:11]   --->   Operation 29 'add' 'out_h_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/up_sampling2d.cpp:11]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%div = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:15]   --->   Operation 31 'partselect' 'div' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9 = zext i15 %div to i32" [layers_c/up_sampling2d.cpp:15]   --->   Operation 32 'zext' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %out_h to i32" [layers_c/up_sampling2d.cpp:15]   --->   Operation 33 'zext' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_9, %phi_mul" [layers_c/up_sampling2d.cpp:15]   --->   Operation 34 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_s, %phi_mul2" [layers_c/up_sampling2d.cpp:15]   --->   Operation 35 'add' 'tmp2' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 37 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_2, %tmp" [layers_c/up_sampling2d.cpp:15]   --->   Operation 37 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_4, %tmp2" [layers_c/up_sampling2d.cpp:15]   --->   Operation 38 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/up_sampling2d.cpp:13]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %out_w, %output_width_read" [layers_c/up_sampling2d.cpp:13]   --->   Operation 41 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (2.07ns)   --->   "%out_w_1 = add i16 %out_w, 1" [layers_c/up_sampling2d.cpp:13]   --->   Operation 42 'add' 'out_w_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %1" [layers_c/up_sampling2d.cpp:13]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%div1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:15]   --->   Operation 44 'partselect' 'div1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = zext i15 %div1 to i32" [layers_c/up_sampling2d.cpp:15]   --->   Operation 45 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.55ns)   --->   "%tmp_10 = add i32 %tmp_8, %tmp1" [layers_c/up_sampling2d.cpp:15]   --->   Operation 46 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = sext i32 %tmp_10 to i64" [layers_c/up_sampling2d.cpp:15]   --->   Operation 47 'sext' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_ar_1 = getelementptr [3136 x i16]* @SeparableConv2D_3_ar, i64 0, i64 %tmp_11" [layers_c/up_sampling2d.cpp:15]   --->   Operation 48 'getelementptr' 'SeparableConv2D_3_ar_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_ar_2 = load i16* %SeparableConv2D_3_ar_1, align 2" [layers_c/up_sampling2d.cpp:15]   --->   Operation 49 'load' 'SeparableConv2D_3_ar_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_12 = zext i16 %out_w to i32" [layers_c/up_sampling2d.cpp:15]   --->   Operation 50 'zext' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.55ns)   --->   "%tmp_13 = add i32 %tmp_12, %tmp3" [layers_c/up_sampling2d.cpp:15]   --->   Operation 51 'add' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 52 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 53 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_ar_2 = load i16* %SeparableConv2D_3_ar_1, align 2" [layers_c/up_sampling2d.cpp:15]   --->   Operation 53 'load' 'SeparableConv2D_3_ar_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14 = sext i32 %tmp_13 to i64" [layers_c/up_sampling2d.cpp:15]   --->   Operation 54 'sext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%UpSampling2D_1_array_1 = getelementptr [12544 x i16]* @UpSampling2D_1_array, i64 0, i64 %tmp_14" [layers_c/up_sampling2d.cpp:15]   --->   Operation 55 'getelementptr' 'UpSampling2D_1_array_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (3.25ns)   --->   "store i16 %SeparableConv2D_3_ar_2, i16* %UpSampling2D_1_array_1, align 2" [layers_c/up_sampling2d.cpp:15]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/up_sampling2d.cpp:13]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/up_sampling2d.cpp:10) [19]  (1.77 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('phi_mul', layers_c/up_sampling2d.cpp:15) with incoming values : ('next_mul', layers_c/up_sampling2d.cpp:15) [20]  (0 ns)
	'add' operation ('next_mul', layers_c/up_sampling2d.cpp:15) [23]  (2.55 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/up_sampling2d.cpp:11) [30]  (0 ns)
	'add' operation ('tmp', layers_c/up_sampling2d.cpp:15) [38]  (2.55 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', layers_c/up_sampling2d.cpp:15) [39]  (8.51 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', layers_c/up_sampling2d.cpp:13) [44]  (0 ns)
	'add' operation ('tmp_10', layers_c/up_sampling2d.cpp:15) [51]  (2.55 ns)
	'getelementptr' operation ('SeparableConv2D_3_ar_1', layers_c/up_sampling2d.cpp:15) [53]  (0 ns)
	'load' operation ('SeparableConv2D_3_ar_2', layers_c/up_sampling2d.cpp:15) on array 'SeparableConv2D_3_ar' [54]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('SeparableConv2D_3_ar_2', layers_c/up_sampling2d.cpp:15) on array 'SeparableConv2D_3_ar' [54]  (3.25 ns)
	'store' operation (layers_c/up_sampling2d.cpp:15) of variable 'SeparableConv2D_3_ar_2', layers_c/up_sampling2d.cpp:15 on array 'UpSampling2D_1_array' [59]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
