// Seed: 1620203163
module module_0 (
    input wire id_0,
    output wire id_1,
    input wire id_2,
    output tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wor id_7,
    input wire id_8
);
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wand id_6
);
  wire id_8;
  assign id_1 = 1'b0;
  module_0(
      id_2, id_6, id_5, id_1, id_6, id_4, id_1, id_6, id_0
  );
endmodule
