Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun 27 11:14:19 2024
| Host         : DESKTOP-FFIISC0 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/CNN_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------+
|      Characteristics      |                   Path #1                   |
+---------------------------+---------------------------------------------+
| Requirement               | 5.000                                       |
| Path Delay                | 4.019                                       |
| Logic Delay               | 1.296(33%)                                  |
| Net Delay                 | 2.723(67%)                                  |
| Clock Skew                | -0.052                                      |
| Slack                     | 0.360                                       |
| Clock Uncertainty         | 0.035                                       |
| Clock Relationship        | Safely Timed                                |
| Clock Delay Group         | Same Clock                                  |
| Logic Levels              | 0                                           |
| Routes                    | 1                                           |
| Logical Path              | RAMB36E2/CLKARDCLK-(201)-DSP_A_B_DATA/A[27] |
| Start Point Clock         | ap_clk                                      |
| End Point Clock           | ap_clk                                      |
| DSP Block                 | Seq                                         |
| RAM Registers             | DO_REG(0)-None                              |
| IO Crossings              | 1                                           |
| SLR Crossings             | 0                                           |
| PBlocks                   | 0                                           |
| High Fanout               | 201                                         |
| Dont Touch                | 0                                           |
| Mark Debug                | 0                                           |
| Start Point Pin Primitive | RAMB36E2/CLKARDCLK                          |
| End Point Pin Primitive   | DSP_A_B_DATA/A[27]                          |
| Start Point Pin           | ram0_reg_bram_0/CLKARDCLK                   |
| End Point Pin             | DSP_A_B_DATA_INST/A[27]                     |
+---------------------------+---------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+----+----+
| End Point Clock | Requirement |  0  |  1  | 4 |  5 |  9 |
+-----------------+-------------+-----+-----+---+----+----+
| ap_clk          | 5.000ns     | 348 | 530 | 1 | 98 | 23 |
+-----------------+-------------+-----+-----+---+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


