--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.598 ns
From           : B_R
To             : register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2
From Clock     : --
To Clock       : uIR6
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 24.968 ns
From           : register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst
To             : LD7
From Clock     : CLR
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 16.200 ns
From           : B_R
To             : LD4
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 5.549 ns
From           : C0
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
From Clock     : --
To Clock       : CLR
Failed Paths   : 0

Type           : Clock Setup: 'START'
Slack          : N/A
Required Time  : None
Actual Time    : 61.58 MHz ( period = 16.238 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2
From Clock     : START
To Clock       : START
Failed Paths   : 0

Type           : Clock Setup: 'uIR6'
Slack          : N/A
Required Time  : None
Actual Time    : 71.38 MHz ( period = 14.010 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2
From Clock     : uIR6
To Clock       : uIR6
Failed Paths   : 0

Type           : Clock Setup: 'CK_Consistant'
Slack          : N/A
Required Time  : None
Actual Time    : 71.64 MHz ( period = 13.959 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2
From Clock     : CK_Consistant
To Clock       : CK_Consistant
Failed Paths   : 0

Type           : Clock Setup: 'CLR'
Slack          : N/A
Required Time  : None
Actual Time    : 71.64 MHz ( period = 13.959 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2
From Clock     : CLR
To Clock       : CLR
Failed Paths   : 0

Type           : Clock Setup: 'CK_Single'
Slack          : N/A
Required Time  : None
Actual Time    : 71.64 MHz ( period = 13.959 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2
From Clock     : CK_Single
To Clock       : CK_Single
Failed Paths   : 0

Type           : Clock Setup: 'uIR5'
Slack          : N/A
Required Time  : None
Actual Time    : 72.00 MHz ( period = 13.888 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2
From Clock     : uIR5
To Clock       : uIR5
Failed Paths   : 0

Type           : Clock Setup: 'uIR4'
Slack          : N/A
Required Time  : None
Actual Time    : 72.70 MHz ( period = 13.756 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
From Clock     : uIR4
To Clock       : uIR4
Failed Paths   : 0

Type           : Clock Hold: 'START'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
To             : ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9
From Clock     : START
To Clock       : START
Failed Paths   : 342

Type           : Clock Hold: 'CK_Single'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
To             : ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9
From Clock     : CK_Single
To Clock       : CK_Single
Failed Paths   : 32

Type           : Clock Hold: 'CLR'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
To             : ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9
From Clock     : CLR
To Clock       : CLR
Failed Paths   : 32

Type           : Clock Hold: 'CK_Consistant'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3
To             : ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9
From Clock     : CK_Consistant
To Clock       : CK_Consistant
Failed Paths   : 32

Type           : Clock Hold: 'uIR6'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
From Clock     : uIR6
To Clock       : uIR6
Failed Paths   : 24

Type           : Clock Hold: 'uIR4'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
From Clock     : uIR4
To Clock       : uIR4
Failed Paths   : 22

Type           : Clock Hold: 'uIR5'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
From Clock     : uIR5
To Clock       : uIR5
Failed Paths   : 23

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 507

--------------------------------------------------------------------------------------

