Analysis & Synthesis report for sm_tester
Thu Sep 24 15:51:40 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |sm_tester|SIM:inst2|VB_STATE
 10. State Machine - |sm_tester|SIM:inst2|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated
 17. Source assignments for SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated
 18. Source assignments for SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated
 19. Parameter Settings for User Entity Instance: SIM:inst2|altsyncram:vbuffer
 20. Parameter Settings for User Entity Instance: SIM:inst2|altsyncram:charrom
 21. Parameter Settings for User Entity Instance: SIM:inst2|altsyncram:vectors
 22. Parameter Settings for User Entity Instance: clkgen:inst6|altpll:altpll_component
 23. altsyncram Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "SIM:inst2|VGA_SYNC:vga"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 24 15:51:40 2015         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; sm_tester                                     ;
; Top-level Entity Name              ; sm_tester                                     ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 359                                           ;
;     Total combinational functions  ; 332                                           ;
;     Dedicated logic registers      ; 214                                           ;
; Total registers                    ; 214                                           ;
; Total pins                         ; 46                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 11,456                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; sm_tester          ; sm_tester          ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                               ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+
; clkgen.vhd                       ; yes             ; User Wizard-Generated File               ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/clkgen.vhd             ;
; vga_sync.vhd                     ; yes             ; User VHDL File                           ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/vga_sync.vhd           ;
; sim.vhd                          ; yes             ; User VHDL File                           ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sim.vhd                ;
; sm_tester.bdf                    ; yes             ; User Block Diagram/Schematic File        ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sm_tester.bdf          ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/appl/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                                           ;
; db/altsyncram_spr1.tdf           ; yes             ; Auto-Generated Megafunction              ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_spr1.tdf ;
; vbuffer.mif                      ; yes             ; Auto-Found Memory Initialization File    ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/vbuffer.mif            ;
; db/altsyncram_vpo1.tdf           ; yes             ; Auto-Generated Megafunction              ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_vpo1.tdf ;
; charrom.mif                      ; yes             ; Auto-Found Memory Initialization File    ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/charrom.mif            ;
; db/altsyncram_voo1.tdf           ; yes             ; Auto-Generated Megafunction              ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/db/altsyncram_voo1.tdf ;
; vectors.mif                      ; yes             ; Auto-Found Memory Initialization File    ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/vectors.mif            ;
; sm_schematic.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; //prism.nas.gatech.edu/kkozuma3/ECE/Downloads/Lab_5 sm_schematic/Lab_5 sm_schematic/sm_schematic.bdf       ;
; altpll.tdf                       ; yes             ; Megafunction                             ; c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf                                               ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 359    ;
;                                             ;        ;
; Total combinational functions               ; 332    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 113    ;
;     -- 3 input functions                    ; 41     ;
;     -- <=2 input functions                  ; 178    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 232    ;
;     -- arithmetic mode                      ; 100    ;
;                                             ;        ;
; Total registers                             ; 214    ;
;     -- Dedicated logic registers            ; 214    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 46     ;
; Total memory bits                           ; 11456  ;
; Total PLLs                                  ; 1      ;
; Maximum fan-out node                        ; KEY[0] ;
; Maximum fan-out                             ; 138    ;
; Total fan-out                               ; 1977   ;
; Average fan-out                             ; 3.23   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
; |sm_tester                                ; 332 (1)           ; 214 (0)      ; 11456       ; 0            ; 0       ; 0         ; 46   ; 0            ; |sm_tester                                                             ; work         ;
;    |SIM:inst2|                            ; 329 (280)         ; 212 (166)    ; 11456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|SIM:inst2                                                   ;              ;
;       |VGA_SYNC:vga|                      ; 49 (49)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|SIM:inst2|VGA_SYNC:vga                                      ;              ;
;       |altsyncram:charrom|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|SIM:inst2|altsyncram:charrom                                ;              ;
;          |altsyncram_vpo1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated ;              ;
;       |altsyncram:vbuffer|                ; 0 (0)             ; 0 (0)        ; 7200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|SIM:inst2|altsyncram:vbuffer                                ;              ;
;          |altsyncram_spr1:auto_generated| ; 0 (0)             ; 0 (0)        ; 7200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated ;              ;
;       |altsyncram:vectors|                ; 0 (0)             ; 0 (0)        ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|SIM:inst2|altsyncram:vectors                                ;              ;
;          |altsyncram_voo1:auto_generated| ; 0 (0)             ; 0 (0)        ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated ;              ;
;    |clkgen:inst6|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|clkgen:inst6                                                ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|clkgen:inst6|altpll:altpll_component                        ;              ;
;    |sm_schematic:inst3|                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sm_tester|sm_schematic:inst3                                          ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                  ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+
; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096 ; charrom.mif ;
; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1200         ; 6            ; 1200         ; 6            ; 7200 ; vbuffer.mif ;
; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 32           ; 5            ; --           ; --           ; 160  ; vectors.mif ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |sm_tester|SIM:inst2|VB_STATE                                                   ;
+----------------------+----------------------+------------------+----------------+---------------+
; Name                 ; VB_STATE.STOPWRITING ; VB_STATE.WRITING ; VB_STATE.SETUP ; VB_STATE.IDLE ;
+----------------------+----------------------+------------------+----------------+---------------+
; VB_STATE.IDLE        ; 0                    ; 0                ; 0              ; 0             ;
; VB_STATE.SETUP       ; 0                    ; 0                ; 1              ; 1             ;
; VB_STATE.WRITING     ; 0                    ; 1                ; 0              ; 1             ;
; VB_STATE.STOPWRITING ; 1                    ; 0                ; 0              ; 1             ;
+----------------------+----------------------+------------------+----------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |sm_tester|SIM:inst2|state                                                              ;
+----------------+------------+-------------+------------+---------------+---------------+----------------+
; Name           ; state.DONE ; state.STALL ; state.TEST ; state.RUNNING ; state.WAITING ; state.WAITING0 ;
+----------------+------------+-------------+------------+---------------+---------------+----------------+
; state.WAITING0 ; 0          ; 0           ; 0          ; 0             ; 0             ; 0              ;
; state.WAITING  ; 0          ; 0           ; 0          ; 0             ; 1             ; 1              ;
; state.RUNNING  ; 0          ; 0           ; 0          ; 1             ; 0             ; 1              ;
; state.TEST     ; 0          ; 0           ; 1          ; 0             ; 0             ; 1              ;
; state.STALL    ; 0          ; 1           ; 0          ; 0             ; 0             ; 1              ;
; state.DONE     ; 1          ; 0           ; 0          ; 0             ; 0             ; 1              ;
+----------------+------------+-------------+------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; SIM:inst2|DBUFFER[6][5]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|DBUFFER[6][1]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|ABUFFER[6][10]               ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|ABUFFER[6][9]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|ABUFFER[6][8]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|ABUFFER[6][7]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|ABUFFER[6][6]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|ABUFFER[6][0]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|DBUFFER[6][0]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|ABUFFER[6][1]                ; Merged with SIM:inst2|ABUFFER[6][2]    ;
; SIM:inst2|ABUFFER[6][2]                ; Merged with SIM:inst2|ABUFFER[6][3]    ;
; SIM:inst2|ABUFFER[6][3]                ; Merged with SIM:inst2|ABUFFER[6][4]    ;
; SIM:inst2|ABUFFER[6][4]                ; Merged with SIM:inst2|ABUFFER[6][5]    ;
; SIM:inst2|ABUFFER[6][5]                ; Merged with SIM:inst2|DBUFFER[6][2]    ;
; SIM:inst2|DBUFFER[6][2]                ; Merged with SIM:inst2|DBUFFER[6][3]    ;
; SIM:inst2|DBUFFER[6][3]                ; Merged with SIM:inst2|DBUFFER[6][4]    ;
; SIM:inst2|DBUFFER[1][5]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[1][4]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[2][5]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[2][4]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[3][5]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[4][5]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[4][2]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[4][1]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[5][5]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[5][2]                ; Merged with SIM:inst2|DBUFFER[0][5]    ;
; SIM:inst2|DBUFFER[0][2]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[0][1]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[1][3]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[1][2]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[1][1]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[3][4]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[4][4]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[4][3]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[5][4]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[5][3]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[0][3]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[5][1]                ; Merged with SIM:inst2|DBUFFER[0][4]    ;
; SIM:inst2|DBUFFER[3][3]                ; Merged with SIM:inst2|DBUFFER[2][3]    ;
; SIM:inst2|DBUFFER[5][0]                ; Merged with SIM:inst2|DBUFFER[3][2]    ;
; SIM:inst2|AEXP[0]                      ; Merged with SIM:inst2|AX1[0]           ;
; SIM:inst2|AX0[0]                       ; Merged with SIM:inst2|AX1[0]           ;
; SIM:inst2|AACT[0]                      ; Merged with SIM:inst2|AX1[0]           ;
; SIM:inst2|AZEXP[0]                     ; Merged with SIM:inst2|AX1[0]           ;
; SIM:inst2|AZACT[0]                     ; Merged with SIM:inst2|AX1[0]           ;
; SIM:inst2|CHARS2WRITE[1]               ; Merged with SIM:inst2|CHARS2WRITE[2]   ;
; SIM:inst2|ABUFFER[2][0]                ; Merged with SIM:inst2|ABUFFER[0][0]    ;
; SIM:inst2|ABUFFER[4][0]                ; Merged with SIM:inst2|ABUFFER[0][0]    ;
; SIM:inst2|ABUFFER[3][0]                ; Merged with SIM:inst2|ABUFFER[1][0]    ;
; SIM:inst2|ABUFFER[5][0]                ; Merged with SIM:inst2|ABUFFER[1][0]    ;
; SIM:inst2|AZEXP[1]                     ; Merged with SIM:inst2|AX1[1]           ;
; SIM:inst2|AZACT[1]                     ; Merged with SIM:inst2|AX1[1]           ;
; SIM:inst2|AEXP[1]                      ; Merged with SIM:inst2|AX1[1]           ;
; SIM:inst2|AACT[1]                      ; Merged with SIM:inst2|AX1[1]           ;
; SIM:inst2|AX0[1]                       ; Merged with SIM:inst2|AX1[1]           ;
; SIM:inst2|ABUFFER[4][1]                ; Merged with SIM:inst2|ABUFFER[0][1]    ;
; SIM:inst2|ABUFFER[5][1]                ; Merged with SIM:inst2|ABUFFER[0][1]    ;
; SIM:inst2|ABUFFER[1][1]                ; Merged with SIM:inst2|ABUFFER[0][1]    ;
; SIM:inst2|ABUFFER[3][1]                ; Merged with SIM:inst2|ABUFFER[2][1]    ;
; SIM:inst2|AEXP[2]                      ; Merged with SIM:inst2|AX0[2]           ;
; SIM:inst2|AZEXP[2]                     ; Merged with SIM:inst2|AX0[2]           ;
; SIM:inst2|AZACT[2]                     ; Merged with SIM:inst2|AX0[2]           ;
; SIM:inst2|AACT[2]                      ; Merged with SIM:inst2|AX0[2]           ;
; SIM:inst2|ABUFFER[2][2]                ; Merged with SIM:inst2|ABUFFER[1][2]    ;
; SIM:inst2|ABUFFER[3][2]                ; Merged with SIM:inst2|ABUFFER[1][2]    ;
; SIM:inst2|ABUFFER[5][2]                ; Merged with SIM:inst2|ABUFFER[4][2]    ;
; SIM:inst2|AX0[2]                       ; Merged with SIM:inst2|AX1[2]           ;
; SIM:inst2|AZACT[3]                     ; Merged with SIM:inst2|AX0[3]           ;
; SIM:inst2|AEXP[3]                      ; Merged with SIM:inst2|AX0[3]           ;
; SIM:inst2|AZEXP[3]                     ; Merged with SIM:inst2|AACT[3]          ;
; SIM:inst2|ABUFFER[1][2]                ; Merged with SIM:inst2|ABUFFER[0][2]    ;
; SIM:inst2|ABUFFER[2][3]                ; Merged with SIM:inst2|ABUFFER[1][3]    ;
; SIM:inst2|ABUFFER[5][3]                ; Merged with SIM:inst2|ABUFFER[1][3]    ;
; SIM:inst2|ABUFFER[4][3]                ; Merged with SIM:inst2|ABUFFER[3][3]    ;
; SIM:inst2|AACT[3]                      ; Merged with SIM:inst2|AX1[3]           ;
; SIM:inst2|AZACT[4]                     ; Merged with SIM:inst2|AEXP[4]          ;
; SIM:inst2|ABUFFER[3][3]                ; Merged with SIM:inst2|ABUFFER[0][3]    ;
; SIM:inst2|ABUFFER[5][4]                ; Merged with SIM:inst2|ABUFFER[2][4]    ;
; SIM:inst2|AACT[4]                      ; Merged with SIM:inst2|AX1[4]           ;
; SIM:inst2|ABUFFER[3][4]                ; Merged with SIM:inst2|ABUFFER[0][4]    ;
; SIM:inst2|RGB_BACK[2]                  ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|DBUFFER[0][5]                ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|VB_DATA[5]                   ; Stuck at GND due to stuck port data_in ;
; SIM:inst2|VGA_SYNC:vga|pixel_row[9]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 84 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+-------------------------+---------------------------+----------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------+---------------------------+----------------------------------------+
; SIM:inst2|DBUFFER[6][5] ; Stuck at GND              ; SIM:inst2|VB_DATA[5]                   ;
;                         ; due to stuck port data_in ;                                        ;
+-------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 214   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 52    ;
; Number of registers using Asynchronous Clear ; 137   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 146   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; SIM:inst2|AX1[0]                        ; 8       ;
; SIM:inst2|AX1[1]                        ; 8       ;
; SIM:inst2|AX1[2]                        ; 8       ;
; SIM:inst2|AX1[3]                        ; 4       ;
; SIM:inst2|AX0[4]                        ; 2       ;
; SIM:inst2|AZEXP[4]                      ; 2       ;
; SIM:inst2|AX0[5]                        ; 2       ;
; SIM:inst2|AACT[5]                       ; 2       ;
; SIM:inst2|AZACT[5]                      ; 2       ;
; SIM:inst2|AZEXP[5]                      ; 2       ;
; SIM:inst2|AZACT[6]                      ; 2       ;
; SIM:inst2|AX0[6]                        ; 2       ;
; SIM:inst2|AX1[6]                        ; 2       ;
; SIM:inst2|AACT[6]                       ; 2       ;
; SIM:inst2|AEXP[6]                       ; 2       ;
; SIM:inst2|AZEXP[7]                      ; 2       ;
; SIM:inst2|AZACT[7]                      ; 2       ;
; SIM:inst2|AX0[7]                        ; 2       ;
; SIM:inst2|AX1[7]                        ; 2       ;
; SIM:inst2|AEXP[8]                       ; 2       ;
; SIM:inst2|AACT[8]                       ; 2       ;
; SIM:inst2|AZEXP[8]                      ; 2       ;
; SIM:inst2|AZACT[8]                      ; 2       ;
; SIM:inst2|RGB_BACK[0]                   ; 3       ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |sm_tester|SIM:inst2|AX1[8]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |sm_tester|SIM:inst2|EXPECTED[0]     ;
; 5:1                ; 57 bits   ; 171 LEs       ; 57 LEs               ; 114 LEs                ; Yes        ; |sm_tester|SIM:inst2|ABUFFER[0][9]   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sm_tester|SIM:inst2|TEST_ADDRESS[4] ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |sm_tester|SIM:inst2|VB_ADDR[6]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |sm_tester|SIM:inst2|bindex[2]       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |sm_tester|SIM:inst2|AX1[1]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |sm_tester|SIM:inst2|CHARS2WRITE     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sm_tester|SIM:inst2|VB_STATE        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+------------------------------------------------------------------------------------+
; Source assignments for SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+------------------------------------------------------------------------------------+
; Source assignments for SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIM:inst2|altsyncram:vbuffer  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 6                    ; Signed Integer ;
; WIDTHAD_A                          ; 11                   ; Signed Integer ;
; NUMWORDS_A                         ; 1200                 ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 6                    ; Signed Integer ;
; WIDTHAD_B                          ; 11                   ; Signed Integer ;
; NUMWORDS_B                         ; 1200                 ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; vbuffer.mif          ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_spr1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIM:inst2|altsyncram:charrom  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                  ; Untyped        ;
; WIDTH_A                            ; 8                    ; Signed Integer ;
; WIDTHAD_A                          ; 9                    ; Signed Integer ;
; NUMWORDS_A                         ; 512                  ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Signed Integer ;
; WIDTHAD_B                          ; 8                    ; Signed Integer ;
; NUMWORDS_B                         ; 256                  ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; charrom.mif          ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_vpo1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIM:inst2|altsyncram:vectors  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                  ; Untyped        ;
; WIDTH_A                            ; 5                    ; Signed Integer ;
; WIDTHAD_A                          ; 5                    ; Signed Integer ;
; NUMWORDS_A                         ; 32                   ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Signed Integer ;
; WIDTHAD_B                          ; 8                    ; Signed Integer ;
; NUMWORDS_B                         ; 256                  ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; vectors.mif          ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_voo1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:inst6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                         ;
+-------------------------------------------+------------------------------+
; Name                                      ; Value                        ;
+-------------------------------------------+------------------------------+
; Number of entity instances                ; 3                            ;
; Entity Instance                           ; SIM:inst2|altsyncram:vbuffer ;
;     -- OPERATION_MODE                     ; DUAL_PORT                    ;
;     -- WIDTH_A                            ; 6                            ;
;     -- NUMWORDS_A                         ; 1200                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                       ;
;     -- WIDTH_B                            ; 6                            ;
;     -- NUMWORDS_B                         ; 1200                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ;
; Entity Instance                           ; SIM:inst2|altsyncram:charrom ;
;     -- OPERATION_MODE                     ; ROM                          ;
;     -- WIDTH_A                            ; 8                            ;
;     -- NUMWORDS_A                         ; 512                          ;
;     -- OUTDATA_REG_A                      ; CLOCK1                       ;
;     -- WIDTH_B                            ; 8                            ;
;     -- NUMWORDS_B                         ; 256                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ;
; Entity Instance                           ; SIM:inst2|altsyncram:vectors ;
;     -- OPERATION_MODE                     ; ROM                          ;
;     -- WIDTH_A                            ; 5                            ;
;     -- NUMWORDS_A                         ; 32                           ;
;     -- OUTDATA_REG_A                      ; CLOCK1                       ;
;     -- WIDTH_B                            ; 8                            ;
;     -- NUMWORDS_B                         ; 256                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ;
+-------------------------------------------+------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; clkgen:inst6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SIM:inst2|VGA_SYNC:vga"                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_row[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pixel_column[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Sep 24 15:51:33 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SM_TESTER -c sm_tester
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file clkgen.vhd
    Info: Found design unit 1: clkgen-SYN
    Info: Found entity 1: clkgen
Info: Found 2 design units, including 1 entities, in source file sm_vhdl.vhd
    Info: Found design unit 1: SM_VHDL-behavior
    Info: Found entity 1: SM_VHDL
Info: Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info: Found design unit 1: VGA_SYNC-a
    Info: Found entity 1: VGA_SYNC
Info: Found 2 design units, including 1 entities, in source file sim.vhd
    Info: Found design unit 1: SIM-behavior
    Info: Found entity 1: SIM
Info: Found 1 design units, including 1 entities, in source file sm_tester.bdf
    Info: Found entity 1: sm_tester
Warning: Can't analyze file -- file SM_MAX_FREQ.bdf is missing
Info: Elaborating entity "sm_tester" for the top level hierarchy
Info: Elaborating entity "SIM" for hierarchy "SIM:inst2"
Warning (10631): VHDL Process Statement warning at sim.vhd(225): inferring latch(es) for signal or variable "DBUFFER", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at sim.vhd(225): inferring latch(es) for signal or variable "ABUFFER", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ABUFFER[7][0]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][1]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][2]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][3]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][4]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][5]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][6]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][7]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][8]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][9]" at sim.vhd(225)
Info (10041): Inferred latch for "ABUFFER[7][10]" at sim.vhd(225)
Info (10041): Inferred latch for "DBUFFER[7][0]" at sim.vhd(225)
Info (10041): Inferred latch for "DBUFFER[7][1]" at sim.vhd(225)
Info (10041): Inferred latch for "DBUFFER[7][2]" at sim.vhd(225)
Info (10041): Inferred latch for "DBUFFER[7][3]" at sim.vhd(225)
Info (10041): Inferred latch for "DBUFFER[7][4]" at sim.vhd(225)
Info (10041): Inferred latch for "DBUFFER[7][5]" at sim.vhd(225)
Info: Elaborating entity "altsyncram" for hierarchy "SIM:inst2|altsyncram:vbuffer"
Info: Elaborated megafunction instantiation "SIM:inst2|altsyncram:vbuffer"
Info: Instantiated megafunction "SIM:inst2|altsyncram:vbuffer" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "init_file" = "vbuffer.mif"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1200"
    Info: Parameter "numwords_b" = "1200"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "width_a" = "6"
    Info: Parameter "width_b" = "6"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_spr1.tdf
    Info: Found entity 1: altsyncram_spr1
Info: Elaborating entity "altsyncram_spr1" for hierarchy "SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated"
Info: Elaborating entity "altsyncram" for hierarchy "SIM:inst2|altsyncram:charrom"
Info: Elaborated megafunction instantiation "SIM:inst2|altsyncram:charrom"
Info: Instantiated megafunction "SIM:inst2|altsyncram:charrom" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "init_file" = "charrom.mif"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK1"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vpo1.tdf
    Info: Found entity 1: altsyncram_vpo1
Info: Elaborating entity "altsyncram_vpo1" for hierarchy "SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated"
Info: Elaborating entity "altsyncram" for hierarchy "SIM:inst2|altsyncram:vectors"
Info: Elaborated megafunction instantiation "SIM:inst2|altsyncram:vectors"
Info: Instantiated megafunction "SIM:inst2|altsyncram:vectors" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "init_file" = "vectors.mif"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK1"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "width_a" = "5"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_voo1.tdf
    Info: Found entity 1: altsyncram_voo1
Info: Elaborating entity "altsyncram_voo1" for hierarchy "SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated"
Info: Elaborating entity "VGA_SYNC" for hierarchy "SIM:inst2|VGA_SYNC:vga"
Warning: Using design file sm_schematic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sm_schematic
Info: Elaborating entity "sm_schematic" for hierarchy "sm_schematic:inst3"
Info: Elaborating entity "clkgen" for hierarchy "clkgen:inst6"
Info: Elaborating entity "altpll" for hierarchy "clkgen:inst6|altpll:altpll_component"
Info: Elaborated megafunction instantiation "clkgen:inst6|altpll:altpll_component"
Info: Instantiated megafunction "clkgen:inst6|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 430 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 43 output pins
    Info: Implemented 364 logic cells
    Info: Implemented 19 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 256 megabytes
    Info: Processing ended: Thu Sep 24 15:51:40 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


