

================================================================
== Vivado HLS Report for 'Conv1DMac_new_1'
================================================================
* Date:           Wed Apr 26 21:03:28 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.624|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262148|  262148|  262148|  262148|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  262146|  262146|         4|          1|          1|  262144|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     610|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     260|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     340|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     340|    1113|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |              Instance             |            Module            | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |computeS1_mux_164DeQ_U128          |computeS1_mux_164DeQ          |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U127  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U129  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U130  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |Total                              |                              |        0|      0|  0| 260|
    +-----------------------------------+------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights5_m_weights_V_U    |Conv1DMac_new_1_wVhK  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_1_U  |Conv1DMac_new_1_wWhU  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_2_U  |Conv1DMac_new_1_wXh4  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_3_U  |Conv1DMac_new_1_wYie  |        1|  0|   0|  1024|    6|     1|         6144|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0|  4096|   21|     4|        21504|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_581_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_2_fu_670_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_3_fu_759_p2                |     *    |      0|  0|  41|           8|           6|
    |p_Val2_s_fu_492_p2                |     *    |      0|  0|  41|           8|           5|
    |indvar_flatten_next7_fu_329_p2    |     +    |      0|  0|  26|           1|          19|
    |indvar_flatten_op_fu_469_p2       |     +    |      0|  0|  19|          12|           1|
    |macRegisters_0_V_fu_846_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_1_V_fu_855_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_2_V_fu_864_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_3_V_fu_882_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_2_fu_383_p2                    |     +    |      0|  0|  15|           1|           5|
    |p_Val2_22_1_fu_988_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_2_fu_1031_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_3_fu_1074_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_5_fu_945_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_2_fu_463_p2                    |     +    |      0|  0|  15|           7|           1|
    |tmp1_fu_572_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp2_fu_661_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp3_fu_750_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp4_fu_876_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_98_fu_443_p2                  |     +    |      0|  0|  17|          10|          10|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_1_fu_651_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_2_fu_740_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_3_fu_825_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_562_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_97_mid_fu_377_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten7_fu_323_p2       |   icmp   |      0|  0|  18|          19|          20|
    |exitcond_flatten_fu_335_p2        |   icmp   |      0|  0|  13|          12|          11|
    |tmp_100_fu_457_p2                 |   icmp   |      0|  0|  11|           7|           6|
    |tmp_145_fu_556_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_1_fu_645_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_2_fu_734_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_3_fu_819_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_s_fu_371_p2                   |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_142_fu_532_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_148_fu_621_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_152_fu_710_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_156_fu_795_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_359_fu_389_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_475_p3     |  select  |      0|  0|  12|           1|           1|
    |nm_mid2_fu_431_p3                 |  select  |      0|  0|   5|           1|           5|
    |nm_mid_fu_341_p3                  |  select  |      0|  0|   5|           1|           1|
    |nm_t_mid2_fu_423_p3               |  select  |      0|  0|   4|           1|           4|
    |nm_t_mid_fu_357_p3                |  select  |      0|  0|   4|           1|           1|
    |sf_mid2_fu_395_p3                 |  select  |      0|  0|   7|           1|           1|
    |tmp_96_mid2_fu_415_p3             |  select  |      0|  0|  10|           1|          10|
    |tmp_96_mid_fu_349_p3              |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_365_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 610|         251|         242|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten7_reg_247    |   9|          2|   19|         38|
    |indvar_flatten_reg_258     |   9|          2|   12|         24|
    |macRegisters_0_V_5_fu_166  |   9|          2|    8|         16|
    |macRegisters_1_V_5_fu_170  |   9|          2|    8|         16|
    |macRegisters_2_V_5_fu_174  |   9|          2|    8|         16|
    |macRegisters_3_V_5_fu_178  |   9|          2|    8|         16|
    |nm_reg_269                 |   9|          2|    5|         10|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_280                 |   9|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   82|        166|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |exitcond_flatten7_reg_1121        |   1|   0|    1|          0|
    |indvar_flatten7_reg_247           |  19|   0|   19|          0|
    |indvar_flatten_reg_258            |  12|   0|   12|          0|
    |macRegisters_0_V_5_fu_166         |   8|   0|    8|          0|
    |macRegisters_1_V_5_fu_170         |   8|   0|    8|          0|
    |macRegisters_2_V_5_fu_174         |   8|   0|    8|          0|
    |macRegisters_3_V_5_fu_178         |   8|   0|    8|          0|
    |nm_reg_269                        |   5|   0|    5|          0|
    |nm_t_mid2_reg_1130                |   4|   0|    4|          0|
    |qb_assign_2_3_reg_1223            |   1|   0|    1|          0|
    |sf_reg_280                        |   7|   0|    7|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp1_reg_1203                     |   7|   0|    7|          0|
    |tmp2_reg_1208                     |   7|   0|    7|          0|
    |tmp3_reg_1213                     |   7|   0|    7|          0|
    |tmp_100_reg_1163                  |   1|   0|    1|          0|
    |tmp_161_reg_1218                  |   7|   0|    7|          0|
    |tmp_V_reg_1177                    |   8|   0|    8|          0|
    |weights5_m_weights_V_11_reg_1198  |   6|   0|    6|          0|
    |weights5_m_weights_V_5_reg_1183   |   5|   0|    5|          0|
    |weights5_m_weights_V_7_reg_1188   |   5|   0|    5|          0|
    |weights5_m_weights_V_9_reg_1193   |   5|   0|    5|          0|
    |exitcond_flatten7_reg_1121        |  64|  32|    1|          0|
    |nm_t_mid2_reg_1130                |  64|  32|    4|          0|
    |tmp_100_reg_1163                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 340|  96|  154|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |     out_V_V     |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten7)
	3  / (!exitcond_flatten7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%macRegisters_0_V_5 = alloca i8"   --->   Operation 7 'alloca' 'macRegisters_0_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_1_V_5 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_1_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_2_V_5 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_2_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_3_V_5 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_3_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str627, i32 0, i32 0, [1 x i8]* @p_str628, [1 x i8]* @p_str629, [1 x i8]* @p_str630, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str631, [1 x i8]* @p_str632)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str620, i32 0, i32 0, [1 x i8]* @p_str621, [1 x i8]* @p_str622, [1 x i8]* @p_str623, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str624, [1 x i8]* @p_str625)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_5"   --->   Operation 13 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_5"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_5"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_5"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "br label %0" [S1/conv1d.h:782]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 8.62>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i19 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next7, %._crit_edge ]"   --->   Operation 18 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%nm = phi i5 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S1/conv1d.h:784]   --->   Operation 20 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf = phi i7 [ 0, %.preheader177.preheader ], [ %sf_2, %._crit_edge ]"   --->   Operation 21 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %nm to i4" [S1/conv1d.h:784]   --->   Operation 22 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_96 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp, i6 0)" [S1/conv1d.h:808]   --->   Operation 23 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.97ns)   --->   "%exitcond_flatten7 = icmp eq i19 %indvar_flatten7, -262144"   --->   Operation 24 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%indvar_flatten_next7 = add i19 1, %indvar_flatten7"   --->   Operation 25 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %1, label %.preheader177"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.60ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, 1024"   --->   Operation 27 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 1.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i5 0, i5 %nm" [S1/conv1d.h:784]   --->   Operation 28 'select' 'nm_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_96_mid = select i1 %exitcond_flatten, i10 0, i10 %tmp_96" [S1/conv1d.h:808]   --->   Operation 29 'select' 'tmp_96_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp" [S1/conv1d.h:784]   --->   Operation 30 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_97_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S1/conv1d.h:784]   --->   Operation 31 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%tmp_s = icmp eq i7 %sf, -64" [S1/conv1d.h:784]   --->   Operation 32 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_97_mid = and i1 %tmp_s, %not_exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 33 'and' 'tmp_97_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.56ns)   --->   "%nm_2 = add i5 1, %nm_mid" [S1/conv1d.h:783]   --->   Operation 34 'add' 'nm_2' <Predicate = (!exitcond_flatten7)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_359 = or i1 %tmp_97_mid, %exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 35 'or' 'tmp_359' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_359, i7 0, i7 %sf" [S1/conv1d.h:784]   --->   Operation 36 'select' 'sf_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_647 = trunc i5 %nm_2 to i4" [S1/conv1d.h:783]   --->   Operation 37 'trunc' 'tmp_647' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_96_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_647, i6 0)" [S1/conv1d.h:808]   --->   Operation 38 'bitconcatenate' 'tmp_96_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_96_mid2 = select i1 %tmp_97_mid, i10 %tmp_96_mid1, i10 %tmp_96_mid" [S1/conv1d.h:808]   --->   Operation 39 'select' 'tmp_96_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_97_mid, i4 %tmp_647, i4 %nm_t_mid" [S1/conv1d.h:784]   --->   Operation 40 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_97_mid, i5 %nm_2, i5 %nm_mid" [S1/conv1d.h:784]   --->   Operation 41 'select' 'nm_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%sf_cast2 = zext i7 %sf_mid2 to i10" [S1/conv1d.h:784]   --->   Operation 42 'zext' 'sf_cast2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.70ns) (out node of the LUT)   --->   "%tmp_98 = add i10 %tmp_96_mid2, %sf_cast2" [S1/conv1d.h:808]   --->   Operation 43 'add' 'tmp_98' <Predicate = (!exitcond_flatten7)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_99 = zext i10 %tmp_98 to i64" [S1/conv1d.h:808]   --->   Operation 44 'zext' 'tmp_99' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%weights5_m_weights_V_4 = getelementptr [1024 x i5]* @weights5_m_weights_V, i64 0, i64 %tmp_99" [S1/conv1d.h:808]   --->   Operation 45 'getelementptr' 'weights5_m_weights_V_4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.77ns)   --->   "%weights5_m_weights_V_5 = load i5* %weights5_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 46 'load' 'weights5_m_weights_V_5' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 1024> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%weights5_m_weights_V_6 = getelementptr [1024 x i5]* @weights5_m_weights_V_1, i64 0, i64 %tmp_99" [S1/conv1d.h:808]   --->   Operation 47 'getelementptr' 'weights5_m_weights_V_6' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.77ns)   --->   "%weights5_m_weights_V_7 = load i5* %weights5_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 48 'load' 'weights5_m_weights_V_7' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 1024> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%weights5_m_weights_V_8 = getelementptr [1024 x i5]* @weights5_m_weights_V_2, i64 0, i64 %tmp_99" [S1/conv1d.h:808]   --->   Operation 49 'getelementptr' 'weights5_m_weights_V_8' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.77ns)   --->   "%weights5_m_weights_V_9 = load i5* %weights5_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 50 'load' 'weights5_m_weights_V_9' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 1024> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%weights5_m_weights_V_10 = getelementptr [1024 x i6]* @weights5_m_weights_V_3, i64 0, i64 %tmp_99" [S1/conv1d.h:808]   --->   Operation 51 'getelementptr' 'weights5_m_weights_V_10' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.77ns)   --->   "%weights5_m_weights_V_11 = load i6* %weights5_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 52 'load' 'weights5_m_weights_V_11' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 1024> <ROM>
ST_2 : Operation 53 [1/1] (1.23ns)   --->   "%tmp_100 = icmp eq i7 %sf_mid2, 63" [S1/conv1d.h:838]   --->   Operation 53 'icmp' 'tmp_100' <Predicate = (!exitcond_flatten7)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_100, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S1/conv1d.h:838]   --->   Operation 54 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.65ns)   --->   "%sf_2 = add i7 %sf_mid2, 1" [S1/conv1d.h:784]   --->   Operation 55 'add' 'sf_2' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i12 %indvar_flatten, 1"   --->   Operation 56 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.59ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op"   --->   Operation 57 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten7)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 58 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S1/conv1d.h:787]   --->   Operation 58 'read' 'tmp_V' <Predicate = (!exitcond_flatten7)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_3 : Operation 59 [1/2] (2.77ns)   --->   "%weights5_m_weights_V_5 = load i5* %weights5_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 59 'load' 'weights5_m_weights_V_5' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 1024> <ROM>
ST_3 : Operation 60 [1/2] (2.77ns)   --->   "%weights5_m_weights_V_7 = load i5* %weights5_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 60 'load' 'weights5_m_weights_V_7' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 1024> <ROM>
ST_3 : Operation 61 [1/2] (2.77ns)   --->   "%weights5_m_weights_V_9 = load i5* %weights5_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 61 'load' 'weights5_m_weights_V_9' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 1024> <ROM>
ST_3 : Operation 62 [1/2] (2.77ns)   --->   "%weights5_m_weights_V_11 = load i6* %weights5_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 62 'load' 'weights5_m_weights_V_11' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_08_cast1_cast = sext i8 %tmp_V to i13" [S1/conv1d.h:814]   --->   Operation 63 'sext' 'p_08_cast1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i14" [S1/conv1d.h:814]   --->   Operation 64 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i5 %weights5_m_weights_V_5 to i13" [S1/conv1d.h:814]   --->   Operation 65 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i13 %p_08_cast1_cast, %p_0132_cast_cast" [S1/conv1d.h:814]   --->   Operation 66 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_648 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_s, i32 12)" [S1/conv1d.h:814]   --->   Operation 67 'bitselect' 'tmp_648' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_649 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_s, i32 7, i32 12)" [S1/conv1d.h:814]   --->   Operation 68 'partselect' 'tmp_649' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%p_Val2_cast = sext i6 %tmp_649 to i7" [S1/conv1d.h:814]   --->   Operation 69 'sext' 'p_Val2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_650 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_s, i32 6)" [S1/conv1d.h:814]   --->   Operation 70 'bitselect' 'tmp_650' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_651 = trunc i13 %p_Val2_s to i1" [S1/conv1d.h:814]   --->   Operation 71 'trunc' 'tmp_651' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_142 = or i1 %tmp_651, %tmp_648" [S1/conv1d.h:814]   --->   Operation 72 'or' 'tmp_142' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_143 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_s, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 73 'partselect' 'tmp_143' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_145)   --->   "%tmp_144 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_143, i1 %tmp_142)" [S1/conv1d.h:814]   --->   Operation 74 'bitconcatenate' 'tmp_144' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_145 = icmp ne i6 %tmp_144, 0" [S1/conv1d.h:814]   --->   Operation 75 'icmp' 'tmp_145' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%qb_assign_2 = and i1 %tmp_145, %tmp_650" [S1/conv1d.h:814]   --->   Operation 76 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_146_cast = zext i1 %qb_assign_2 to i7" [S1/conv1d.h:827]   --->   Operation 77 'zext' 'tmp_146_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp1 = add i7 %p_Val2_cast, %tmp_146_cast" [S1/conv1d.h:827]   --->   Operation 78 'add' 'tmp1' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i5 %weights5_m_weights_V_7 to i13" [S1/conv1d.h:814]   --->   Operation 79 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i13 %p_08_cast1_cast, %p_0132_1_cast_cast" [S1/conv1d.h:814]   --->   Operation 80 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_652 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_1, i32 12)" [S1/conv1d.h:814]   --->   Operation 81 'bitselect' 'tmp_652' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_653 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_1, i32 7, i32 12)" [S1/conv1d.h:814]   --->   Operation 82 'partselect' 'tmp_653' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%p_Val2_81_1_cast = sext i6 %tmp_653 to i7" [S1/conv1d.h:814]   --->   Operation 83 'sext' 'p_Val2_81_1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_654 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_1, i32 6)" [S1/conv1d.h:814]   --->   Operation 84 'bitselect' 'tmp_654' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_655 = trunc i13 %p_Val2_1 to i1" [S1/conv1d.h:814]   --->   Operation 85 'trunc' 'tmp_655' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_148 = or i1 %tmp_655, %tmp_652" [S1/conv1d.h:814]   --->   Operation 86 'or' 'tmp_148' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_149 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_1, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 87 'partselect' 'tmp_149' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_150 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_149, i1 %tmp_148)" [S1/conv1d.h:814]   --->   Operation 88 'bitconcatenate' 'tmp_150' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_1 = icmp ne i6 %tmp_150, 0" [S1/conv1d.h:814]   --->   Operation 89 'icmp' 'tmp_227_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%qb_assign_2_1 = and i1 %tmp_227_1, %tmp_654" [S1/conv1d.h:814]   --->   Operation 90 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_228_1_cast = zext i1 %qb_assign_2_1 to i7" [S1/conv1d.h:827]   --->   Operation 91 'zext' 'tmp_228_1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp2 = add i7 %p_Val2_81_1_cast, %tmp_228_1_cast" [S1/conv1d.h:827]   --->   Operation 92 'add' 'tmp2' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_0132_2_cast_cast = sext i5 %weights5_m_weights_V_9 to i13" [S1/conv1d.h:814]   --->   Operation 93 'sext' 'p_0132_2_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i13 %p_08_cast1_cast, %p_0132_2_cast_cast" [S1/conv1d.h:814]   --->   Operation 94 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_656 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_2, i32 12)" [S1/conv1d.h:814]   --->   Operation 95 'bitselect' 'tmp_656' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_657 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_2, i32 7, i32 12)" [S1/conv1d.h:814]   --->   Operation 96 'partselect' 'tmp_657' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_Val2_81_2_cast = sext i6 %tmp_657 to i7" [S1/conv1d.h:814]   --->   Operation 97 'sext' 'p_Val2_81_2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_658 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_2, i32 6)" [S1/conv1d.h:814]   --->   Operation 98 'bitselect' 'tmp_658' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_659 = trunc i13 %p_Val2_2 to i1" [S1/conv1d.h:814]   --->   Operation 99 'trunc' 'tmp_659' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_152 = or i1 %tmp_659, %tmp_656" [S1/conv1d.h:814]   --->   Operation 100 'or' 'tmp_152' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_153 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_2, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 101 'partselect' 'tmp_153' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_154 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_153, i1 %tmp_152)" [S1/conv1d.h:814]   --->   Operation 102 'bitconcatenate' 'tmp_154' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_2 = icmp ne i6 %tmp_154, 0" [S1/conv1d.h:814]   --->   Operation 103 'icmp' 'tmp_227_2' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%qb_assign_2_2 = and i1 %tmp_227_2, %tmp_658" [S1/conv1d.h:814]   --->   Operation 104 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_228_2_cast = zext i1 %qb_assign_2_2 to i7" [S1/conv1d.h:827]   --->   Operation 105 'zext' 'tmp_228_2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp3 = add i7 %p_Val2_81_2_cast, %tmp_228_2_cast" [S1/conv1d.h:827]   --->   Operation 106 'add' 'tmp3' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i6 %weights5_m_weights_V_11 to i14" [S1/conv1d.h:814]   --->   Operation 107 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i14 %p_08_cast_cast, %p_0132_3_cast_cast" [S1/conv1d.h:814]   --->   Operation 108 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_660 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 13)" [S1/conv1d.h:814]   --->   Operation 109 'bitselect' 'tmp_660' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_161 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_3, i32 7, i32 13)" [S1/conv1d.h:814]   --->   Operation 110 'partselect' 'tmp_161' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_661 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 6)" [S1/conv1d.h:814]   --->   Operation 111 'bitselect' 'tmp_661' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_662 = trunc i14 %p_Val2_3 to i1" [S1/conv1d.h:814]   --->   Operation 112 'trunc' 'tmp_662' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_156 = or i1 %tmp_662, %tmp_660" [S1/conv1d.h:814]   --->   Operation 113 'or' 'tmp_156' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_157 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_3, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 114 'partselect' 'tmp_157' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_158 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_157, i1 %tmp_156)" [S1/conv1d.h:814]   --->   Operation 115 'bitconcatenate' 'tmp_158' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_3 = icmp ne i6 %tmp_158, 0" [S1/conv1d.h:814]   --->   Operation 116 'icmp' 'tmp_227_3' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.80ns)   --->   "%qb_assign_2_3 = and i1 %tmp_227_3, %tmp_661" [S1/conv1d.h:814]   --->   Operation 117 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%macRegisters_0_V_5_s = load i8* %macRegisters_0_V_5" [S1/conv1d.h:827]   --->   Operation 118 'load' 'macRegisters_0_V_5_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%macRegisters_1_V_5_s = load i8* %macRegisters_1_V_5" [S1/conv1d.h:827]   --->   Operation 119 'load' 'macRegisters_1_V_5_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%macRegisters_2_V_5_s = load i8* %macRegisters_2_V_5" [S1/conv1d.h:827]   --->   Operation 120 'load' 'macRegisters_2_V_5_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%macRegisters_3_V_5_s = load i8* %macRegisters_3_V_5" [S1/conv1d.h:827]   --->   Operation 121 'load' 'macRegisters_3_V_5_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 122 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 123 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str61) nounwind" [S1/conv1d.h:784]   --->   Operation 124 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str61)" [S1/conv1d.h:784]   --->   Operation 125 'specregionbegin' 'tmp_140' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S1/conv1d.h:785]   --->   Operation 126 'specpipeline' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i7 %tmp1 to i8" [S1/conv1d.h:827]   --->   Operation 127 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.69ns)   --->   "%macRegisters_0_V = add i8 %tmp1_cast, %macRegisters_0_V_5_s" [S1/conv1d.h:827]   --->   Operation 128 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i7 %tmp2 to i8" [S1/conv1d.h:827]   --->   Operation 129 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.69ns)   --->   "%macRegisters_1_V = add i8 %tmp2_cast, %macRegisters_1_V_5_s" [S1/conv1d.h:827]   --->   Operation 130 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i7 %tmp3 to i8" [S1/conv1d.h:827]   --->   Operation 131 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.69ns)   --->   "%macRegisters_2_V = add i8 %tmp3_cast, %macRegisters_2_V_5_s" [S1/conv1d.h:827]   --->   Operation 132 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_162 = sext i7 %tmp_161 to i8" [S1/conv1d.h:814]   --->   Operation 133 'sext' 'tmp_162' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_228_3 = zext i1 %qb_assign_2_3 to i8" [S1/conv1d.h:814]   --->   Operation 134 'zext' 'tmp_228_3' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %macRegisters_3_V_5_s, %tmp_228_3" [S1/conv1d.h:827]   --->   Operation 135 'add' 'tmp4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp4, %tmp_162" [S1/conv1d.h:827]   --->   Operation 136 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten7)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_5" [S1/conv1d.h:835]   --->   Operation 137 'store' <Predicate = (!tmp_100)> <Delay = 1.30>
ST_5 : Operation 138 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_5" [S1/conv1d.h:835]   --->   Operation 138 'store' <Predicate = (!tmp_100)> <Delay = 1.30>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_5" [S1/conv1d.h:835]   --->   Operation 139 'store' <Predicate = (!tmp_100)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_5" [S1/conv1d.h:835]   --->   Operation 140 'store' <Predicate = (!tmp_100)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:838]   --->   Operation 141 'br' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_163 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 0, i8 0, i8 15, i8 0, i8 0, i8 7, i8 0, i8 0, i8 1, i8 0, i8 8, i8 0, i8 0, i8 -3, i8 -3, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 142 'mux' 'tmp_163' <Predicate = (tmp_100)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_5 = add i8 %macRegisters_0_V, %tmp_163" [S1/conv1d.h:850]   --->   Operation 143 'add' 'p_Val2_5' <Predicate = (tmp_100)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_1)   --->   "%tmp_164 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 6, i8 2, i8 0, i8 0, i8 10, i8 0, i8 2, i8 0, i8 15, i8 0, i8 0, i8 0, i8 0, i8 9, i8 17, i8 0, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 144 'mux' 'tmp_164' <Predicate = (tmp_100)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_22_1 = add i8 %macRegisters_1_V, %tmp_164" [S1/conv1d.h:850]   --->   Operation 145 'add' 'p_Val2_22_1' <Predicate = (tmp_100)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_2)   --->   "%tmp_165 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 2, i8 0, i8 0, i8 6, i8 6, i8 0, i8 0, i8 0, i8 11, i8 0, i8 0, i8 4, i8 5, i8 0, i8 3, i8 -5, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 146 'mux' 'tmp_165' <Predicate = (tmp_100)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_22_2 = add i8 %macRegisters_2_V, %tmp_165" [S1/conv1d.h:850]   --->   Operation 147 'add' 'p_Val2_22_2' <Predicate = (tmp_100)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_3)   --->   "%tmp_166 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 0, i8 -9, i8 0, i8 0, i8 9, i8 8, i8 0, i8 0, i8 0, i8 2, i8 0, i8 11, i8 0, i8 0, i8 0, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 148 'mux' 'tmp_166' <Predicate = (tmp_100)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_22_3 = add i8 %macRegisters_3_V, %tmp_166" [S1/conv1d.h:850]   --->   Operation 149 'add' 'p_Val2_22_3' <Predicate = (tmp_100)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_V_53 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_22_3, i8 %p_Val2_22_2, i8 %p_Val2_22_1, i8 %p_Val2_5)" [S1/conv1d.h:861]   --->   Operation 150 'bitconcatenate' 'tmp_V_53' <Predicate = (tmp_100)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_53)" [S1/conv1d.h:867]   --->   Operation 151 'write' <Predicate = (tmp_100)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_5 : Operation 152 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_5"   --->   Operation 152 'store' <Predicate = (tmp_100)> <Delay = 1.30>
ST_5 : Operation 153 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_5"   --->   Operation 153 'store' <Predicate = (tmp_100)> <Delay = 1.30>
ST_5 : Operation 154 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_5"   --->   Operation 154 'store' <Predicate = (tmp_100)> <Delay = 1.30>
ST_5 : Operation 155 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_5"   --->   Operation 155 'store' <Predicate = (tmp_100)> <Delay = 1.30>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:868]   --->   Operation 156 'br' <Predicate = (tmp_100)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str61, i32 %tmp_140)" [S1/conv1d.h:869]   --->   Operation 157 'specregionend' 'empty' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 158 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [S1/conv1d.h:875]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights5_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights5_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights5_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights5_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_5      (alloca         ) [ 0111110]
macRegisters_1_V_5      (alloca         ) [ 0111110]
macRegisters_2_V_5      (alloca         ) [ 0111110]
macRegisters_3_V_5      (alloca         ) [ 0111110]
StgValue_11             (specinterface  ) [ 0000000]
StgValue_12             (specinterface  ) [ 0000000]
StgValue_13             (store          ) [ 0000000]
StgValue_14             (store          ) [ 0000000]
StgValue_15             (store          ) [ 0000000]
StgValue_16             (store          ) [ 0000000]
StgValue_17             (br             ) [ 0111110]
indvar_flatten7         (phi            ) [ 0010000]
indvar_flatten          (phi            ) [ 0010000]
nm                      (phi            ) [ 0010000]
sf                      (phi            ) [ 0010000]
tmp                     (trunc          ) [ 0000000]
tmp_96                  (bitconcatenate ) [ 0000000]
exitcond_flatten7       (icmp           ) [ 0011110]
indvar_flatten_next7    (add            ) [ 0111110]
StgValue_26             (br             ) [ 0000000]
exitcond_flatten        (icmp           ) [ 0000000]
nm_mid                  (select         ) [ 0000000]
tmp_96_mid              (select         ) [ 0000000]
nm_t_mid                (select         ) [ 0000000]
not_exitcond_flatten    (xor            ) [ 0000000]
tmp_s                   (icmp           ) [ 0000000]
tmp_97_mid              (and            ) [ 0000000]
nm_2                    (add            ) [ 0000000]
tmp_359                 (or             ) [ 0000000]
sf_mid2                 (select         ) [ 0000000]
tmp_647                 (trunc          ) [ 0000000]
tmp_96_mid1             (bitconcatenate ) [ 0000000]
tmp_96_mid2             (select         ) [ 0000000]
nm_t_mid2               (select         ) [ 0011110]
nm_mid2                 (select         ) [ 0111110]
sf_cast2                (zext           ) [ 0000000]
tmp_98                  (add            ) [ 0000000]
tmp_99                  (zext           ) [ 0000000]
weights5_m_weights_V_4  (getelementptr  ) [ 0011000]
weights5_m_weights_V_6  (getelementptr  ) [ 0011000]
weights5_m_weights_V_8  (getelementptr  ) [ 0011000]
weights5_m_weights_V_10 (getelementptr  ) [ 0011000]
tmp_100                 (icmp           ) [ 0011110]
StgValue_54             (br             ) [ 0000000]
sf_2                    (add            ) [ 0111110]
indvar_flatten_op       (add            ) [ 0000000]
indvar_flatten_next     (select         ) [ 0111110]
tmp_V                   (read           ) [ 0010100]
weights5_m_weights_V_5  (load           ) [ 0010100]
weights5_m_weights_V_7  (load           ) [ 0010100]
weights5_m_weights_V_9  (load           ) [ 0010100]
weights5_m_weights_V_11 (load           ) [ 0010100]
p_08_cast1_cast         (sext           ) [ 0000000]
p_08_cast_cast          (sext           ) [ 0000000]
p_0132_cast_cast        (sext           ) [ 0000000]
p_Val2_s                (mul            ) [ 0000000]
tmp_648                 (bitselect      ) [ 0000000]
tmp_649                 (partselect     ) [ 0000000]
p_Val2_cast             (sext           ) [ 0000000]
tmp_650                 (bitselect      ) [ 0000000]
tmp_651                 (trunc          ) [ 0000000]
tmp_142                 (or             ) [ 0000000]
tmp_143                 (partselect     ) [ 0000000]
tmp_144                 (bitconcatenate ) [ 0000000]
tmp_145                 (icmp           ) [ 0000000]
qb_assign_2             (and            ) [ 0000000]
tmp_146_cast            (zext           ) [ 0000000]
tmp1                    (add            ) [ 0010010]
p_0132_1_cast_cast      (sext           ) [ 0000000]
p_Val2_1                (mul            ) [ 0000000]
tmp_652                 (bitselect      ) [ 0000000]
tmp_653                 (partselect     ) [ 0000000]
p_Val2_81_1_cast        (sext           ) [ 0000000]
tmp_654                 (bitselect      ) [ 0000000]
tmp_655                 (trunc          ) [ 0000000]
tmp_148                 (or             ) [ 0000000]
tmp_149                 (partselect     ) [ 0000000]
tmp_150                 (bitconcatenate ) [ 0000000]
tmp_227_1               (icmp           ) [ 0000000]
qb_assign_2_1           (and            ) [ 0000000]
tmp_228_1_cast          (zext           ) [ 0000000]
tmp2                    (add            ) [ 0010010]
p_0132_2_cast_cast      (sext           ) [ 0000000]
p_Val2_2                (mul            ) [ 0000000]
tmp_656                 (bitselect      ) [ 0000000]
tmp_657                 (partselect     ) [ 0000000]
p_Val2_81_2_cast        (sext           ) [ 0000000]
tmp_658                 (bitselect      ) [ 0000000]
tmp_659                 (trunc          ) [ 0000000]
tmp_152                 (or             ) [ 0000000]
tmp_153                 (partselect     ) [ 0000000]
tmp_154                 (bitconcatenate ) [ 0000000]
tmp_227_2               (icmp           ) [ 0000000]
qb_assign_2_2           (and            ) [ 0000000]
tmp_228_2_cast          (zext           ) [ 0000000]
tmp3                    (add            ) [ 0010010]
p_0132_3_cast_cast      (sext           ) [ 0000000]
p_Val2_3                (mul            ) [ 0000000]
tmp_660                 (bitselect      ) [ 0000000]
tmp_161                 (partselect     ) [ 0010010]
tmp_661                 (bitselect      ) [ 0000000]
tmp_662                 (trunc          ) [ 0000000]
tmp_156                 (or             ) [ 0000000]
tmp_157                 (partselect     ) [ 0000000]
tmp_158                 (bitconcatenate ) [ 0000000]
tmp_227_3               (icmp           ) [ 0000000]
qb_assign_2_3           (and            ) [ 0010010]
macRegisters_0_V_5_s    (load           ) [ 0000000]
macRegisters_1_V_5_s    (load           ) [ 0000000]
macRegisters_2_V_5_s    (load           ) [ 0000000]
macRegisters_3_V_5_s    (load           ) [ 0000000]
StgValue_122            (specloopname   ) [ 0000000]
StgValue_123            (specloopname   ) [ 0000000]
StgValue_124            (specloopname   ) [ 0000000]
tmp_140                 (specregionbegin) [ 0000000]
StgValue_126            (specpipeline   ) [ 0000000]
tmp1_cast               (sext           ) [ 0000000]
macRegisters_0_V        (add            ) [ 0000000]
tmp2_cast               (sext           ) [ 0000000]
macRegisters_1_V        (add            ) [ 0000000]
tmp3_cast               (sext           ) [ 0000000]
macRegisters_2_V        (add            ) [ 0000000]
tmp_162                 (sext           ) [ 0000000]
tmp_228_3               (zext           ) [ 0000000]
tmp4                    (add            ) [ 0000000]
macRegisters_3_V        (add            ) [ 0000000]
StgValue_137            (store          ) [ 0000000]
StgValue_138            (store          ) [ 0000000]
StgValue_139            (store          ) [ 0000000]
StgValue_140            (store          ) [ 0000000]
StgValue_141            (br             ) [ 0000000]
tmp_163                 (mux            ) [ 0000000]
p_Val2_5                (add            ) [ 0000000]
tmp_164                 (mux            ) [ 0000000]
p_Val2_22_1             (add            ) [ 0000000]
tmp_165                 (mux            ) [ 0000000]
p_Val2_22_2             (add            ) [ 0000000]
tmp_166                 (mux            ) [ 0000000]
p_Val2_22_3             (add            ) [ 0000000]
tmp_V_53                (bitconcatenate ) [ 0000000]
StgValue_151            (write          ) [ 0000000]
StgValue_152            (store          ) [ 0000000]
StgValue_153            (store          ) [ 0000000]
StgValue_154            (store          ) [ 0000000]
StgValue_155            (store          ) [ 0000000]
StgValue_156            (br             ) [ 0000000]
empty                   (specregionend  ) [ 0000000]
StgValue_158            (br             ) [ 0111110]
StgValue_159            (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights5_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights5_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights5_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights5_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str627"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str628"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str629"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str630"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str631"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str632"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str620"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str621"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str622"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str623"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str624"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str625"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="macRegisters_0_V_5_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_5/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="macRegisters_1_V_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="macRegisters_2_V_5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="macRegisters_3_V_5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_5/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_V_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="StgValue_151_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_151/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="weights5_m_weights_V_4_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights5_m_weights_V_4/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights5_m_weights_V_5/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weights5_m_weights_V_6_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights5_m_weights_V_6/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights5_m_weights_V_7/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="weights5_m_weights_V_8_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="10" slack="0"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights5_m_weights_V_8/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights5_m_weights_V_9/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="weights5_m_weights_V_10_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights5_m_weights_V_10/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights5_m_weights_V_11/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="indvar_flatten7_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="19" slack="1"/>
<pin id="249" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="indvar_flatten7_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="19" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="1"/>
<pin id="260" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="12" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="nm_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="1"/>
<pin id="271" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="nm_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="sf_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="1"/>
<pin id="282" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="sf_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_152/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_153/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_154/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_155/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_96_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="exitcond_flatten7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="19" slack="0"/>
<pin id="325" dir="0" index="1" bw="19" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten7/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="indvar_flatten_next7_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="19" slack="0"/>
<pin id="332" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="exitcond_flatten_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="0" index="1" bw="12" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="nm_mid_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_96_mid_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="10" slack="0"/>
<pin id="352" dir="0" index="2" bw="10" slack="0"/>
<pin id="353" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_96_mid/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="nm_t_mid_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="not_exitcond_flatten_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_97_mid_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_97_mid/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="nm_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_2/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_359_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_359/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sf_mid2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_647_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_647/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_96_mid1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96_mid1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_96_mid2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="10" slack="0"/>
<pin id="418" dir="0" index="2" bw="10" slack="0"/>
<pin id="419" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_96_mid2/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="nm_t_mid2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="nm_mid2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sf_cast2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast2/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_98_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="7" slack="0"/>
<pin id="446" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_98/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_99_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_100_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="7" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_100/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sf_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="indvar_flatten_op_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="indvar_flatten_next_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="12" slack="0"/>
<pin id="478" dir="0" index="2" bw="12" slack="0"/>
<pin id="479" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_08_cast1_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="1"/>
<pin id="485" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast1_cast/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_08_cast_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_0132_cast_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="1"/>
<pin id="491" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Val2_s_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="5" slack="0"/>
<pin id="495" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_648_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="13" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_648/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_649_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="13" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="0" index="3" bw="5" slack="0"/>
<pin id="511" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_649/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_Val2_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_650_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="13" slack="0"/>
<pin id="523" dir="0" index="2" bw="4" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_650/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_651_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="0"/>
<pin id="530" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_651/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_142_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_142/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_143_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="13" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="0" index="3" bw="4" slack="0"/>
<pin id="543" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_144_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="5" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_144/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_145_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="0" index="1" bw="6" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_145/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="qb_assign_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_146_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_146_cast/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_0132_1_cast_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="1"/>
<pin id="580" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast_cast/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_Val2_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="5" slack="0"/>
<pin id="584" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_652_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="13" slack="0"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_652/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_653_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="0" index="1" bw="13" slack="0"/>
<pin id="598" dir="0" index="2" bw="4" slack="0"/>
<pin id="599" dir="0" index="3" bw="5" slack="0"/>
<pin id="600" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_653/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_Val2_81_1_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_81_1_cast/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_654_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="13" slack="0"/>
<pin id="612" dir="0" index="2" bw="4" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_654/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_655_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="13" slack="0"/>
<pin id="619" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_655/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_148_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_148/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_149_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="13" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="0" index="3" bw="4" slack="0"/>
<pin id="632" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_149/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_150_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_150/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_227_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="0"/>
<pin id="647" dir="0" index="1" bw="6" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_1/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="qb_assign_2_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_1/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_228_1_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_1_cast/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_0132_2_cast_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="1"/>
<pin id="669" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast_cast/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_Val2_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="5" slack="0"/>
<pin id="673" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_656_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="13" slack="0"/>
<pin id="679" dir="0" index="2" bw="5" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_656/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_657_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="0" index="1" bw="13" slack="0"/>
<pin id="687" dir="0" index="2" bw="4" slack="0"/>
<pin id="688" dir="0" index="3" bw="5" slack="0"/>
<pin id="689" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_657/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_Val2_81_2_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_81_2_cast/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_658_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="13" slack="0"/>
<pin id="701" dir="0" index="2" bw="4" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_658/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_659_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="13" slack="0"/>
<pin id="708" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_659/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_152_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_152/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_153_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="0"/>
<pin id="718" dir="0" index="1" bw="13" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="0" index="3" bw="4" slack="0"/>
<pin id="721" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_153/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_154_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_154/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_227_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="0" index="1" bw="6" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_2/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="qb_assign_2_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_2/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_228_2_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_2_cast/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp3_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="p_0132_3_cast_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="1"/>
<pin id="758" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast_cast/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_Val2_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="6" slack="0"/>
<pin id="762" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_660_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="14" slack="0"/>
<pin id="768" dir="0" index="2" bw="5" slack="0"/>
<pin id="769" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_660/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_161_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="7" slack="0"/>
<pin id="775" dir="0" index="1" bw="14" slack="0"/>
<pin id="776" dir="0" index="2" bw="4" slack="0"/>
<pin id="777" dir="0" index="3" bw="5" slack="0"/>
<pin id="778" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_161/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_661_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="14" slack="0"/>
<pin id="786" dir="0" index="2" bw="4" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_661/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_662_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="14" slack="0"/>
<pin id="793" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_662/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_156_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_156/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_157_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="0"/>
<pin id="803" dir="0" index="1" bw="14" slack="0"/>
<pin id="804" dir="0" index="2" bw="1" slack="0"/>
<pin id="805" dir="0" index="3" bw="4" slack="0"/>
<pin id="806" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_158_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="0"/>
<pin id="813" dir="0" index="1" bw="5" slack="0"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_158/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_227_3_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="0"/>
<pin id="821" dir="0" index="1" bw="6" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_3/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="qb_assign_2_3_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_3/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="macRegisters_0_V_5_s_load_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="4"/>
<pin id="833" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_5_s/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="macRegisters_1_V_5_s_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="4"/>
<pin id="836" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_5_s/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="macRegisters_2_V_5_s_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="4"/>
<pin id="839" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_5_s/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="macRegisters_3_V_5_s_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="4"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_5_s/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp1_cast_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="7" slack="1"/>
<pin id="845" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="macRegisters_0_V_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="7" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp2_cast_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="7" slack="1"/>
<pin id="854" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="macRegisters_1_V_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="7" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp3_cast_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="macRegisters_2_V_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_162_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="1"/>
<pin id="872" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_162/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_228_3_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_3/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="macRegisters_3_V_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="7" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="StgValue_137_store_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="4"/>
<pin id="891" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="StgValue_138_store_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="4"/>
<pin id="896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="StgValue_139_store_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="4"/>
<pin id="901" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="StgValue_140_store_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="4"/>
<pin id="906" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_163_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="0" index="2" bw="1" slack="0"/>
<pin id="912" dir="0" index="3" bw="1" slack="0"/>
<pin id="913" dir="0" index="4" bw="5" slack="0"/>
<pin id="914" dir="0" index="5" bw="1" slack="0"/>
<pin id="915" dir="0" index="6" bw="1" slack="0"/>
<pin id="916" dir="0" index="7" bw="4" slack="0"/>
<pin id="917" dir="0" index="8" bw="1" slack="0"/>
<pin id="918" dir="0" index="9" bw="1" slack="0"/>
<pin id="919" dir="0" index="10" bw="1" slack="0"/>
<pin id="920" dir="0" index="11" bw="1" slack="0"/>
<pin id="921" dir="0" index="12" bw="5" slack="0"/>
<pin id="922" dir="0" index="13" bw="1" slack="0"/>
<pin id="923" dir="0" index="14" bw="1" slack="0"/>
<pin id="924" dir="0" index="15" bw="3" slack="0"/>
<pin id="925" dir="0" index="16" bw="3" slack="0"/>
<pin id="926" dir="0" index="17" bw="4" slack="3"/>
<pin id="927" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_163/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="p_Val2_5_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_164_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="4" slack="0"/>
<pin id="954" dir="0" index="2" bw="3" slack="0"/>
<pin id="955" dir="0" index="3" bw="1" slack="0"/>
<pin id="956" dir="0" index="4" bw="1" slack="0"/>
<pin id="957" dir="0" index="5" bw="5" slack="0"/>
<pin id="958" dir="0" index="6" bw="1" slack="0"/>
<pin id="959" dir="0" index="7" bw="3" slack="0"/>
<pin id="960" dir="0" index="8" bw="1" slack="0"/>
<pin id="961" dir="0" index="9" bw="5" slack="0"/>
<pin id="962" dir="0" index="10" bw="1" slack="0"/>
<pin id="963" dir="0" index="11" bw="1" slack="0"/>
<pin id="964" dir="0" index="12" bw="1" slack="0"/>
<pin id="965" dir="0" index="13" bw="1" slack="0"/>
<pin id="966" dir="0" index="14" bw="5" slack="0"/>
<pin id="967" dir="0" index="15" bw="6" slack="0"/>
<pin id="968" dir="0" index="16" bw="1" slack="0"/>
<pin id="969" dir="0" index="17" bw="4" slack="3"/>
<pin id="970" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_164/5 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_Val2_22_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_1/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_165_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="0" index="1" bw="3" slack="0"/>
<pin id="997" dir="0" index="2" bw="1" slack="0"/>
<pin id="998" dir="0" index="3" bw="1" slack="0"/>
<pin id="999" dir="0" index="4" bw="4" slack="0"/>
<pin id="1000" dir="0" index="5" bw="4" slack="0"/>
<pin id="1001" dir="0" index="6" bw="1" slack="0"/>
<pin id="1002" dir="0" index="7" bw="1" slack="0"/>
<pin id="1003" dir="0" index="8" bw="1" slack="0"/>
<pin id="1004" dir="0" index="9" bw="5" slack="0"/>
<pin id="1005" dir="0" index="10" bw="1" slack="0"/>
<pin id="1006" dir="0" index="11" bw="1" slack="0"/>
<pin id="1007" dir="0" index="12" bw="4" slack="0"/>
<pin id="1008" dir="0" index="13" bw="4" slack="0"/>
<pin id="1009" dir="0" index="14" bw="1" slack="0"/>
<pin id="1010" dir="0" index="15" bw="3" slack="0"/>
<pin id="1011" dir="0" index="16" bw="4" slack="0"/>
<pin id="1012" dir="0" index="17" bw="4" slack="3"/>
<pin id="1013" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_165/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_Val2_22_2_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="0"/>
<pin id="1033" dir="0" index="1" bw="8" slack="0"/>
<pin id="1034" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_2/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_166_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="0" index="3" bw="5" slack="0"/>
<pin id="1042" dir="0" index="4" bw="1" slack="0"/>
<pin id="1043" dir="0" index="5" bw="1" slack="0"/>
<pin id="1044" dir="0" index="6" bw="5" slack="0"/>
<pin id="1045" dir="0" index="7" bw="5" slack="0"/>
<pin id="1046" dir="0" index="8" bw="1" slack="0"/>
<pin id="1047" dir="0" index="9" bw="1" slack="0"/>
<pin id="1048" dir="0" index="10" bw="1" slack="0"/>
<pin id="1049" dir="0" index="11" bw="3" slack="0"/>
<pin id="1050" dir="0" index="12" bw="1" slack="0"/>
<pin id="1051" dir="0" index="13" bw="5" slack="0"/>
<pin id="1052" dir="0" index="14" bw="1" slack="0"/>
<pin id="1053" dir="0" index="15" bw="1" slack="0"/>
<pin id="1054" dir="0" index="16" bw="1" slack="0"/>
<pin id="1055" dir="0" index="17" bw="4" slack="3"/>
<pin id="1056" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_166/5 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="p_Val2_22_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="0" index="1" bw="8" slack="0"/>
<pin id="1077" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_3/5 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_V_53_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="8" slack="0"/>
<pin id="1083" dir="0" index="2" bw="8" slack="0"/>
<pin id="1084" dir="0" index="3" bw="8" slack="0"/>
<pin id="1085" dir="0" index="4" bw="8" slack="0"/>
<pin id="1086" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_53/5 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="macRegisters_0_V_5_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="0"/>
<pin id="1095" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_5 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="macRegisters_1_V_5_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_5 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="macRegisters_2_V_5_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="0"/>
<pin id="1109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_5 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="macRegisters_3_V_5_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_5 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="exitcond_flatten7_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="1"/>
<pin id="1123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten7 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="indvar_flatten_next7_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="19" slack="0"/>
<pin id="1127" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="nm_t_mid2_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="4" slack="3"/>
<pin id="1132" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="nm_mid2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="5" slack="0"/>
<pin id="1140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="weights5_m_weights_V_4_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="10" slack="1"/>
<pin id="1145" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights5_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="weights5_m_weights_V_6_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="10" slack="1"/>
<pin id="1150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights5_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="weights5_m_weights_V_8_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="10" slack="1"/>
<pin id="1155" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights5_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="weights5_m_weights_V_10_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="10" slack="1"/>
<pin id="1160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights5_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="tmp_100_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="3"/>
<pin id="1165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="sf_2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="7" slack="0"/>
<pin id="1169" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sf_2 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="indvar_flatten_next_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="12" slack="0"/>
<pin id="1174" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1177" class="1005" name="tmp_V_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="1"/>
<pin id="1179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1183" class="1005" name="weights5_m_weights_V_5_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="5" slack="1"/>
<pin id="1185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights5_m_weights_V_5 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="weights5_m_weights_V_7_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="5" slack="1"/>
<pin id="1190" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights5_m_weights_V_7 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="weights5_m_weights_V_9_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="5" slack="1"/>
<pin id="1195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights5_m_weights_V_9 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="weights5_m_weights_V_11_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="6" slack="1"/>
<pin id="1200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weights5_m_weights_V_11 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="7" slack="1"/>
<pin id="1205" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp2_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="7" slack="1"/>
<pin id="1210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="tmp3_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="7" slack="1"/>
<pin id="1215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="tmp_161_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="7" slack="1"/>
<pin id="1220" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_161 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="qb_assign_2_3_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="1"/>
<pin id="1225" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_2_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="86" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="162" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="78" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="78" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="78" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="273" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="251" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="251" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="262" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="273" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="335" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="315" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="335" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="311" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="335" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="284" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="74" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="365" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="76" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="341" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="377" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="335" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="284" pin="4"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="383" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="58" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="377" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="407" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="349" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="377" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="403" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="357" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="436"><net_src comp="377" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="383" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="341" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="395" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="415" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="461"><net_src comp="395" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="80" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="395" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="82" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="262" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="84" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="335" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="469" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="496"><net_src comp="483" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="88" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="90" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="512"><net_src comp="92" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="492" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="94" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="90" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="506" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="492" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="96" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="492" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="498" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="98" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="492" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="12" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="100" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="553"><net_src comp="102" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="538" pin="4"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="532" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="60" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="520" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="516" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="585"><net_src comp="483" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="88" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="90" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="601"><net_src comp="92" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="581" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="94" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="90" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="608"><net_src comp="595" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="88" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="581" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="96" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="581" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="587" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="98" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="581" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="12" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="100" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="642"><net_src comp="102" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="627" pin="4"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="621" pin="2"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="60" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="609" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="605" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="674"><net_src comp="483" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="88" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="90" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="690"><net_src comp="92" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="670" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="90" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="697"><net_src comp="684" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="88" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="670" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="96" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="670" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="676" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="98" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="670" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="12" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="100" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="731"><net_src comp="102" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="716" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="710" pin="2"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="60" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="698" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="694" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="763"><net_src comp="486" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="104" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="106" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="779"><net_src comp="108" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="759" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="94" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="106" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="788"><net_src comp="104" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="759" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="96" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="794"><net_src comp="759" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="791" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="765" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="807"><net_src comp="110" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="759" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="12" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="100" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="816"><net_src comp="102" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="801" pin="4"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="795" pin="2"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="811" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="60" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="783" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="831" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="834" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="868"><net_src comp="861" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="837" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="880"><net_src comp="840" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="870" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="864" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="902"><net_src comp="855" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="846" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="928"><net_src comp="126" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="929"><net_src comp="48" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="930"><net_src comp="48" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="931"><net_src comp="48" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="932"><net_src comp="128" pin="0"/><net_sink comp="908" pin=4"/></net>

<net id="933"><net_src comp="48" pin="0"/><net_sink comp="908" pin=5"/></net>

<net id="934"><net_src comp="48" pin="0"/><net_sink comp="908" pin=6"/></net>

<net id="935"><net_src comp="130" pin="0"/><net_sink comp="908" pin=7"/></net>

<net id="936"><net_src comp="48" pin="0"/><net_sink comp="908" pin=8"/></net>

<net id="937"><net_src comp="48" pin="0"/><net_sink comp="908" pin=9"/></net>

<net id="938"><net_src comp="132" pin="0"/><net_sink comp="908" pin=10"/></net>

<net id="939"><net_src comp="48" pin="0"/><net_sink comp="908" pin=11"/></net>

<net id="940"><net_src comp="134" pin="0"/><net_sink comp="908" pin=12"/></net>

<net id="941"><net_src comp="48" pin="0"/><net_sink comp="908" pin=13"/></net>

<net id="942"><net_src comp="48" pin="0"/><net_sink comp="908" pin=14"/></net>

<net id="943"><net_src comp="136" pin="0"/><net_sink comp="908" pin=15"/></net>

<net id="944"><net_src comp="136" pin="0"/><net_sink comp="908" pin=16"/></net>

<net id="949"><net_src comp="846" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="908" pin="18"/><net_sink comp="945" pin=1"/></net>

<net id="971"><net_src comp="126" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="972"><net_src comp="138" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="973"><net_src comp="140" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="974"><net_src comp="48" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="975"><net_src comp="48" pin="0"/><net_sink comp="951" pin=4"/></net>

<net id="976"><net_src comp="142" pin="0"/><net_sink comp="951" pin=5"/></net>

<net id="977"><net_src comp="48" pin="0"/><net_sink comp="951" pin=6"/></net>

<net id="978"><net_src comp="140" pin="0"/><net_sink comp="951" pin=7"/></net>

<net id="979"><net_src comp="48" pin="0"/><net_sink comp="951" pin=8"/></net>

<net id="980"><net_src comp="128" pin="0"/><net_sink comp="951" pin=9"/></net>

<net id="981"><net_src comp="48" pin="0"/><net_sink comp="951" pin=10"/></net>

<net id="982"><net_src comp="48" pin="0"/><net_sink comp="951" pin=11"/></net>

<net id="983"><net_src comp="48" pin="0"/><net_sink comp="951" pin=12"/></net>

<net id="984"><net_src comp="48" pin="0"/><net_sink comp="951" pin=13"/></net>

<net id="985"><net_src comp="144" pin="0"/><net_sink comp="951" pin=14"/></net>

<net id="986"><net_src comp="146" pin="0"/><net_sink comp="951" pin=15"/></net>

<net id="987"><net_src comp="48" pin="0"/><net_sink comp="951" pin=16"/></net>

<net id="992"><net_src comp="855" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="951" pin="18"/><net_sink comp="988" pin=1"/></net>

<net id="1014"><net_src comp="126" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1015"><net_src comp="140" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1016"><net_src comp="48" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1017"><net_src comp="48" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1018"><net_src comp="138" pin="0"/><net_sink comp="994" pin=4"/></net>

<net id="1019"><net_src comp="138" pin="0"/><net_sink comp="994" pin=5"/></net>

<net id="1020"><net_src comp="48" pin="0"/><net_sink comp="994" pin=6"/></net>

<net id="1021"><net_src comp="48" pin="0"/><net_sink comp="994" pin=7"/></net>

<net id="1022"><net_src comp="48" pin="0"/><net_sink comp="994" pin=8"/></net>

<net id="1023"><net_src comp="148" pin="0"/><net_sink comp="994" pin=9"/></net>

<net id="1024"><net_src comp="48" pin="0"/><net_sink comp="994" pin=10"/></net>

<net id="1025"><net_src comp="48" pin="0"/><net_sink comp="994" pin=11"/></net>

<net id="1026"><net_src comp="150" pin="0"/><net_sink comp="994" pin=12"/></net>

<net id="1027"><net_src comp="152" pin="0"/><net_sink comp="994" pin=13"/></net>

<net id="1028"><net_src comp="48" pin="0"/><net_sink comp="994" pin=14"/></net>

<net id="1029"><net_src comp="154" pin="0"/><net_sink comp="994" pin=15"/></net>

<net id="1030"><net_src comp="156" pin="0"/><net_sink comp="994" pin=16"/></net>

<net id="1035"><net_src comp="864" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="994" pin="18"/><net_sink comp="1031" pin=1"/></net>

<net id="1057"><net_src comp="126" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1058"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1059"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1060"><net_src comp="158" pin="0"/><net_sink comp="1037" pin=3"/></net>

<net id="1061"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=4"/></net>

<net id="1062"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=5"/></net>

<net id="1063"><net_src comp="144" pin="0"/><net_sink comp="1037" pin=6"/></net>

<net id="1064"><net_src comp="134" pin="0"/><net_sink comp="1037" pin=7"/></net>

<net id="1065"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=8"/></net>

<net id="1066"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=9"/></net>

<net id="1067"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=10"/></net>

<net id="1068"><net_src comp="140" pin="0"/><net_sink comp="1037" pin=11"/></net>

<net id="1069"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=12"/></net>

<net id="1070"><net_src comp="148" pin="0"/><net_sink comp="1037" pin=13"/></net>

<net id="1071"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=14"/></net>

<net id="1072"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=15"/></net>

<net id="1073"><net_src comp="48" pin="0"/><net_sink comp="1037" pin=16"/></net>

<net id="1078"><net_src comp="882" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1037" pin="18"/><net_sink comp="1074" pin=1"/></net>

<net id="1087"><net_src comp="160" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1088"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="1031" pin="2"/><net_sink comp="1080" pin=2"/></net>

<net id="1090"><net_src comp="988" pin="2"/><net_sink comp="1080" pin=3"/></net>

<net id="1091"><net_src comp="945" pin="2"/><net_sink comp="1080" pin=4"/></net>

<net id="1092"><net_src comp="1080" pin="5"/><net_sink comp="188" pin=2"/></net>

<net id="1096"><net_src comp="166" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1099"><net_src comp="1093" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1103"><net_src comp="170" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1110"><net_src comp="174" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1117"><net_src comp="178" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1120"><net_src comp="1114" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1124"><net_src comp="323" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="329" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1133"><net_src comp="423" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="908" pin=17"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="951" pin=17"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="994" pin=17"/></net>

<net id="1137"><net_src comp="1130" pin="1"/><net_sink comp="1037" pin=17"/></net>

<net id="1141"><net_src comp="431" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1146"><net_src comp="195" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1151"><net_src comp="208" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1156"><net_src comp="221" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1161"><net_src comp="234" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1166"><net_src comp="457" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="463" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1175"><net_src comp="475" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1180"><net_src comp="182" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1186"><net_src comp="202" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1191"><net_src comp="215" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1196"><net_src comp="228" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1201"><net_src comp="241" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1206"><net_src comp="572" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1211"><net_src comp="661" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1216"><net_src comp="750" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1221"><net_src comp="773" pin="4"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1226"><net_src comp="825" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="873" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
	Port: weights5_m_weights_V | {}
	Port: weights5_m_weights_V_1 | {}
	Port: weights5_m_weights_V_2 | {}
	Port: weights5_m_weights_V_3 | {}
 - Input state : 
	Port: Conv1DMac_new.1 : in_V_V | {3 }
	Port: Conv1DMac_new.1 : weights5_m_weights_V | {2 3 }
	Port: Conv1DMac_new.1 : weights5_m_weights_V_1 | {2 3 }
	Port: Conv1DMac_new.1 : weights5_m_weights_V_2 | {2 3 }
	Port: Conv1DMac_new.1 : weights5_m_weights_V_3 | {2 3 }
  - Chain level:
	State 1
		StgValue_13 : 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
	State 2
		tmp : 1
		tmp_96 : 2
		exitcond_flatten7 : 1
		indvar_flatten_next7 : 1
		StgValue_26 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_96_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_s : 1
		tmp_97_mid : 2
		nm_2 : 3
		tmp_359 : 2
		sf_mid2 : 2
		tmp_647 : 4
		tmp_96_mid1 : 5
		tmp_96_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast2 : 3
		tmp_98 : 4
		tmp_99 : 5
		weights5_m_weights_V_4 : 6
		weights5_m_weights_V_5 : 7
		weights5_m_weights_V_6 : 6
		weights5_m_weights_V_7 : 7
		weights5_m_weights_V_8 : 6
		weights5_m_weights_V_9 : 7
		weights5_m_weights_V_10 : 6
		weights5_m_weights_V_11 : 7
		tmp_100 : 3
		StgValue_54 : 4
		sf_2 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
	State 4
		p_Val2_s : 1
		tmp_648 : 2
		tmp_649 : 2
		p_Val2_cast : 3
		tmp_650 : 2
		tmp_651 : 2
		tmp_142 : 3
		tmp_143 : 2
		tmp_144 : 3
		tmp_145 : 4
		qb_assign_2 : 5
		tmp_146_cast : 5
		tmp1 : 6
		p_Val2_1 : 1
		tmp_652 : 2
		tmp_653 : 2
		p_Val2_81_1_cast : 3
		tmp_654 : 2
		tmp_655 : 2
		tmp_148 : 3
		tmp_149 : 2
		tmp_150 : 3
		tmp_227_1 : 4
		qb_assign_2_1 : 5
		tmp_228_1_cast : 5
		tmp2 : 6
		p_Val2_2 : 1
		tmp_656 : 2
		tmp_657 : 2
		p_Val2_81_2_cast : 3
		tmp_658 : 2
		tmp_659 : 2
		tmp_152 : 3
		tmp_153 : 2
		tmp_154 : 3
		tmp_227_2 : 4
		qb_assign_2_2 : 5
		tmp_228_2_cast : 5
		tmp3 : 6
		p_Val2_3 : 1
		tmp_660 : 2
		tmp_161 : 2
		tmp_661 : 2
		tmp_662 : 2
		tmp_156 : 3
		tmp_157 : 2
		tmp_158 : 3
		tmp_227_3 : 4
		qb_assign_2_3 : 5
	State 5
		macRegisters_0_V : 1
		macRegisters_1_V : 1
		macRegisters_2_V : 1
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_137 : 3
		StgValue_138 : 2
		StgValue_139 : 2
		StgValue_140 : 2
		p_Val2_5 : 2
		p_Val2_22_1 : 2
		p_Val2_22_2 : 2
		p_Val2_22_3 : 3
		tmp_V_53 : 4
		StgValue_151 : 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_163_fu_908       |    0    |    0    |    65   |
|    mux   |        tmp_164_fu_951       |    0    |    0    |    65   |
|          |        tmp_165_fu_994       |    0    |    0    |    65   |
|          |       tmp_166_fu_1037       |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next7_fu_329 |    0    |    0    |    26   |
|          |         nm_2_fu_383         |    0    |    0    |    15   |
|          |        tmp_98_fu_443        |    0    |    0    |    17   |
|          |         sf_2_fu_463         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_469  |    0    |    0    |    19   |
|          |         tmp1_fu_572         |    0    |    0    |    15   |
|          |         tmp2_fu_661         |    0    |    0    |    15   |
|          |         tmp3_fu_750         |    0    |    0    |    15   |
|    add   |   macRegisters_0_V_fu_846   |    0    |    0    |    15   |
|          |   macRegisters_1_V_fu_855   |    0    |    0    |    15   |
|          |   macRegisters_2_V_fu_864   |    0    |    0    |    15   |
|          |         tmp4_fu_876         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_882   |    0    |    0    |    8    |
|          |       p_Val2_5_fu_945       |    0    |    0    |    15   |
|          |      p_Val2_22_1_fu_988     |    0    |    0    |    15   |
|          |     p_Val2_22_2_fu_1031     |    0    |    0    |    15   |
|          |     p_Val2_22_3_fu_1074     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_492       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_581       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_670       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_759       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten7_fu_323  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_335   |    0    |    0    |    13   |
|          |         tmp_s_fu_371        |    0    |    0    |    11   |
|   icmp   |        tmp_100_fu_457       |    0    |    0    |    11   |
|          |        tmp_145_fu_556       |    0    |    0    |    11   |
|          |       tmp_227_1_fu_645      |    0    |    0    |    11   |
|          |       tmp_227_2_fu_734      |    0    |    0    |    11   |
|          |       tmp_227_3_fu_819      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_341        |    0    |    0    |    5    |
|          |      tmp_96_mid_fu_349      |    0    |    0    |    10   |
|          |       nm_t_mid_fu_357       |    0    |    0    |    4    |
|  select  |        sf_mid2_fu_395       |    0    |    0    |    7    |
|          |      tmp_96_mid2_fu_415     |    0    |    0    |    10   |
|          |       nm_t_mid2_fu_423      |    0    |    0    |    4    |
|          |        nm_mid2_fu_431       |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_475 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_97_mid_fu_377      |    0    |    0    |    2    |
|          |      qb_assign_2_fu_562     |    0    |    0    |    2    |
|    and   |     qb_assign_2_1_fu_651    |    0    |    0    |    2    |
|          |     qb_assign_2_2_fu_740    |    0    |    0    |    2    |
|          |     qb_assign_2_3_fu_825    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_359_fu_389       |    0    |    0    |    2    |
|          |        tmp_142_fu_532       |    0    |    0    |    2    |
|    or    |        tmp_148_fu_621       |    0    |    0    |    2    |
|          |        tmp_152_fu_710       |    0    |    0    |    2    |
|          |        tmp_156_fu_795       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_365 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_182      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_151_write_fu_188  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_311         |    0    |    0    |    0    |
|          |        tmp_647_fu_403       |    0    |    0    |    0    |
|   trunc  |        tmp_651_fu_528       |    0    |    0    |    0    |
|          |        tmp_655_fu_617       |    0    |    0    |    0    |
|          |        tmp_659_fu_706       |    0    |    0    |    0    |
|          |        tmp_662_fu_791       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_96_fu_315        |    0    |    0    |    0    |
|          |      tmp_96_mid1_fu_407     |    0    |    0    |    0    |
|          |        tmp_144_fu_548       |    0    |    0    |    0    |
|bitconcatenate|        tmp_150_fu_637       |    0    |    0    |    0    |
|          |        tmp_154_fu_726       |    0    |    0    |    0    |
|          |        tmp_158_fu_811       |    0    |    0    |    0    |
|          |       tmp_V_53_fu_1080      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast2_fu_439       |    0    |    0    |    0    |
|          |        tmp_99_fu_449        |    0    |    0    |    0    |
|   zext   |     tmp_146_cast_fu_568     |    0    |    0    |    0    |
|          |    tmp_228_1_cast_fu_657    |    0    |    0    |    0    |
|          |    tmp_228_2_cast_fu_746    |    0    |    0    |    0    |
|          |       tmp_228_3_fu_873      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_08_cast1_cast_fu_483   |    0    |    0    |    0    |
|          |    p_08_cast_cast_fu_486    |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_489   |    0    |    0    |    0    |
|          |      p_Val2_cast_fu_516     |    0    |    0    |    0    |
|          |  p_0132_1_cast_cast_fu_578  |    0    |    0    |    0    |
|          |   p_Val2_81_1_cast_fu_605   |    0    |    0    |    0    |
|   sext   |  p_0132_2_cast_cast_fu_667  |    0    |    0    |    0    |
|          |   p_Val2_81_2_cast_fu_694   |    0    |    0    |    0    |
|          |  p_0132_3_cast_cast_fu_756  |    0    |    0    |    0    |
|          |       tmp1_cast_fu_843      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_852      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_861      |    0    |    0    |    0    |
|          |        tmp_162_fu_870       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_648_fu_498       |    0    |    0    |    0    |
|          |        tmp_650_fu_520       |    0    |    0    |    0    |
|          |        tmp_652_fu_587       |    0    |    0    |    0    |
| bitselect|        tmp_654_fu_609       |    0    |    0    |    0    |
|          |        tmp_656_fu_676       |    0    |    0    |    0    |
|          |        tmp_658_fu_698       |    0    |    0    |    0    |
|          |        tmp_660_fu_765       |    0    |    0    |    0    |
|          |        tmp_661_fu_783       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_649_fu_506       |    0    |    0    |    0    |
|          |        tmp_143_fu_538       |    0    |    0    |    0    |
|          |        tmp_653_fu_595       |    0    |    0    |    0    |
|partselect|        tmp_149_fu_627       |    0    |    0    |    0    |
|          |        tmp_657_fu_684       |    0    |    0    |    0    |
|          |        tmp_153_fu_716       |    0    |    0    |    0    |
|          |        tmp_161_fu_773       |    0    |    0    |    0    |
|          |        tmp_157_fu_801       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   858   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten7_reg_1121   |    1   |
|     indvar_flatten7_reg_247    |   19   |
|  indvar_flatten_next7_reg_1125 |   19   |
|  indvar_flatten_next_reg_1172  |   12   |
|     indvar_flatten_reg_258     |   12   |
|   macRegisters_0_V_5_reg_1093  |    8   |
|   macRegisters_1_V_5_reg_1100  |    8   |
|   macRegisters_2_V_5_reg_1107  |    8   |
|   macRegisters_3_V_5_reg_1114  |    8   |
|        nm_mid2_reg_1138        |    5   |
|           nm_reg_269           |    5   |
|       nm_t_mid2_reg_1130       |    4   |
|     qb_assign_2_3_reg_1223     |    1   |
|          sf_2_reg_1167         |    7   |
|           sf_reg_280           |    7   |
|          tmp1_reg_1203         |    7   |
|          tmp2_reg_1208         |    7   |
|          tmp3_reg_1213         |    7   |
|        tmp_100_reg_1163        |    1   |
|        tmp_161_reg_1218        |    7   |
|         tmp_V_reg_1177         |    8   |
|weights5_m_weights_V_10_reg_1158|   10   |
|weights5_m_weights_V_11_reg_1198|    6   |
| weights5_m_weights_V_4_reg_1143|   10   |
| weights5_m_weights_V_5_reg_1183|    5   |
| weights5_m_weights_V_6_reg_1148|   10   |
| weights5_m_weights_V_7_reg_1188|    5   |
| weights5_m_weights_V_8_reg_1153|   10   |
| weights5_m_weights_V_9_reg_1193|    5   |
+--------------------------------+--------+
|              Total             |   222  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_202 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_215 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_228 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_241 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   858  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   222  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   222  |   894  |
+-----------+--------+--------+--------+--------+
