


ARM Macro Assembler    Page 1 


    1 00000000         ;/*
    2 00000000         ;    FreeRTOS V7.2.0 - Copyright (C) 2012 Real Time Engi
                       neers Ltd.
    3 00000000         ; 
    4 00000000         ;
    5 00000000         ;    ***************************************************
                       ************************
    6 00000000         ;     *                                                 
                                             *
    7 00000000         ;     *    FreeRTOS tutorial books are available in pdf 
                       and paperback.        *
    8 00000000         ;     *    Complete, revised, and edited pdf reference m
                       anuals are also       *
    9 00000000         ;     *    available.                                   
                                             *
   10 00000000         ;     *                                                 
                                             *
   11 00000000         ;     *    Purchasing FreeRTOS documentation will not on
                       ly help you, by       *
   12 00000000         ;     *    ensuring you get running as quickly as possib
                       le and with an        *
   13 00000000         ;     *    in-depth knowledge of how to use FreeRTOS, it
                        will also help       *
   14 00000000         ;     *    the FreeRTOS project to continue with its mis
                       sion of providing     *
   15 00000000         ;     *    professional grade, cross platform, de facto 
                       standard solutions    *
   16 00000000         ;     *    for microcontrollers - completely free of cha
                       rge!                  *
   17 00000000         ;     *                                                 
                                             *
   18 00000000         ;     *    >>> See http://www.FreeRTOS.org/Documentation
                        for details. <<<     *
   19 00000000         ;     *                                                 
                                             *
   20 00000000         ;     *    Thank you for using FreeRTOS, and thank you f
                       or your support!      *
   21 00000000         ;     *                                                 
                                             *
   22 00000000         ;    ***************************************************
                       ************************
   23 00000000         ;
   24 00000000         ;
   25 00000000         ;    This file is part of the FreeRTOS distribution.
   26 00000000         ;
   27 00000000         ;    FreeRTOS is free software; you can redistribute it 
                       and/or modify it under
   28 00000000         ;    the terms of the GNU General Public License (versio
                       n 2) as published by the
   29 00000000         ;    Free Software Foundation AND MODIFIED BY the FreeRT
                       OS exception.
   30 00000000         ;    >>>NOTE<<< The modification to the GPL is included 
                       to allow you to
   31 00000000         ;    distribute a combined work that includes FreeRTOS w
                       ithout being obliged to
   32 00000000         ;    provide the source code for proprietary components 
                       outside of the FreeRTOS
   33 00000000         ;    kernel.  FreeRTOS is distributed in the hope that i
                       t will be useful, but



ARM Macro Assembler    Page 2 


   34 00000000         ;    WITHOUT ANY WARRANTY; without even the implied warr
                       anty of MERCHANTABILITY
   35 00000000         ;    or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU G
                       eneral Public License for
   36 00000000         ;    more details. You should have received a copy of th
                       e GNU General Public
   37 00000000         ;    License and the FreeRTOS license exception along wi
                       th FreeRTOS; if not it
   38 00000000         ;    can be viewed here: http://www.freertos.org/a00114.
                       html and also obtained
   39 00000000         ;    by writing to Richard Barry, contact details for wh
                       om are available on the
   40 00000000         ;    FreeRTOS WEB site.
   41 00000000         ;
   42 00000000         ;    1 tab == 4 spaces!
   43 00000000         ;
   44 00000000         ;    http://www.FreeRTOS.org - Documentation, latest inf
                       ormation, license and
   45 00000000         ;    contact details.
   46 00000000         ;
   47 00000000         ;    http://www.SafeRTOS.com - A version that is certifi
                       ed for use in safety
   48 00000000         ;    critical systems.
   49 00000000         ;
   50 00000000         ;    http://www.OpenRTOS.com - Commercial support, devel
                       opment, porting,
   51 00000000         ;    licensing and training services.
   52 00000000         ;
   53 00000000         ;    Modifications for LPC2468 port by Jonathan Dukes (j
                       dukes@scss.tcd.ie)
   54 00000000         ;*/
   55 00000000         
   56 00000000                 INCLUDE          portmacro.inc
    1 00000000         ;/*
    2 00000000         ;    FreeRTOS V7.2.0 - Copyright (C) 2012 Real Time Engi
                       neers Ltd.
    3 00000000         ; 
    4 00000000         ;
    5 00000000         ;    ***************************************************
                       ************************
    6 00000000         ;     *                                                 
                                             *
    7 00000000         ;     *    FreeRTOS tutorial books are available in pdf 
                       and paperback.        *
    8 00000000         ;     *    Complete, revised, and edited pdf reference m
                       anuals are also       *
    9 00000000         ;     *    available.                                   
                                             *
   10 00000000         ;     *                                                 
                                             *
   11 00000000         ;     *    Purchasing FreeRTOS documentation will not on
                       ly help you, by       *
   12 00000000         ;     *    ensuring you get running as quickly as possib
                       le and with an        *
   13 00000000         ;     *    in-depth knowledge of how to use FreeRTOS, it
                        will also help       *
   14 00000000         ;     *    the FreeRTOS project to continue with its mis
                       sion of providing     *
   15 00000000         ;     *    professional grade, cross platform, de facto 



ARM Macro Assembler    Page 3 


                       standard solutions    *
   16 00000000         ;     *    for microcontrollers - completely free of cha
                       rge!                  *
   17 00000000         ;     *                                                 
                                             *
   18 00000000         ;     *    >>> See http://www.FreeRTOS.org/Documentation
                        for details. <<<     *
   19 00000000         ;     *                                                 
                                             *
   20 00000000         ;     *    Thank you for using FreeRTOS, and thank you f
                       or your support!      *
   21 00000000         ;     *                                                 
                                             *
   22 00000000         ;    ***************************************************
                       ************************
   23 00000000         ;
   24 00000000         ;
   25 00000000         ;    This file is part of the FreeRTOS distribution.
   26 00000000         ;
   27 00000000         ;    FreeRTOS is free software; you can redistribute it 
                       and/or modify it under
   28 00000000         ;    the terms of the GNU General Public License (versio
                       n 2) as published by the
   29 00000000         ;    Free Software Foundation AND MODIFIED BY the FreeRT
                       OS exception.
   30 00000000         ;    >>>NOTE<<< The modification to the GPL is included 
                       to allow you to
   31 00000000         ;    distribute a combined work that includes FreeRTOS w
                       ithout being obliged to
   32 00000000         ;    provide the source code for proprietary components 
                       outside of the FreeRTOS
   33 00000000         ;    kernel.  FreeRTOS is distributed in the hope that i
                       t will be useful, but
   34 00000000         ;    WITHOUT ANY WARRANTY; without even the implied warr
                       anty of MERCHANTABILITY
   35 00000000         ;    or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU G
                       eneral Public License for
   36 00000000         ;    more details. You should have received a copy of th
                       e GNU General Public
   37 00000000         ;    License and the FreeRTOS license exception along wi
                       th FreeRTOS; if not it
   38 00000000         ;    can be viewed here: http://www.freertos.org/a00114.
                       html and also obtained
   39 00000000         ;    by writing to Richard Barry, contact details for wh
                       om are available on the
   40 00000000         ;    FreeRTOS WEB site.
   41 00000000         ;
   42 00000000         ;    1 tab == 4 spaces!
   43 00000000         ;
   44 00000000         ;    http://www.FreeRTOS.org - Documentation, latest inf
                       ormation, license and
   45 00000000         ;    contact details.
   46 00000000         ;
   47 00000000         ;    http://www.SafeRTOS.com - A version that is certifi
                       ed for use in safety
   48 00000000         ;    critical systems.
   49 00000000         ;
   50 00000000         ;    http://www.OpenRTOS.com - Commercial support, devel
                       opment, porting,



ARM Macro Assembler    Page 4 


   51 00000000         ;    licensing and training services.
   52 00000000         ; 
   53 00000000         ;    Modifications for LPC2468 by Jonathan Dukes (jdukes
                       @scss.tcd.ie)
   54 00000000         ;*/
   55 00000000         
   56 00000000                 IMPORT           ulCriticalNesting ;
   57 00000000                 IMPORT           pxCurrentTCB ;
   58 00000000         
   59 00000000         
   60 00000000                 MACRO
   61 00000000                 portRESTORE_CONTEXT
   62 00000000         
   63 00000000         
   64 00000000                 LDR              R0, =pxCurrentTCB ; Set the LR 
                                                            to the task stack. 
                                                             The location was..
                                                            .
   65 00000000                 LDR              R0, [R0]    ; ... stored in pxC
                                                            urrentTCB
   66 00000000                 LDR              LR, [R0]
   67 00000000         
   68 00000000                 LDR              R0, =ulCriticalNesting ; The cr
                                                            itical nesting dept
                                                            h is the first item
                                                             on... 
   69 00000000                 LDMFD            LR!, {R1}   ; ...the stack.  Lo
                                                            ad it into the ulCr
                                                            iticalNesting var.
   70 00000000                 STR              R1, [R0]    ;
   71 00000000         
   72 00000000                 LDMFD            LR!, {R0}   ; Get the SPSR from
                                                             the stack.
   73 00000000                 MSR              SPSR_cxsf, R0 ;
   74 00000000         
   75 00000000                 LDMFD            LR, {R0-R14}^ ; Restore all sys
                                                            tem mode registers 
                                                            for the task.
   76 00000000                 NOP                          ;
   77 00000000         
   78 00000000                 LDR              LR, [LR, #+60] ; Restore the re
                                                            turn address
   79 00000000         
   80 00000000         ; And return - correcting the offset in the LR to obtain
                        ...
   81 00000000                 SUBS             PC, LR, #4  ; ...the correct ad
                                                            dress.
   82 00000000         
   83 00000000                 MEND
   84 00000000         
   85 00000000         ; /*****************************************************
                       *****************/
   86 00000000         
   87 00000000                 MACRO
   88 00000000                 portSAVE_CONTEXT
   89 00000000         
   90 00000000         
   91 00000000                 STMDB            SP!, {R0}   ; Store R0 first as
                                                             we need to use it.



ARM Macro Assembler    Page 5 


                                                            
   92 00000000         
   93 00000000                 STMDB            SP,{SP}^    ; Set R0 to point t
                                                            o the task stack po
                                                            inter.
   94 00000000                 NOP                          ; See ARMARM manual
                                                             STM(2) notes for e
                                                            xpanation of NOP
   95 00000000                 SUB              SP, SP, #4  ;
   96 00000000                 LDMIA            SP!,{R0}    ;
   97 00000000         
   98 00000000                 STMDB            R0!, {LR}   ; Push the return a
                                                            ddress onto the sta
                                                            ck.
   99 00000000                 MOV              LR, R0      ; Now we have saved
                                                             LR we can use it i
                                                            nstead of R0.
  100 00000000                 LDMIA            SP!, {R0}   ; Pop R0 so we can 
                                                            save it onto the sy
                                                            stem mode stack.
  101 00000000         
  102 00000000                 STMDB            LR,{R0-LR}^ ; Push all the syst
                                                            em mode registers o
                                                            nto the task stack.
                                                            
  103 00000000                 NOP                          ; See ARMARM manual
                                                             STM(2) notes for e
                                                            xpanation of NOP
  104 00000000                 SUB              LR, LR, #60 ;
  105 00000000         
  106 00000000                 MRS              R0, SPSR    ; Push the SPSR ont
                                                            o the task stack.
  107 00000000                 STMDB            LR!, {R0}   ;
  108 00000000         
  109 00000000                 LDR              R0, =ulCriticalNesting ;
  110 00000000                 LDR              R0, [R0]    ;
  111 00000000                 STMDB            LR!, {R0}   ;
  112 00000000         
  113 00000000                 LDR              R0, =pxCurrentTCB ; Store the n
                                                            ew top of stack for
                                                             the task.
  114 00000000                 LDR              R1, [R0]    ;    
  115 00000000                 STR              LR, [R1]    ;
  116 00000000         
  117 00000000                 MEND
  118 00000000         
  119 00000000                 END
   57 00000000         
   58 00000000                 IMPORT           vTaskSwitchContext
   59 00000000                 IMPORT           vTaskIncrementTick
   60 00000000         
   61 00000000                 EXPORT           vPortYieldProcessor
   62 00000000                 EXPORT           vPortStartFirstTask
   63 00000000                 EXPORT           vPreemptiveTick
   64 00000000                 EXPORT           vPortYield
   65 00000000         
   66 00000000         
   67 00000000 FFFFFF00 
                       VICVECTADDR



ARM Macro Assembler    Page 6 


                               EQU              0xFFFFFF00
   68 00000000 E0004000 
                       T0IR    EQU              0xE0004000
   69 00000000 00000001 
                       T0MATCHBIT
                               EQU              0x00000001
   70 00000000         
   71 00000000                 ARM
   72 00000000                 AREA             PORT_ASM, CODE, READONLY
   73 00000000         
   74 00000000         
   75 00000000         
   76 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;;
   77 00000000         ; Starting the first task is done by just restoring the 
                       context 
   78 00000000         ; setup by pxPortInitialiseStack
   79 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;;
   80 00000000         vPortStartFirstTask
   81 00000000         
   82 00000000                 PRESERVE8
   83 00000000         
   84 00000000                 portRESTORE_CONTEXT
   62 00000000         
   63 00000000         
   64 00000000 E59F0164        LDR              R0, =pxCurrentTCB ; Set the LR 
                                                            to the task stack. 
                                                             The location was..
                                                            .
   65 00000004 E5900000        LDR              R0, [R0]    ; ... stored in pxC
                                                            urrentTCB
   66 00000008 E590E000        LDR              LR, [R0]
   67 0000000C         
   68 0000000C E59F015C        LDR              R0, =ulCriticalNesting ; The cr
                                                            itical nesting dept
                                                            h is the first item
                                                             on... 
   69 00000010 E8BE0002        LDMFD            LR!, {R1}   ; ...the stack.  Lo
                                                            ad it into the ulCr
                                                            iticalNesting var.
   70 00000014 E5801000        STR              R1, [R0]    ;
   71 00000018         
   72 00000018 E8BE0001        LDMFD            LR!, {R0}   ; Get the SPSR from
                                                             the stack.
   73 0000001C E16FF000        MSR              SPSR_cxsf, R0 ;
   74 00000020         
   75 00000020 E8DE7FFF        LDMFD            LR, {R0-R14}^ ; Restore all sys
                                                            tem mode registers 
                                                            for the task.
   76 00000024 E1A00000        NOP                          ;
   77 00000028         
   78 00000028 E59EE03C        LDR              LR, [LR, #+60] ; Restore the re
                                                            turn address
   79 0000002C         
   80 0000002C         ; And return - correcting the offset in the LR to obtain
                        ...
   81 0000002C E25EF004        SUBS             PC, LR, #4  ; ...the correct ad
                                                            dress.



ARM Macro Assembler    Page 7 


   82 00000030         
   85 00000030         
   86 00000030         vPortYield
   87 00000030         
   88 00000030                 PRESERVE8
   89 00000030         
   90 00000030 EF000000        SVC              0
   91 00000034 E12FFF1E        bx               lr
   92 00000038         
   93 00000038         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;;
   94 00000038         ; Interrupt service routine for the SWI interrupt.  The 
                       vector table is
   95 00000038         ; configured in the startup.s file.
   96 00000038         ;
   97 00000038         ; vPortYieldProcessor() is used to manually force a cont
                       ext switch.  The
   98 00000038         ; SWI interrupt is generated by a call to taskYIELD() or
                        portYIELD().
   99 00000038         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;;
  100 00000038         
  101 00000038         vPortYieldProcessor
  102 00000038         
  103 00000038                 PRESERVE8
  104 00000038         
  105 00000038         ; Within an IRQ ISR the link register has an offset from
                        the true return 
  106 00000038         ; address, but an SWI ISR does not.  Add the offset manu
                       ally so the same 
  107 00000038         ; ISR return code can be used in both cases.
  108 00000038 E28EE004        ADD              LR, LR, #4
  109 0000003C         
  110 0000003C         ; Perform the context switch.
  111 0000003C                 portSAVE_CONTEXT             ; Save current task
                                                             context    
   89 0000003C         
   90 0000003C         
   91 0000003C E92D0001        STMDB            SP!, {R0}   ; Store R0 first as
                                                             we need to use it.
                                                            
   92 00000040         
   93 00000040 E94D2000        STMDB            SP,{SP}^    ; Set R0 to point t
                                                            o the task stack po
                                                            inter.
   94 00000044 E1A00000        NOP                          ; See ARMARM manual
                                                             STM(2) notes for e
                                                            xpanation of NOP
   95 00000048 E24DD004        SUB              SP, SP, #4  ;
   96 0000004C E8BD0001        LDMIA            SP!,{R0}    ;
   97 00000050         
   98 00000050 E9204000        STMDB            R0!, {LR}   ; Push the return a
                                                            ddress onto the sta
                                                            ck.
   99 00000054 E1A0E000        MOV              LR, R0      ; Now we have saved
                                                             LR we can use it i
                                                            nstead of R0.
  100 00000058 E8BD0001        LDMIA            SP!, {R0}   ; Pop R0 so we can 
                                                            save it onto the sy



ARM Macro Assembler    Page 8 


                                                            stem mode stack.
  101 0000005C         
  102 0000005C E94E7FFF        STMDB            LR,{R0-LR}^ ; Push all the syst
                                                            em mode registers o
                                                            nto the task stack.
                                                            
  103 00000060 E1A00000        NOP                          ; See ARMARM manual
                                                             STM(2) notes for e
                                                            xpanation of NOP
  104 00000064 E24EE03C        SUB              LR, LR, #60 ;
  105 00000068         
  106 00000068 E14F0000        MRS              R0, SPSR    ; Push the SPSR ont
                                                            o the task stack.
  107 0000006C E92E0001        STMDB            LR!, {R0}   ;
  108 00000070         
  109 00000070 E59F00F8        LDR              R0, =ulCriticalNesting ;
  110 00000074 E5900000        LDR              R0, [R0]    ;
  111 00000078 E92E0001        STMDB            LR!, {R0}   ;
  112 0000007C         
  113 0000007C E59F00E8        LDR              R0, =pxCurrentTCB ; Store the n
                                                            ew top of stack for
                                                             the task.
  114 00000080 E5901000        LDR              R1, [R0]    ;    
  115 00000084 E581E000        STR              LR, [R1]    ;
  116 00000088         
  112 00000088 E59F00E4        LDR              R0, =vTaskSwitchContext ; Get t
                                                            he address of the c
                                                            ontext switch funct
                                                            ion
  113 0000008C E1A0E00F        MOV              LR, PC      ; Store the return 
                                                            address
  114 00000090 E12FFF10        BX               R0          ; Call the contedxt
                                                             switch function
  115 00000094                 portRESTORE_CONTEXT          ; restore the conte
                                                            xt of the selected 
                                                            task 
   62 00000094         
   63 00000094         
   64 00000094 E59F00D0        LDR              R0, =pxCurrentTCB ; Set the LR 
                                                            to the task stack. 
                                                             The location was..
                                                            .
   65 00000098 E5900000        LDR              R0, [R0]    ; ... stored in pxC
                                                            urrentTCB
   66 0000009C E590E000        LDR              LR, [R0]
   67 000000A0         
   68 000000A0 E59F00C8        LDR              R0, =ulCriticalNesting ; The cr
                                                            itical nesting dept
                                                            h is the first item
                                                             on... 
   69 000000A4 E8BE0002        LDMFD            LR!, {R1}   ; ...the stack.  Lo
                                                            ad it into the ulCr
                                                            iticalNesting var.
   70 000000A8 E5801000        STR              R1, [R0]    ;
   71 000000AC         
   72 000000AC E8BE0001        LDMFD            LR!, {R0}   ; Get the SPSR from
                                                             the stack.
   73 000000B0 E16FF000        MSR              SPSR_cxsf, R0 ;
   74 000000B4         



ARM Macro Assembler    Page 9 


   75 000000B4 E8DE7FFF        LDMFD            LR, {R0-R14}^ ; Restore all sys
                                                            tem mode registers 
                                                            for the task.
   76 000000B8 E1A00000        NOP                          ;
   77 000000BC         
   78 000000BC E59EE03C        LDR              LR, [LR, #+60] ; Restore the re
                                                            turn address
   79 000000C0         
   80 000000C0         ; And return - correcting the offset in the LR to obtain
                        ...
   81 000000C0 E25EF004        SUBS             PC, LR, #4  ; ...the correct ad
                                                            dress.
   82 000000C4         
  116 000000C4         
  117 000000C4         
  118 000000C4         
  119 000000C4         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;;;;;;;;
  120 000000C4         ; Interrupt service routine for preemptive scheduler tic
                       k timer
  121 000000C4         ; Only used if portUSE_PREEMPTION is set to 1 in portmac
                       ro.h
  122 000000C4         ;
  123 000000C4         ; Uses timer 0 of LPC21XX Family
  124 000000C4         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;;;;;;;; 
  125 000000C4         
  126 000000C4         vPreemptiveTick
  127 000000C4         
  128 000000C4                 PRESERVE8
  129 000000C4         
  130 000000C4                 portSAVE_CONTEXT             ; Save the context 
                                                            of the current task
                                                            . 
   89 000000C4         
   90 000000C4         
   91 000000C4 E92D0001        STMDB            SP!, {R0}   ; Store R0 first as
                                                             we need to use it.
                                                            
   92 000000C8         
   93 000000C8 E94D2000        STMDB            SP,{SP}^    ; Set R0 to point t
                                                            o the task stack po
                                                            inter.
   94 000000CC E1A00000        NOP                          ; See ARMARM manual
                                                             STM(2) notes for e
                                                            xpanation of NOP
   95 000000D0 E24DD004        SUB              SP, SP, #4  ;
   96 000000D4 E8BD0001        LDMIA            SP!,{R0}    ;
   97 000000D8         
   98 000000D8 E9204000        STMDB            R0!, {LR}   ; Push the return a
                                                            ddress onto the sta
                                                            ck.
   99 000000DC E1A0E000        MOV              LR, R0      ; Now we have saved
                                                             LR we can use it i
                                                            nstead of R0.
  100 000000E0 E8BD0001        LDMIA            SP!, {R0}   ; Pop R0 so we can 
                                                            save it onto the sy
                                                            stem mode stack.
  101 000000E4         



ARM Macro Assembler    Page 10 


  102 000000E4 E94E7FFF        STMDB            LR,{R0-LR}^ ; Push all the syst
                                                            em mode registers o
                                                            nto the task stack.
                                                            
  103 000000E8 E1A00000        NOP                          ; See ARMARM manual
                                                             STM(2) notes for e
                                                            xpanation of NOP
  104 000000EC E24EE03C        SUB              LR, LR, #60 ;
  105 000000F0         
  106 000000F0 E14F0000        MRS              R0, SPSR    ; Push the SPSR ont
                                                            o the task stack.
  107 000000F4 E92E0001        STMDB            LR!, {R0}   ;
  108 000000F8         
  109 000000F8 E59F0070        LDR              R0, =ulCriticalNesting ;
  110 000000FC E5900000        LDR              R0, [R0]    ;
  111 00000100 E92E0001        STMDB            LR!, {R0}   ;
  112 00000104         
  113 00000104 E59F0060        LDR              R0, =pxCurrentTCB ; Store the n
                                                            ew top of stack for
                                                             the task.
  114 00000108 E5901000        LDR              R1, [R0]    ;    
  115 0000010C E581E000        STR              LR, [R1]    ;
  116 00000110         
  131 00000110         
  132 00000110 E59F0060        LDR              R0, =vTaskIncrementTick ; Incre
                                                            ment the tick count
                                                            .  
  133 00000114 E1A0E00F        MOV              LR, PC      ; This may make a d
                                                            elayed task ready
  134 00000118 E12FFF10        BX               R0          ; to run.
  135 0000011C         
  136 0000011C E59F0050        LDR              R0, =vTaskSwitchContext ; Find 
                                                            the highest priorit
                                                            y task that 
  137 00000120 E1A0E00F        MOV              LR, PC      ; is ready to run.
  138 00000124 E12FFF10        BX               R0
  139 00000128         
  140 00000128 E3A00001        MOV              R0, #T0MATCHBIT ; Clear the tim
                                                            er event
  141 0000012C E59F1048        LDR              R1, =T0IR
  142 00000130 E5810000        STR              R0, [R1]
  143 00000134         
  144 00000134 E59F0044        LDR              R0, =VICVECTADDR ; Acknowledge 
                                                            the interrupt 
  145 00000138 E5800000        STR              R0,[R0]
  146 0000013C         
  147 0000013C                 portRESTORE_CONTEXT          ; Restore the conte
                                                            xt of the highest 
   62 0000013C         
   63 0000013C         
   64 0000013C E59F0028        LDR              R0, =pxCurrentTCB ; Set the LR 
                                                            to the task stack. 
                                                             The location was..
                                                            .
   65 00000140 E5900000        LDR              R0, [R0]    ; ... stored in pxC
                                                            urrentTCB
   66 00000144 E590E000        LDR              LR, [R0]
   67 00000148         
   68 00000148 E59F0020        LDR              R0, =ulCriticalNesting ; The cr



ARM Macro Assembler    Page 11 


                                                            itical nesting dept
                                                            h is the first item
                                                             on... 
   69 0000014C E8BE0002        LDMFD            LR!, {R1}   ; ...the stack.  Lo
                                                            ad it into the ulCr
                                                            iticalNesting var.
   70 00000150 E5801000        STR              R1, [R0]    ;
   71 00000154         
   72 00000154 E8BE0001        LDMFD            LR!, {R0}   ; Get the SPSR from
                                                             the stack.
   73 00000158 E16FF000        MSR              SPSR_cxsf, R0 ;
   74 0000015C         
   75 0000015C E8DE7FFF        LDMFD            LR, {R0-R14}^ ; Restore all sys
                                                            tem mode registers 
                                                            for the task.
   76 00000160 E1A00000        NOP                          ;
   77 00000164         
   78 00000164 E59EE03C        LDR              LR, [LR, #+60] ; Restore the re
                                                            turn address
   79 00000168         
   80 00000168         ; And return - correcting the offset in the LR to obtain
                        ...
   81 00000168 E25EF004        SUBS             PC, LR, #4  ; ...the correct ad
                                                            dress.
   82 0000016C         
  148 0000016C         ; priority task that is ready to run.
  149 0000016C                 END
              00000000 
              00000000 
              00000000 
              00000000 
              E0004000 
              FFFFFF00 
Command Line: --debug --xref --apcs=interwork --depend=.\portASM.d -o.\portASM.
o -I..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468 -I"C:\Program Files\keil\ARM\I
NC" -I"C:\Program Files\keil\ARM\INC\Philips" --predefine="__EVAL SETA 1" --lis
t=.\portASM.lst ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

PORT_ASM 00000000

Symbol: PORT_ASM
   Definitions
      At line 72 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
   Uses
      None
Comment: PORT_ASM unused
vPortStartFirstTask 00000000

Symbol: vPortStartFirstTask
   Definitions
      At line 80 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
   Uses
      At line 62 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
Comment: vPortStartFirstTask used once
vPortYield 00000030

Symbol: vPortYield
   Definitions
      At line 86 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
   Uses
      At line 64 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
Comment: vPortYield used once
vPortYieldProcessor 00000038

Symbol: vPortYieldProcessor
   Definitions
      At line 101 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s
   Uses
      At line 61 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
Comment: vPortYieldProcessor used once
vPreemptiveTick 000000C4

Symbol: vPreemptiveTick
   Definitions
      At line 126 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s
   Uses
      At line 63 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
Comment: vPreemptiveTick used once
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

T0IR E0004000

Symbol: T0IR
   Definitions
      At line 68 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
   Uses
      At line 141 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s
Comment: T0IR used once
T0MATCHBIT 00000001

Symbol: T0MATCHBIT
   Definitions
      At line 69 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
   Uses
      At line 140 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s
Comment: T0MATCHBIT used once
VICVECTADDR FFFFFF00

Symbol: VICVECTADDR
   Definitions
      At line 67 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
   Uses
      At line 144 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s
Comment: VICVECTADDR used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

pxCurrentTCB 00000000

Symbol: pxCurrentTCB
   Definitions
      At line 57 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portmacro
.inc
   Uses
      At line 64 in macro H1è—1
      at line 84 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
      At line 113 in macro  ì0ð1
      at line 111 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s

ulCriticalNesting 00000000

Symbol: ulCriticalNesting
   Definitions
      At line 56 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portmacro
.inc
   Uses
      At line 68 in macro H1è—1
      at line 84 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
      At line 109 in macro  ì0ð1
      at line 111 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s

vTaskIncrementTick 00000000

Symbol: vTaskIncrementTick
   Definitions
      At line 59 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
   Uses
      At line 132 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s
Comment: vTaskIncrementTick used once
vTaskSwitchContext 00000000

Symbol: vTaskSwitchContext
   Definitions
      At line 58 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.s
   Uses
      At line 112 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s
      At line 136 in file ..\FreeRTOS\Source\portable\TCD\ARM7_LPC2468\portASM.
s

4 symbols
339 symbols in table
