{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 01:46:03 2014 " "Info: Processing started: Tue Dec 16 01:46:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register CU:controlUnit\|State.decode register GeneralDatapath:dataPath\|RAM_8bits:RAM\|dataOut\[4\] 191.28 MHz 5.228 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 191.28 MHz between source register \"CU:controlUnit\|State.decode\" and destination register \"GeneralDatapath:dataPath\|RAM_8bits:RAM\|dataOut\[4\]\" (period= 5.228 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.013 ns + Longest register register " "Info: + Longest register to register delay is 5.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:controlUnit\|State.decode 1 REG LCFF_X19_Y7_N15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 13; REG Node = 'CU:controlUnit\|State.decode'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:controlUnit|State.decode } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.413 ns) 0.926 ns GeneralDatapath:dataPath\|Meminst_out\[3\]~373 2 COMB LCCOMB_X20_Y7_N16 75 " "Info: 2: + IC(0.513 ns) + CELL(0.413 ns) = 0.926 ns; Loc. = LCCOMB_X20_Y7_N16; Fanout = 75; COMB Node = 'GeneralDatapath:dataPath\|Meminst_out\[3\]~373'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { CU:controlUnit|State.decode GeneralDatapath:dataPath|Meminst_out[3]~373 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.393 ns) 2.178 ns GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~212 3 COMB LCCOMB_X19_Y5_N22 1 " "Info: 3: + IC(0.859 ns) + CELL(0.393 ns) = 2.178 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 1; COMB Node = 'GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~212'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { GeneralDatapath:dataPath|Meminst_out[3]~373 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~212 } "NODE_NAME" } } { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.571 ns GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~213 4 COMB LCCOMB_X19_Y5_N16 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 2.571 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 1; COMB Node = 'GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~213'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~212 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~213 } "NODE_NAME" } } { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.275 ns) 3.570 ns GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~216 5 COMB LCCOMB_X18_Y7_N2 1 " "Info: 5: + IC(0.724 ns) + CELL(0.275 ns) = 3.570 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 1; COMB Node = 'GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~216'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~213 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~216 } "NODE_NAME" } } { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.416 ns) 4.229 ns GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~219 6 COMB LCCOMB_X18_Y7_N6 1 " "Info: 6: + IC(0.243 ns) + CELL(0.416 ns) = 4.229 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 1; COMB Node = 'GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~219'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~216 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~219 } "NODE_NAME" } } { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.437 ns) 4.929 ns GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~230 7 COMB LCCOMB_X18_Y7_N10 1 " "Info: 7: + IC(0.263 ns) + CELL(0.437 ns) = 4.929 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 1; COMB Node = 'GeneralDatapath:dataPath\|RAM_8bits:RAM\|Mux3~230'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~219 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~230 } "NODE_NAME" } } { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.013 ns GeneralDatapath:dataPath\|RAM_8bits:RAM\|dataOut\[4\] 8 REG LCFF_X18_Y7_N11 3 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.013 ns; Loc. = LCFF_X18_Y7_N11; Fanout = 3; REG Node = 'GeneralDatapath:dataPath\|RAM_8bits:RAM\|dataOut\[4\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~230 GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] } "NODE_NAME" } } { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 43.25 % ) " "Info: Total cell delay = 2.168 ns ( 43.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.845 ns ( 56.75 % ) " "Info: Total interconnect delay = 2.845 ns ( 56.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.013 ns" { CU:controlUnit|State.decode GeneralDatapath:dataPath|Meminst_out[3]~373 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~212 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~213 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~216 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~219 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~230 GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.013 ns" { CU:controlUnit|State.decode {} GeneralDatapath:dataPath|Meminst_out[3]~373 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~212 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~213 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~216 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~219 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~230 {} GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] {} } { 0.000ns 0.513ns 0.859ns 0.243ns 0.724ns 0.243ns 0.263ns 0.000ns } { 0.000ns 0.413ns 0.393ns 0.150ns 0.275ns 0.416ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.339 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clock~clkctrl 2 COMB CLKCTRL_G2 296 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.537 ns) 2.339 ns GeneralDatapath:dataPath\|RAM_8bits:RAM\|dataOut\[4\] 3 REG LCFF_X18_Y7_N11 3 " "Info: 3: + IC(0.691 ns) + CELL(0.537 ns) = 2.339 ns; Loc. = LCFF_X18_Y7_N11; Fanout = 3; REG Node = 'GeneralDatapath:dataPath\|RAM_8bits:RAM\|dataOut\[4\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { Clock~clkctrl GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] } "NODE_NAME" } } { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.24 % ) " "Info: Total cell delay = 1.526 ns ( 65.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.813 ns ( 34.76 % ) " "Info: Total interconnect delay = 0.813 ns ( 34.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { Clock Clock~clkctrl GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { Clock {} Clock~combout {} Clock~clkctrl {} GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] {} } { 0.000ns 0.000ns 0.122ns 0.691ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.340 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clock~clkctrl 2 COMB CLKCTRL_G2 296 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.537 ns) 2.340 ns CU:controlUnit\|State.decode 3 REG LCFF_X19_Y7_N15 13 " "Info: 3: + IC(0.692 ns) + CELL(0.537 ns) = 2.340 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 13; REG Node = 'CU:controlUnit\|State.decode'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { Clock~clkctrl CU:controlUnit|State.decode } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.21 % ) " "Info: Total cell delay = 1.526 ns ( 65.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.814 ns ( 34.79 % ) " "Info: Total interconnect delay = 0.814 ns ( 34.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { Clock Clock~clkctrl CU:controlUnit|State.decode } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { Clock {} Clock~combout {} Clock~clkctrl {} CU:controlUnit|State.decode {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { Clock Clock~clkctrl GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { Clock {} Clock~combout {} Clock~clkctrl {} GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] {} } { 0.000ns 0.000ns 0.122ns 0.691ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { Clock Clock~clkctrl CU:controlUnit|State.decode } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { Clock {} Clock~combout {} Clock~clkctrl {} CU:controlUnit|State.decode {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.013 ns" { CU:controlUnit|State.decode GeneralDatapath:dataPath|Meminst_out[3]~373 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~212 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~213 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~216 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~219 GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~230 GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.013 ns" { CU:controlUnit|State.decode {} GeneralDatapath:dataPath|Meminst_out[3]~373 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~212 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~213 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~216 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~219 {} GeneralDatapath:dataPath|RAM_8bits:RAM|Mux3~230 {} GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] {} } { 0.000ns 0.513ns 0.859ns 0.243ns 0.724ns 0.243ns 0.263ns 0.000ns } { 0.000ns 0.413ns 0.393ns 0.150ns 0.275ns 0.416ns 0.437ns 0.084ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { Clock Clock~clkctrl GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { Clock {} Clock~combout {} Clock~clkctrl {} GeneralDatapath:dataPath|RAM_8bits:RAM|dataOut[4] {} } { 0.000ns 0.000ns 0.122ns 0.691ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { Clock Clock~clkctrl CU:controlUnit|State.decode } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { Clock {} Clock~combout {} Clock~clkctrl {} CU:controlUnit|State.decode {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "GeneralDatapath:dataPath\|Register_8bits:ARegister\|out\[5\] data_in\[5\] Clock 5.217 ns register " "Info: tsu for register \"GeneralDatapath:dataPath\|Register_8bits:ARegister\|out\[5\]\" (data pin = \"data_in\[5\]\", clock pin = \"Clock\") is 5.217 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.591 ns + Longest pin register " "Info: + Longest pin to register delay is 7.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns data_in\[5\] 1 PIN PIN_125 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_125; Fanout = 1; PIN Node = 'data_in\[5\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.357 ns) + CELL(0.419 ns) 6.616 ns GeneralDatapath:dataPath\|Add0~997 2 COMB LCCOMB_X17_Y7_N30 1 " "Info: 2: + IC(5.357 ns) + CELL(0.419 ns) = 6.616 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 1; COMB Node = 'GeneralDatapath:dataPath\|Add0~997'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { data_in[5] GeneralDatapath:dataPath|Add0~997 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.150 ns) 7.507 ns GeneralDatapath:dataPath\|Add0~998 3 COMB LCCOMB_X17_Y6_N2 1 " "Info: 3: + IC(0.741 ns) + CELL(0.150 ns) = 7.507 ns; Loc. = LCCOMB_X17_Y6_N2; Fanout = 1; COMB Node = 'GeneralDatapath:dataPath\|Add0~998'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { GeneralDatapath:dataPath|Add0~997 GeneralDatapath:dataPath|Add0~998 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.591 ns GeneralDatapath:dataPath\|Register_8bits:ARegister\|out\[5\] 4 REG LCFF_X17_Y6_N3 36 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.591 ns; Loc. = LCFF_X17_Y6_N3; Fanout = 36; REG Node = 'GeneralDatapath:dataPath\|Register_8bits:ARegister\|out\[5\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GeneralDatapath:dataPath|Add0~998 GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] } "NODE_NAME" } } { "Register_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 19.67 % ) " "Info: Total cell delay = 1.493 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.098 ns ( 80.33 % ) " "Info: Total interconnect delay = 6.098 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.591 ns" { data_in[5] GeneralDatapath:dataPath|Add0~997 GeneralDatapath:dataPath|Add0~998 GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.591 ns" { data_in[5] {} data_in[5]~combout {} GeneralDatapath:dataPath|Add0~997 {} GeneralDatapath:dataPath|Add0~998 {} GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] {} } { 0.000ns 0.000ns 5.357ns 0.741ns 0.000ns } { 0.000ns 0.840ns 0.419ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/Register_8bits.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.338 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clock~clkctrl 2 COMB CLKCTRL_G2 296 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.537 ns) 2.338 ns GeneralDatapath:dataPath\|Register_8bits:ARegister\|out\[5\] 3 REG LCFF_X17_Y6_N3 36 " "Info: 3: + IC(0.690 ns) + CELL(0.537 ns) = 2.338 ns; Loc. = LCFF_X17_Y6_N3; Fanout = 36; REG Node = 'GeneralDatapath:dataPath\|Register_8bits:ARegister\|out\[5\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { Clock~clkctrl GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] } "NODE_NAME" } } { "Register_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.27 % ) " "Info: Total cell delay = 1.526 ns ( 65.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 34.73 % ) " "Info: Total interconnect delay = 0.812 ns ( 34.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.591 ns" { data_in[5] GeneralDatapath:dataPath|Add0~997 GeneralDatapath:dataPath|Add0~998 GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.591 ns" { data_in[5] {} data_in[5]~combout {} GeneralDatapath:dataPath|Add0~997 {} GeneralDatapath:dataPath|Add0~998 {} GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] {} } { 0.000ns 0.000ns 5.357ns 0.741ns 0.000ns } { 0.000ns 0.840ns 0.419ns 0.150ns 0.084ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Clock Clock~clkctrl GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { Clock {} Clock~combout {} Clock~clkctrl {} GeneralDatapath:dataPath|Register_8bits:ARegister|out[5] {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock CheckState CU:controlUnit\|State.fetch 8.130 ns register " "Info: tco from clock \"Clock\" to destination pin \"CheckState\" through register \"CU:controlUnit\|State.fetch\" is 8.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.332 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clock~clkctrl 2 COMB CLKCTRL_G2 296 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.537 ns) 2.332 ns CU:controlUnit\|State.fetch 3 REG LCFF_X15_Y7_N9 4 " "Info: 3: + IC(0.684 ns) + CELL(0.537 ns) = 2.332 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 4; REG Node = 'CU:controlUnit\|State.fetch'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { Clock~clkctrl CU:controlUnit|State.fetch } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.44 % ) " "Info: Total cell delay = 1.526 ns ( 65.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 34.56 % ) " "Info: Total interconnect delay = 0.806 ns ( 34.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { Clock Clock~clkctrl CU:controlUnit|State.fetch } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { Clock {} Clock~combout {} Clock~clkctrl {} CU:controlUnit|State.fetch {} } { 0.000ns 0.000ns 0.122ns 0.684ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.548 ns + Longest register pin " "Info: + Longest register to pin delay is 5.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:controlUnit\|State.fetch 1 REG LCFF_X15_Y7_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 4; REG Node = 'CU:controlUnit\|State.fetch'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:controlUnit|State.fetch } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.398 ns) 1.174 ns CU:controlUnit\|WideOr5~50 2 COMB LCCOMB_X17_Y7_N18 1 " "Info: 2: + IC(0.776 ns) + CELL(0.398 ns) = 1.174 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'CU:controlUnit\|WideOr5~50'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { CU:controlUnit|State.fetch CU:controlUnit|WideOr5~50 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.574 ns CU:controlUnit\|WideOr3 3 COMB LCCOMB_X17_Y7_N4 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.574 ns; Loc. = LCCOMB_X17_Y7_N4; Fanout = 1; COMB Node = 'CU:controlUnit\|WideOr3'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CU:controlUnit|WideOr5~50 CU:controlUnit|WideOr3 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(2.788 ns) 5.548 ns CheckState 4 PIN PIN_126 0 " "Info: 4: + IC(1.186 ns) + CELL(2.788 ns) = 5.548 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'CheckState'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { CU:controlUnit|WideOr3 CheckState } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.336 ns ( 60.13 % ) " "Info: Total cell delay = 3.336 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.212 ns ( 39.87 % ) " "Info: Total interconnect delay = 2.212 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { CU:controlUnit|State.fetch CU:controlUnit|WideOr5~50 CU:controlUnit|WideOr3 CheckState } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.548 ns" { CU:controlUnit|State.fetch {} CU:controlUnit|WideOr5~50 {} CU:controlUnit|WideOr3 {} CheckState {} } { 0.000ns 0.776ns 0.250ns 1.186ns } { 0.000ns 0.398ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { Clock Clock~clkctrl CU:controlUnit|State.fetch } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { Clock {} Clock~combout {} Clock~clkctrl {} CU:controlUnit|State.fetch {} } { 0.000ns 0.000ns 0.122ns 0.684ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { CU:controlUnit|State.fetch CU:controlUnit|WideOr5~50 CU:controlUnit|WideOr3 CheckState } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.548 ns" { CU:controlUnit|State.fetch {} CU:controlUnit|WideOr5~50 {} CU:controlUnit|WideOr3 {} CheckState {} } { 0.000ns 0.776ns 0.250ns 1.186ns } { 0.000ns 0.398ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "CU:controlUnit\|State.inputs Enter Clock 0.443 ns register " "Info: th for register \"CU:controlUnit\|State.inputs\" (data pin = \"Enter\", clock pin = \"Clock\") is 0.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.332 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clock~clkctrl 2 COMB CLKCTRL_G2 296 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.537 ns) 2.332 ns CU:controlUnit\|State.inputs 3 REG LCFF_X15_Y7_N3 12 " "Info: 3: + IC(0.684 ns) + CELL(0.537 ns) = 2.332 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 12; REG Node = 'CU:controlUnit\|State.inputs'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { Clock~clkctrl CU:controlUnit|State.inputs } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.44 % ) " "Info: Total cell delay = 1.526 ns ( 65.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 34.56 % ) " "Info: Total interconnect delay = 0.806 ns ( 34.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { Clock Clock~clkctrl CU:controlUnit|State.inputs } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { Clock {} Clock~combout {} Clock~clkctrl {} CU:controlUnit|State.inputs {} } { 0.000ns 0.000ns 0.122ns 0.684ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.155 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Enter 1 PIN PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_89; Fanout = 2; PIN Node = 'Enter'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enter } "NODE_NAME" } } { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.150 ns) 2.071 ns CU:controlUnit\|Selector1~8 2 COMB LCCOMB_X15_Y7_N2 1 " "Info: 2: + IC(0.922 ns) + CELL(0.150 ns) = 2.071 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 1; COMB Node = 'CU:controlUnit\|Selector1~8'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { Enter CU:controlUnit|Selector1~8 } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.155 ns CU:controlUnit\|State.inputs 3 REG LCFF_X15_Y7_N3 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.155 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 12; REG Node = 'CU:controlUnit\|State.inputs'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CU:controlUnit|Selector1~8 CU:controlUnit|State.inputs } "NODE_NAME" } } { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 57.22 % ) " "Info: Total cell delay = 1.233 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 42.78 % ) " "Info: Total interconnect delay = 0.922 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { Enter CU:controlUnit|Selector1~8 CU:controlUnit|State.inputs } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.155 ns" { Enter {} Enter~combout {} CU:controlUnit|Selector1~8 {} CU:controlUnit|State.inputs {} } { 0.000ns 0.000ns 0.922ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { Clock Clock~clkctrl CU:controlUnit|State.inputs } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { Clock {} Clock~combout {} Clock~clkctrl {} CU:controlUnit|State.inputs {} } { 0.000ns 0.000ns 0.122ns 0.684ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { Enter CU:controlUnit|Selector1~8 CU:controlUnit|State.inputs } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.155 ns" { Enter {} Enter~combout {} CU:controlUnit|Selector1~8 {} CU:controlUnit|State.inputs {} } { 0.000ns 0.000ns 0.922ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 01:46:04 2014 " "Info: Processing ended: Tue Dec 16 01:46:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
