# =======================================================
# XDL REPORT MODE $Revision: 1.8 $
# time: Tue Mar 12 17:02:24 2013
# cmd: /local/media/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/xdl -report xc3s250e xc3s250e.xdlrc
# =======================================================
(xdl_resource_report v0.2 xc3s250evq100-5 spartan3e
# **************************************************************************
# *                                                                        *
# * Tile Resources                                                         *
# *                                                                        *
# **************************************************************************
(tiles 43 33
	(tile 0 0 EMPTY_CNR_X0Y42 EMPTY_CNR 0
	)
	(tile 0 1 CNR_TTERM_X0Y35 CNR_TTERM 0
	)
	(tile 0 2 TTERM2_X1Y35 TTERM2 0
	)
	(tile 0 3 TTERM_X2Y35 TTERM 0
	)
	(tile 0 4 TTERM4_X3Y35 TTERM4 0
	)
	(tile 0 5 TTERM_X4Y35 TTERM 0
	)
	(tile 0 6 TTERM_X5Y35 TTERM 0
	)
	(tile 0 7 TTERM_X6Y35 TTERM 0
	)
	(tile 0 8 TGCLKVTERM_X6Y35 TGCLKVTERM 0
	)
	(tile 0 9 TTERM3_X7Y35 TTERM3 0
	)
	(tile 0 10 TTERM_X8Y35 TTERM 0
	)
	(tile 0 11 TTERM_X9Y35 TTERM 0
	)
	(tile 0 12 TTERM4_X10Y35 TTERM4 0
	)
	(tile 0 13 TTERM_X11Y35 TTERM 0
	)
	(tile 0 14 TTERMCLK_X12Y35 TTERMCLK 0
	)
	(tile 0 15 TTERMCLKA_X13Y35 TTERMCLKA 0
	)
	(tile 0 16 EMPTY_CLKC_X13Y35 EMPTY_CLKC 0
	)
	(tile 0 17 TTERM4CLK_X14Y35 TTERM4CLK 0
	)
	(tile 0 18 TTERM_X15Y35 TTERM 0
	)
	(tile 0 19 TTERMCLKA_X16Y35 TTERMCLKA 0
	)
	(tile 0 20 TTERM_X17Y35 TTERM 0
	)
	(tile 0 21 TTERM3_X18Y35 TTERM3 0
	)
	(tile 0 22 TTERM_X19Y35 TTERM 0
	)
	(tile 0 23 TTERM_X20Y35 TTERM 0
	)
	(tile 0 24 TGCLKVTERM_X20Y35 TGCLKVTERM 0
	)
	(tile 0 25 TTERM4_X21Y35 TTERM4 0
	)
	(tile 0 26 TTERM_X22Y35 TTERM 0
	)
	(tile 0 27 TTERM_X23Y35 TTERM 0
	)
	(tile 0 28 TTERM_X24Y35 TTERM 0
	)
	(tile 0 29 TTERM2_X25Y35 TTERM2 0
	)
	(tile 0 30 TTERM_X26Y35 TTERM 0
	)
	(tile 0 31 CNR_TTERM_X27Y35 CNR_TTERM 0
	)
	(tile 0 32 EMPTY_CNR_X32Y42 EMPTY_CNR 0
	)
	(tile 1 0 CNR_LTTERM_X0Y35 CNR_LTTERM 0
	)
	(tile 1 1 UL_X0Y35 UL 3
		(primitive_site RLL_X0Y35 RESERVED_LL internal 8)
		(primitive_site PMV PMV internal 8)
		(primitive_site VCC_X1Y37 VCC internal 1)
	)
	(tile 1 2 TIOIS_X1Y35 TIOIS 6
		(primitive_site VCC_X2Y37 VCC internal 1)
		(primitive_site RLL_X1Y35 RESERVED_LL internal 8)
		(primitive_site P98 DIFFM bonded 29)
		(primitive_site P99 DIFFS bonded 29)
		(primitive_site NOPAD0 IOB unbonded 29)
		(primitive_site RANDOR_X0Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 3 TIBUFS_X2Y35 TIBUFS 6
		(primitive_site VCC_X3Y37 VCC internal 1)
		(primitive_site RLL_X2Y35 RESERVED_LL internal 8)
		(primitive_site NOPAD2 DIFFMI unbonded 29)
		(primitive_site NOPAD1 DIFFSI unbonded 29)
		(primitive_site IPAD3 IBUF unbonded 29)
		(primitive_site RANDOR_X1Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 4 TIOIS_X3Y35 TIOIS 6
		(primitive_site VCC_X4Y37 VCC internal 1)
		(primitive_site RLL_X3Y35 RESERVED_LL internal 8)
		(primitive_site PAD5 DIFFM unbonded 29)
		(primitive_site PAD4 DIFFS unbonded 29)
		(primitive_site NOPAD3 IOB unbonded 29)
		(primitive_site RANDOR_X2Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 5 TIOIS_X4Y35 TIOIS 6
		(primitive_site VCC_X5Y37 VCC internal 1)
		(primitive_site RLL_X4Y35 RESERVED_LL internal 8)
		(primitive_site NOPAD5 DIFFM unbonded 29)
		(primitive_site NOPAD4 DIFFS unbonded 29)
		(primitive_site PAD6 IOB unbonded 29)
		(primitive_site RANDOR_X3Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 6 TIOIS_X5Y35 TIOIS 6
		(primitive_site VCC_X6Y37 VCC internal 1)
		(primitive_site RLL_X5Y35 RESERVED_LL internal 8)
		(primitive_site PAD8 DIFFM unbonded 29)
		(primitive_site PAD7 DIFFS unbonded 29)
		(primitive_site NOPAD6 IOB unbonded 29)
		(primitive_site RANDOR_X4Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 7 TIBUFS_X6Y35 TIBUFS 6
		(primitive_site VCC_X7Y37 VCC internal 1)
		(primitive_site RLL_X6Y35 RESERVED_LL internal 8)
		(primitive_site IPAD10 DIFFMI unbonded 29)
		(primitive_site IPAD9 DIFFSI unbonded 29)
		(primitive_site NOPAD7 IBUF unbonded 29)
		(primitive_site RANDOR_X5Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 8 GCLKV_IOIS_X6Y35 GCLKV_IOIS 0
	)
	(tile 1 9 TIOIS_X7Y35 TIOIS 6
		(primitive_site VCC_X8Y37 VCC internal 1)
		(primitive_site RLL_X7Y35 RESERVED_LL internal 8)
		(primitive_site PAD12 DIFFM unbonded 29)
		(primitive_site PAD11 DIFFS unbonded 29)
		(primitive_site NOPAD8 IOB unbonded 29)
		(primitive_site RANDOR_X6Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 10 TIBUFS_X8Y35 TIBUFS 6
		(primitive_site VCC_X9Y37 VCC internal 1)
		(primitive_site RLL_X8Y35 RESERVED_LL internal 8)
		(primitive_site NOPAD10 DIFFMI unbonded 29)
		(primitive_site NOPAD9 DIFFSI unbonded 29)
		(primitive_site IPAD13 IBUF unbonded 29)
		(primitive_site RANDOR_X7Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 11 TIOIS_X9Y35 TIOIS 6
		(primitive_site VCC_X10Y37 VCC internal 1)
		(primitive_site RLL_X9Y35 RESERVED_LL internal 8)
		(primitive_site P94 DIFFM bonded 29)
		(primitive_site P95 DIFFS bonded 29)
		(primitive_site NOPAD11 IOB unbonded 29)
		(primitive_site RANDOR_X8Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 12 TIOIS_X10Y35 TIOIS 6
		(primitive_site VCC_X11Y37 VCC internal 1)
		(primitive_site RLL_X10Y35 RESERVED_LL internal 8)
		(primitive_site PAD17 DIFFM unbonded 29)
		(primitive_site PAD16 DIFFS unbonded 29)
		(primitive_site NOPAD12 IOB unbonded 29)
		(primitive_site RANDOR_X9Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 13 TIOIS_X11Y35 TIOIS 6
		(primitive_site VCC_X12Y37 VCC internal 1)
		(primitive_site RLL_X11Y35 RESERVED_LL internal 8)
		(primitive_site NOPAD14 DIFFM unbonded 29)
		(primitive_site NOPAD13 DIFFS unbonded 29)
		(primitive_site P92 IOB bonded 29)
		(primitive_site RANDOR_X10Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 14 TIOIS_X12Y35 TIOIS 6
		(primitive_site VCC_X13Y37 VCC internal 1)
		(primitive_site RLL_X12Y35 RESERVED_LL internal 8)
		(primitive_site P90 DIFFM bonded 29)
		(primitive_site P91 DIFFS bonded 29)
		(primitive_site NOPAD15 IOB unbonded 29)
		(primitive_site RANDOR_X11Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 15 TIBUFS_X13Y35 TIBUFS 6
		(primitive_site VCC_X14Y37 VCC internal 1)
		(primitive_site RLL_X13Y35 RESERVED_LL internal 8)
		(primitive_site P88 DIFFMI bonded 29)
		(primitive_site P89 DIFFSI bonded 29)
		(primitive_site NOPAD16 IBUF unbonded 29)
		(primitive_site RANDOR_X12Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 16 CLKT_X13Y35 CLKT 6
		(primitive_site GLOBALSIG_X15Y6 GLOBALSIG internal 0)
		(primitive_site BUFGMUX_X1Y10 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X1Y11 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y10 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y11 BUFGMUX internal 4)
		(primitive_site VCC_X15Y37 VCC internal 1)
	)
	(tile 1 17 TIOIS_X14Y35 TIOIS 6
		(primitive_site VCC_X16Y37 VCC internal 1)
		(primitive_site RLL_X14Y35 RESERVED_LL internal 8)
		(primitive_site P85 DIFFM bonded 29)
		(primitive_site P86 DIFFS bonded 29)
		(primitive_site NOPAD17 IOB unbonded 29)
		(primitive_site RANDOR_X13Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 18 TIOIS_X15Y35 TIOIS 6
		(primitive_site VCC_X17Y37 VCC internal 1)
		(primitive_site RLL_X15Y35 RESERVED_LL internal 8)
		(primitive_site NOPAD19 DIFFM unbonded 29)
		(primitive_site NOPAD18 DIFFS unbonded 29)
		(primitive_site PAD25 IOB unbonded 29)
		(primitive_site RANDOR_X14Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 19 TIOIS_X16Y35 TIOIS 6
		(primitive_site VCC_X18Y37 VCC internal 1)
		(primitive_site RLL_X16Y35 RESERVED_LL internal 8)
		(primitive_site P83 DIFFM bonded 29)
		(primitive_site P84 DIFFS bonded 29)
		(primitive_site NOPAD20 IOB unbonded 29)
		(primitive_site RANDOR_X15Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 20 TIBUFS_X17Y35 TIBUFS 6
		(primitive_site VCC_X19Y37 VCC internal 1)
		(primitive_site RLL_X17Y35 RESERVED_LL internal 8)
		(primitive_site IPAD29 DIFFMI unbonded 29)
		(primitive_site IPAD28 DIFFSI unbonded 29)
		(primitive_site NOPAD21 IBUF unbonded 29)
		(primitive_site RANDOR_X16Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 21 TIOIS_X18Y35 TIOIS 6
		(primitive_site VCC_X20Y37 VCC internal 1)
		(primitive_site RLL_X18Y35 RESERVED_LL internal 8)
		(primitive_site PAD31 DIFFM unbonded 29)
		(primitive_site PAD30 DIFFS unbonded 29)
		(primitive_site NOPAD22 IOB unbonded 29)
		(primitive_site RANDOR_X17Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 22 TIBUFS_X19Y35 TIBUFS 6
		(primitive_site VCC_X21Y37 VCC internal 1)
		(primitive_site RLL_X19Y35 RESERVED_LL internal 8)
		(primitive_site NOPAD24 DIFFMI unbonded 29)
		(primitive_site NOPAD23 DIFFSI unbonded 29)
		(primitive_site IPAD32 IBUF unbonded 29)
		(primitive_site RANDOR_X18Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 23 TIOIS_X20Y35 TIOIS 6
		(primitive_site VCC_X22Y37 VCC internal 1)
		(primitive_site RLL_X20Y35 RESERVED_LL internal 8)
		(primitive_site PAD34 DIFFM unbonded 29)
		(primitive_site PAD33 DIFFS unbonded 29)
		(primitive_site NOPAD25 IOB unbonded 29)
		(primitive_site RANDOR_X19Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 24 GCLKV_IOIS_X20Y35 GCLKV_IOIS 0
	)
	(tile 1 25 TIOIS_X21Y35 TIOIS 6
		(primitive_site VCC_X23Y37 VCC internal 1)
		(primitive_site RLL_X21Y35 RESERVED_LL internal 8)
		(primitive_site PAD36 DIFFM unbonded 29)
		(primitive_site PAD35 DIFFS unbonded 29)
		(primitive_site NOPAD26 IOB unbonded 29)
		(primitive_site RANDOR_X20Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 26 TIOIS_X22Y35 TIOIS 6
		(primitive_site VCC_X24Y37 VCC internal 1)
		(primitive_site RLL_X22Y35 RESERVED_LL internal 8)
		(primitive_site NOPAD28 DIFFM unbonded 29)
		(primitive_site NOPAD27 DIFFS unbonded 29)
		(primitive_site PAD37 IOB unbonded 29)
		(primitive_site RANDOR_X21Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 27 TIOIS_X23Y35 TIOIS 6
		(primitive_site VCC_X25Y37 VCC internal 1)
		(primitive_site RLL_X23Y35 RESERVED_LL internal 8)
		(primitive_site PAD39 DIFFM unbonded 29)
		(primitive_site PAD38 DIFFS unbonded 29)
		(primitive_site NOPAD29 IOB unbonded 29)
		(primitive_site RANDOR_X22Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 28 TIBUFS_X24Y35 TIBUFS 6
		(primitive_site VCC_X26Y37 VCC internal 1)
		(primitive_site RLL_X24Y35 RESERVED_LL internal 8)
		(primitive_site IPAD41 DIFFMI unbonded 29)
		(primitive_site IPAD40 DIFFSI unbonded 29)
		(primitive_site NOPAD30 IBUF unbonded 29)
		(primitive_site RANDOR_X23Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 29 TIOIS_X25Y35 TIOIS 6
		(primitive_site VCC_X27Y37 VCC internal 1)
		(primitive_site RLL_X25Y35 RESERVED_LL internal 8)
		(primitive_site P78 DIFFM bonded 29)
		(primitive_site P79 DIFFS bonded 29)
		(primitive_site NOPAD31 IOB unbonded 29)
		(primitive_site RANDOR_X24Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 30 TIBUFS_X26Y35 TIBUFS 6
		(primitive_site VCC_X28Y37 VCC internal 1)
		(primitive_site RLL_X26Y35 RESERVED_LL internal 8)
		(primitive_site NOPAD33 DIFFMI unbonded 29)
		(primitive_site NOPAD32 DIFFSI unbonded 29)
		(primitive_site IPAD44 IBUF unbonded 29)
		(primitive_site RANDOR_X25Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 31 UR_X27Y35 UR 3
		(primitive_site RLL_X27Y35 RESERVED_LL internal 8)
		(primitive_site BSCAN BSCAN internal 11)
		(primitive_site VCC_X29Y37 VCC internal 1)
	)
	(tile 1 32 CNR_RTTERM_X27Y35 CNR_RTTERM 0
	)
	(tile 2 0 LTERM_X0Y34 LTERM 0
	)
	(tile 2 1 LIOIS_X0Y34 LIOIS 5
		(primitive_site VCC_X1Y36 VCC internal 1)
		(primitive_site RLL_X0Y34 RESERVED_LL internal 8)
		(primitive_site P2 DIFFM bonded 29)
		(primitive_site P3 DIFFS bonded 29)
		(primitive_site NOPAD187 IOB unbonded 29)
	)
	(tile 2 2 CLB_X1Y34 CENTER_SMALL 6
		(primitive_site RLL_X1Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y36 VCC internal 1)
		(primitive_site SLICE_X0Y66 SLICEM internal 32)
		(primitive_site SLICE_X0Y67 SLICEM internal 32)
		(primitive_site SLICE_X1Y66 SLICEL internal 25)
		(primitive_site SLICE_X1Y67 SLICEL internal 25)
	)
	(tile 2 3 CLB_X2Y34 CENTER_SMALL 6
		(primitive_site RLL_X2Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y36 VCC internal 1)
		(primitive_site SLICE_X2Y66 SLICEM internal 32)
		(primitive_site SLICE_X2Y67 SLICEM internal 32)
		(primitive_site SLICE_X3Y66 SLICEL internal 25)
		(primitive_site SLICE_X3Y67 SLICEL internal 25)
	)
	(tile 2 4 CLB_X3Y34 CENTER_SMALL 6
		(primitive_site RLL_X3Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y36 VCC internal 1)
		(primitive_site SLICE_X4Y66 SLICEM internal 32)
		(primitive_site SLICE_X4Y67 SLICEM internal 32)
		(primitive_site SLICE_X5Y66 SLICEL internal 25)
		(primitive_site SLICE_X5Y67 SLICEL internal 25)
	)
	(tile 2 5 CLB_X4Y34 CENTER_SMALL 6
		(primitive_site RLL_X4Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y36 VCC internal 1)
		(primitive_site SLICE_X6Y66 SLICEM internal 32)
		(primitive_site SLICE_X6Y67 SLICEM internal 32)
		(primitive_site SLICE_X7Y66 SLICEL internal 25)
		(primitive_site SLICE_X7Y67 SLICEL internal 25)
	)
	(tile 2 6 CLB_X5Y34 CENTER_SMALL 6
		(primitive_site RLL_X5Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y36 VCC internal 1)
		(primitive_site SLICE_X8Y66 SLICEM internal 32)
		(primitive_site SLICE_X8Y67 SLICEM internal 32)
		(primitive_site SLICE_X9Y66 SLICEL internal 25)
		(primitive_site SLICE_X9Y67 SLICEL internal 25)
	)
	(tile 2 7 CLB_X6Y34 CENTER_SMALL 6
		(primitive_site RLL_X6Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y36 VCC internal 1)
		(primitive_site SLICE_X10Y66 SLICEM internal 32)
		(primitive_site SLICE_X10Y67 SLICEM internal 32)
		(primitive_site SLICE_X11Y66 SLICEL internal 25)
		(primitive_site SLICE_X11Y67 SLICEL internal 25)
	)
	(tile 2 8 GCLKV_X6Y34 GCLKV 0
	)
	(tile 2 9 CLB_X7Y34 CENTER_SMALL 6
		(primitive_site RLL_X7Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y36 VCC internal 1)
		(primitive_site SLICE_X12Y66 SLICEM internal 32)
		(primitive_site SLICE_X12Y67 SLICEM internal 32)
		(primitive_site SLICE_X13Y66 SLICEL internal 25)
		(primitive_site SLICE_X13Y67 SLICEL internal 25)
	)
	(tile 2 10 CLB_X8Y34 CENTER_SMALL 6
		(primitive_site RLL_X8Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y36 VCC internal 1)
		(primitive_site SLICE_X14Y66 SLICEM internal 32)
		(primitive_site SLICE_X14Y67 SLICEM internal 32)
		(primitive_site SLICE_X15Y66 SLICEL internal 25)
		(primitive_site SLICE_X15Y67 SLICEL internal 25)
	)
	(tile 2 11 CLB_X9Y34 CENTER_SMALL 6
		(primitive_site RLL_X9Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y36 VCC internal 1)
		(primitive_site SLICE_X16Y66 SLICEM internal 32)
		(primitive_site SLICE_X16Y67 SLICEM internal 32)
		(primitive_site SLICE_X17Y66 SLICEL internal 25)
		(primitive_site SLICE_X17Y67 SLICEL internal 25)
	)
	(tile 2 12 DCM_TL_TERM_X10Y34 DCM_TL_TERM 0
	)
	(tile 2 13 DCM_TERM_X11Y34 DCM_TERM 0
	)
	(tile 2 14 DCM_TERM_X12Y34 DCM_TERM 0
	)
	(tile 2 15 DCM_TL_CENTER_X13Y34 DCM_TL_CENTER 3
		(primitive_site RLL_X13Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y36 VCC internal 1)
		(primitive_site DCM_X0Y1 DCM internal 41)
	)
	(tile 2 16 CLKV_X13Y34 CLKV 0
	)
	(tile 2 17 DCM_TR_CENTER_X14Y34 DCM_TR_CENTER 3
		(primitive_site RLL_X14Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y36 VCC internal 1)
		(primitive_site DCM_X1Y1 DCM internal 41)
	)
	(tile 2 18 DCM_TERM_X15Y34 DCM_TERM 0
	)
	(tile 2 19 DCM_TERM_X16Y34 DCM_TERM 0
	)
	(tile 2 20 DCM_TERM_X17Y34 DCM_TERM 0
	)
	(tile 2 21 CLB_X18Y34 CENTER_SMALL 6
		(primitive_site RLL_X18Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y36 VCC internal 1)
		(primitive_site SLICE_X34Y66 SLICEM internal 32)
		(primitive_site SLICE_X34Y67 SLICEM internal 32)
		(primitive_site SLICE_X35Y66 SLICEL internal 25)
		(primitive_site SLICE_X35Y67 SLICEL internal 25)
	)
	(tile 2 22 CLB_X19Y34 CENTER_SMALL 6
		(primitive_site RLL_X19Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y36 VCC internal 1)
		(primitive_site SLICE_X36Y66 SLICEM internal 32)
		(primitive_site SLICE_X36Y67 SLICEM internal 32)
		(primitive_site SLICE_X37Y66 SLICEL internal 25)
		(primitive_site SLICE_X37Y67 SLICEL internal 25)
	)
	(tile 2 23 CLB_X20Y34 CENTER_SMALL 6
		(primitive_site RLL_X20Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y36 VCC internal 1)
		(primitive_site SLICE_X38Y66 SLICEM internal 32)
		(primitive_site SLICE_X38Y67 SLICEM internal 32)
		(primitive_site SLICE_X39Y66 SLICEL internal 25)
		(primitive_site SLICE_X39Y67 SLICEL internal 25)
	)
	(tile 2 24 GCLKV_X20Y34 GCLKV 0
	)
	(tile 2 25 CLB_X21Y34 CENTER_SMALL 6
		(primitive_site RLL_X21Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y36 VCC internal 1)
		(primitive_site SLICE_X40Y66 SLICEM internal 32)
		(primitive_site SLICE_X40Y67 SLICEM internal 32)
		(primitive_site SLICE_X41Y66 SLICEL internal 25)
		(primitive_site SLICE_X41Y67 SLICEL internal 25)
	)
	(tile 2 26 CLB_X22Y34 CENTER_SMALL 6
		(primitive_site RLL_X22Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X24Y36 VCC internal 1)
		(primitive_site SLICE_X42Y66 SLICEM internal 32)
		(primitive_site SLICE_X42Y67 SLICEM internal 32)
		(primitive_site SLICE_X43Y66 SLICEL internal 25)
		(primitive_site SLICE_X43Y67 SLICEL internal 25)
	)
	(tile 2 27 CLB_X23Y34 CENTER_SMALL 6
		(primitive_site RLL_X23Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X25Y36 VCC internal 1)
		(primitive_site SLICE_X44Y66 SLICEM internal 32)
		(primitive_site SLICE_X44Y67 SLICEM internal 32)
		(primitive_site SLICE_X45Y66 SLICEL internal 25)
		(primitive_site SLICE_X45Y67 SLICEL internal 25)
	)
	(tile 2 28 CLB_X24Y34 CENTER_SMALL 6
		(primitive_site RLL_X24Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X26Y36 VCC internal 1)
		(primitive_site SLICE_X46Y66 SLICEM internal 32)
		(primitive_site SLICE_X46Y67 SLICEM internal 32)
		(primitive_site SLICE_X47Y66 SLICEL internal 25)
		(primitive_site SLICE_X47Y67 SLICEL internal 25)
	)
	(tile 2 29 CLB_X25Y34 CENTER_SMALL 6
		(primitive_site RLL_X25Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y36 VCC internal 1)
		(primitive_site SLICE_X48Y66 SLICEM internal 32)
		(primitive_site SLICE_X48Y67 SLICEM internal 32)
		(primitive_site SLICE_X49Y66 SLICEL internal 25)
		(primitive_site SLICE_X49Y67 SLICEL internal 25)
	)
	(tile 2 30 CLB_X26Y34 CENTER_SMALL 6
		(primitive_site RLL_X26Y34 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y36 VCC internal 1)
		(primitive_site SLICE_X50Y66 SLICEM internal 32)
		(primitive_site SLICE_X50Y67 SLICEM internal 32)
		(primitive_site SLICE_X51Y66 SLICEL internal 25)
		(primitive_site SLICE_X51Y67 SLICEL internal 25)
	)
	(tile 2 31 RIBUFS_X27Y34 RIBUFS 5
		(primitive_site VCC_X29Y36 VCC internal 1)
		(primitive_site RLL_X27Y34 RESERVED_LL internal 8)
		(primitive_site NOPAD35 DIFFMI unbonded 29)
		(primitive_site NOPAD34 DIFFSI unbonded 29)
		(primitive_site IPAD45 IBUF unbonded 29)
	)
	(tile 2 32 RTERM_X27Y34 RTERM 0
	)
	(tile 3 0 LTERM_X0Y33 LTERM 0
	)
	(tile 3 1 LIOIS_X0Y33 LIOIS 5
		(primitive_site VCC_X1Y35 VCC internal 1)
		(primitive_site RLL_X0Y33 RESERVED_LL internal 8)
		(primitive_site NOPAD186 DIFFM unbonded 29)
		(primitive_site NOPAD185 DIFFS unbonded 29)
		(primitive_site NOPAD184 IOB unbonded 29)
	)
	(tile 3 2 CLB_X1Y33 CENTER_SMALL 6
		(primitive_site RLL_X1Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y35 VCC internal 1)
		(primitive_site SLICE_X0Y64 SLICEM internal 32)
		(primitive_site SLICE_X0Y65 SLICEM internal 32)
		(primitive_site SLICE_X1Y64 SLICEL internal 25)
		(primitive_site SLICE_X1Y65 SLICEL internal 25)
	)
	(tile 3 3 CLB_X2Y33 CENTER_SMALL 6
		(primitive_site RLL_X2Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y35 VCC internal 1)
		(primitive_site SLICE_X2Y64 SLICEM internal 32)
		(primitive_site SLICE_X2Y65 SLICEM internal 32)
		(primitive_site SLICE_X3Y64 SLICEL internal 25)
		(primitive_site SLICE_X3Y65 SLICEL internal 25)
	)
	(tile 3 4 CLB_X3Y33 CENTER_SMALL 6
		(primitive_site RLL_X3Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y35 VCC internal 1)
		(primitive_site SLICE_X4Y64 SLICEM internal 32)
		(primitive_site SLICE_X4Y65 SLICEM internal 32)
		(primitive_site SLICE_X5Y64 SLICEL internal 25)
		(primitive_site SLICE_X5Y65 SLICEL internal 25)
	)
	(tile 3 5 CLB_X4Y33 CENTER_SMALL 6
		(primitive_site RLL_X4Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y35 VCC internal 1)
		(primitive_site SLICE_X6Y64 SLICEM internal 32)
		(primitive_site SLICE_X6Y65 SLICEM internal 32)
		(primitive_site SLICE_X7Y64 SLICEL internal 25)
		(primitive_site SLICE_X7Y65 SLICEL internal 25)
	)
	(tile 3 6 CLB_X5Y33 CENTER_SMALL 6
		(primitive_site RLL_X5Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y35 VCC internal 1)
		(primitive_site SLICE_X8Y64 SLICEM internal 32)
		(primitive_site SLICE_X8Y65 SLICEM internal 32)
		(primitive_site SLICE_X9Y64 SLICEL internal 25)
		(primitive_site SLICE_X9Y65 SLICEL internal 25)
	)
	(tile 3 7 CLB_X6Y33 CENTER_SMALL 6
		(primitive_site RLL_X6Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y35 VCC internal 1)
		(primitive_site SLICE_X10Y64 SLICEM internal 32)
		(primitive_site SLICE_X10Y65 SLICEM internal 32)
		(primitive_site SLICE_X11Y64 SLICEL internal 25)
		(primitive_site SLICE_X11Y65 SLICEL internal 25)
	)
	(tile 3 8 GCLKV_X6Y33 GCLKV 0
	)
	(tile 3 9 CLB_X7Y33 CENTER_SMALL 6
		(primitive_site RLL_X7Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y35 VCC internal 1)
		(primitive_site SLICE_X12Y64 SLICEM internal 32)
		(primitive_site SLICE_X12Y65 SLICEM internal 32)
		(primitive_site SLICE_X13Y64 SLICEL internal 25)
		(primitive_site SLICE_X13Y65 SLICEL internal 25)
	)
	(tile 3 10 CLB_X8Y33 CENTER_SMALL 6
		(primitive_site RLL_X8Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y35 VCC internal 1)
		(primitive_site SLICE_X14Y64 SLICEM internal 32)
		(primitive_site SLICE_X14Y65 SLICEM internal 32)
		(primitive_site SLICE_X15Y64 SLICEL internal 25)
		(primitive_site SLICE_X15Y65 SLICEL internal 25)
	)
	(tile 3 11 CLB_X9Y33 CENTER_SMALL 6
		(primitive_site RLL_X9Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y35 VCC internal 1)
		(primitive_site SLICE_X16Y64 SLICEM internal 32)
		(primitive_site SLICE_X16Y65 SLICEM internal 32)
		(primitive_site SLICE_X17Y64 SLICEL internal 25)
		(primitive_site SLICE_X17Y65 SLICEL internal 25)
	)
	(tile 3 12 DCM_TERM_NOMEM_X10Y33 DCM_TERM_NOMEM 0
	)
	(tile 3 13 DCM_TERM_X11Y33 DCM_TERM 0
	)
	(tile 3 14 DCM_TERM_X12Y33 DCM_TERM 0
	)
	(tile 3 15 DCM_TERM_X13Y33 DCM_TERM 0
	)
	(tile 3 16 CLKV_X13Y33 CLKV 0
	)
	(tile 3 17 DCM_TERM_NOMEM_X14Y33 DCM_TERM_NOMEM 0
	)
	(tile 3 18 DCM_TERM_X15Y33 DCM_TERM 0
	)
	(tile 3 19 DCM_TERM_X16Y33 DCM_TERM 0
	)
	(tile 3 20 DCM_TERM_X17Y33 DCM_TERM 0
	)
	(tile 3 21 CLB_X18Y33 CENTER_SMALL 6
		(primitive_site RLL_X18Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y35 VCC internal 1)
		(primitive_site SLICE_X34Y64 SLICEM internal 32)
		(primitive_site SLICE_X34Y65 SLICEM internal 32)
		(primitive_site SLICE_X35Y64 SLICEL internal 25)
		(primitive_site SLICE_X35Y65 SLICEL internal 25)
	)
	(tile 3 22 CLB_X19Y33 CENTER_SMALL 6
		(primitive_site RLL_X19Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y35 VCC internal 1)
		(primitive_site SLICE_X36Y64 SLICEM internal 32)
		(primitive_site SLICE_X36Y65 SLICEM internal 32)
		(primitive_site SLICE_X37Y64 SLICEL internal 25)
		(primitive_site SLICE_X37Y65 SLICEL internal 25)
	)
	(tile 3 23 CLB_X20Y33 CENTER_SMALL 6
		(primitive_site RLL_X20Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y35 VCC internal 1)
		(primitive_site SLICE_X38Y64 SLICEM internal 32)
		(primitive_site SLICE_X38Y65 SLICEM internal 32)
		(primitive_site SLICE_X39Y64 SLICEL internal 25)
		(primitive_site SLICE_X39Y65 SLICEL internal 25)
	)
	(tile 3 24 GCLKV_X20Y33 GCLKV 0
	)
	(tile 3 25 CLB_X21Y33 CENTER_SMALL 6
		(primitive_site RLL_X21Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y35 VCC internal 1)
		(primitive_site SLICE_X40Y64 SLICEM internal 32)
		(primitive_site SLICE_X40Y65 SLICEM internal 32)
		(primitive_site SLICE_X41Y64 SLICEL internal 25)
		(primitive_site SLICE_X41Y65 SLICEL internal 25)
	)
	(tile 3 26 CLB_X22Y33 CENTER_SMALL 6
		(primitive_site RLL_X22Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X24Y35 VCC internal 1)
		(primitive_site SLICE_X42Y64 SLICEM internal 32)
		(primitive_site SLICE_X42Y65 SLICEM internal 32)
		(primitive_site SLICE_X43Y64 SLICEL internal 25)
		(primitive_site SLICE_X43Y65 SLICEL internal 25)
	)
	(tile 3 27 CLB_X23Y33 CENTER_SMALL 6
		(primitive_site RLL_X23Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X25Y35 VCC internal 1)
		(primitive_site SLICE_X44Y64 SLICEM internal 32)
		(primitive_site SLICE_X44Y65 SLICEM internal 32)
		(primitive_site SLICE_X45Y64 SLICEL internal 25)
		(primitive_site SLICE_X45Y65 SLICEL internal 25)
	)
	(tile 3 28 CLB_X24Y33 CENTER_SMALL 6
		(primitive_site RLL_X24Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X26Y35 VCC internal 1)
		(primitive_site SLICE_X46Y64 SLICEM internal 32)
		(primitive_site SLICE_X46Y65 SLICEM internal 32)
		(primitive_site SLICE_X47Y64 SLICEL internal 25)
		(primitive_site SLICE_X47Y65 SLICEL internal 25)
	)
	(tile 3 29 CLB_X25Y33 CENTER_SMALL 6
		(primitive_site RLL_X25Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y35 VCC internal 1)
		(primitive_site SLICE_X48Y64 SLICEM internal 32)
		(primitive_site SLICE_X48Y65 SLICEM internal 32)
		(primitive_site SLICE_X49Y64 SLICEL internal 25)
		(primitive_site SLICE_X49Y65 SLICEL internal 25)
	)
	(tile 3 30 CLB_X26Y33 CENTER_SMALL 6
		(primitive_site RLL_X26Y33 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y35 VCC internal 1)
		(primitive_site SLICE_X50Y64 SLICEM internal 32)
		(primitive_site SLICE_X50Y65 SLICEM internal 32)
		(primitive_site SLICE_X51Y64 SLICEL internal 25)
		(primitive_site SLICE_X51Y65 SLICEL internal 25)
	)
	(tile 3 31 RIOIS_X27Y33 RIOIS 5
		(primitive_site VCC_X29Y35 VCC internal 1)
		(primitive_site RLL_X27Y33 RESERVED_LL internal 8)
		(primitive_site PAD47 DIFFM unbonded 29)
		(primitive_site PAD46 DIFFS unbonded 29)
		(primitive_site NOPAD36 IOB unbonded 29)
	)
	(tile 3 32 RTERM_X27Y33 RTERM 0
	)
	(tile 4 0 LTERM_X0Y32 LTERM 0
	)
	(tile 4 1 LIOIS_X0Y32 LIOIS 5
		(primitive_site VCC_X1Y34 VCC internal 1)
		(primitive_site RLL_X0Y32 RESERVED_LL internal 8)
		(primitive_site P4 DIFFM bonded 29)
		(primitive_site P5 DIFFS bonded 29)
		(primitive_site NOPAD183 IOB unbonded 29)
	)
	(tile 4 2 CLB_X1Y32 CENTER_SMALL 6
		(primitive_site RLL_X1Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y34 VCC internal 1)
		(primitive_site SLICE_X0Y62 SLICEM internal 32)
		(primitive_site SLICE_X0Y63 SLICEM internal 32)
		(primitive_site SLICE_X1Y62 SLICEL internal 25)
		(primitive_site SLICE_X1Y63 SLICEL internal 25)
	)
	(tile 4 3 CLB_X2Y32 CENTER_SMALL 6
		(primitive_site RLL_X2Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y34 VCC internal 1)
		(primitive_site SLICE_X2Y62 SLICEM internal 32)
		(primitive_site SLICE_X2Y63 SLICEM internal 32)
		(primitive_site SLICE_X3Y62 SLICEL internal 25)
		(primitive_site SLICE_X3Y63 SLICEL internal 25)
	)
	(tile 4 4 CLB_X3Y32 CENTER_SMALL 6
		(primitive_site RLL_X3Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y34 VCC internal 1)
		(primitive_site SLICE_X4Y62 SLICEM internal 32)
		(primitive_site SLICE_X4Y63 SLICEM internal 32)
		(primitive_site SLICE_X5Y62 SLICEL internal 25)
		(primitive_site SLICE_X5Y63 SLICEL internal 25)
	)
	(tile 4 5 CLB_X4Y32 CENTER_SMALL 6
		(primitive_site RLL_X4Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y34 VCC internal 1)
		(primitive_site SLICE_X6Y62 SLICEM internal 32)
		(primitive_site SLICE_X6Y63 SLICEM internal 32)
		(primitive_site SLICE_X7Y62 SLICEL internal 25)
		(primitive_site SLICE_X7Y63 SLICEL internal 25)
	)
	(tile 4 6 CLB_X5Y32 CENTER_SMALL 6
		(primitive_site RLL_X5Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y34 VCC internal 1)
		(primitive_site SLICE_X8Y62 SLICEM internal 32)
		(primitive_site SLICE_X8Y63 SLICEM internal 32)
		(primitive_site SLICE_X9Y62 SLICEL internal 25)
		(primitive_site SLICE_X9Y63 SLICEL internal 25)
	)
	(tile 4 7 CLB_X6Y32 CENTER_SMALL 6
		(primitive_site RLL_X6Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y34 VCC internal 1)
		(primitive_site SLICE_X10Y62 SLICEM internal 32)
		(primitive_site SLICE_X10Y63 SLICEM internal 32)
		(primitive_site SLICE_X11Y62 SLICEL internal 25)
		(primitive_site SLICE_X11Y63 SLICEL internal 25)
	)
	(tile 4 8 GCLKV_X6Y32 GCLKV 0
	)
	(tile 4 9 CLB_X7Y32 CENTER_SMALL 6
		(primitive_site RLL_X7Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y34 VCC internal 1)
		(primitive_site SLICE_X12Y62 SLICEM internal 32)
		(primitive_site SLICE_X12Y63 SLICEM internal 32)
		(primitive_site SLICE_X13Y62 SLICEL internal 25)
		(primitive_site SLICE_X13Y63 SLICEL internal 25)
	)
	(tile 4 10 CLB_X8Y32 CENTER_SMALL 6
		(primitive_site RLL_X8Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y34 VCC internal 1)
		(primitive_site SLICE_X14Y62 SLICEM internal 32)
		(primitive_site SLICE_X14Y63 SLICEM internal 32)
		(primitive_site SLICE_X15Y62 SLICEL internal 25)
		(primitive_site SLICE_X15Y63 SLICEL internal 25)
	)
	(tile 4 11 CLB_X9Y32 CENTER_SMALL 6
		(primitive_site RLL_X9Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y34 VCC internal 1)
		(primitive_site SLICE_X16Y62 SLICEM internal 32)
		(primitive_site SLICE_X16Y63 SLICEM internal 32)
		(primitive_site SLICE_X17Y62 SLICEL internal 25)
		(primitive_site SLICE_X17Y63 SLICEL internal 25)
	)
	(tile 4 12 DCM_TERM_NOMEM_X10Y32 DCM_TERM_NOMEM 0
	)
	(tile 4 13 DCM_TERM_X11Y32 DCM_TERM 0
	)
	(tile 4 14 DCM_TERM_X12Y32 DCM_TERM 0
	)
	(tile 4 15 DCM_TERM_X13Y32 DCM_TERM 0
	)
	(tile 4 16 CLKV_X13Y32 CLKV 0
	)
	(tile 4 17 DCM_TERM_NOMEM_X14Y32 DCM_TERM_NOMEM 0
	)
	(tile 4 18 DCM_TERM_X15Y32 DCM_TERM 0
	)
	(tile 4 19 DCM_TERM_X16Y32 DCM_TERM 0
	)
	(tile 4 20 DCM_TERM_X17Y32 DCM_TERM 0
	)
	(tile 4 21 CLB_X18Y32 CENTER_SMALL 6
		(primitive_site RLL_X18Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y34 VCC internal 1)
		(primitive_site SLICE_X34Y62 SLICEM internal 32)
		(primitive_site SLICE_X34Y63 SLICEM internal 32)
		(primitive_site SLICE_X35Y62 SLICEL internal 25)
		(primitive_site SLICE_X35Y63 SLICEL internal 25)
	)
	(tile 4 22 CLB_X19Y32 CENTER_SMALL 6
		(primitive_site RLL_X19Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y34 VCC internal 1)
		(primitive_site SLICE_X36Y62 SLICEM internal 32)
		(primitive_site SLICE_X36Y63 SLICEM internal 32)
		(primitive_site SLICE_X37Y62 SLICEL internal 25)
		(primitive_site SLICE_X37Y63 SLICEL internal 25)
	)
	(tile 4 23 CLB_X20Y32 CENTER_SMALL 6
		(primitive_site RLL_X20Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y34 VCC internal 1)
		(primitive_site SLICE_X38Y62 SLICEM internal 32)
		(primitive_site SLICE_X38Y63 SLICEM internal 32)
		(primitive_site SLICE_X39Y62 SLICEL internal 25)
		(primitive_site SLICE_X39Y63 SLICEL internal 25)
	)
	(tile 4 24 GCLKV_X20Y32 GCLKV 0
	)
	(tile 4 25 CLB_X21Y32 CENTER_SMALL 6
		(primitive_site RLL_X21Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y34 VCC internal 1)
		(primitive_site SLICE_X40Y62 SLICEM internal 32)
		(primitive_site SLICE_X40Y63 SLICEM internal 32)
		(primitive_site SLICE_X41Y62 SLICEL internal 25)
		(primitive_site SLICE_X41Y63 SLICEL internal 25)
	)
	(tile 4 26 CLB_X22Y32 CENTER_SMALL 6
		(primitive_site RLL_X22Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X24Y34 VCC internal 1)
		(primitive_site SLICE_X42Y62 SLICEM internal 32)
		(primitive_site SLICE_X42Y63 SLICEM internal 32)
		(primitive_site SLICE_X43Y62 SLICEL internal 25)
		(primitive_site SLICE_X43Y63 SLICEL internal 25)
	)
	(tile 4 27 CLB_X23Y32 CENTER_SMALL 6
		(primitive_site RLL_X23Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X25Y34 VCC internal 1)
		(primitive_site SLICE_X44Y62 SLICEM internal 32)
		(primitive_site SLICE_X44Y63 SLICEM internal 32)
		(primitive_site SLICE_X45Y62 SLICEL internal 25)
		(primitive_site SLICE_X45Y63 SLICEL internal 25)
	)
	(tile 4 28 CLB_X24Y32 CENTER_SMALL 6
		(primitive_site RLL_X24Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X26Y34 VCC internal 1)
		(primitive_site SLICE_X46Y62 SLICEM internal 32)
		(primitive_site SLICE_X46Y63 SLICEM internal 32)
		(primitive_site SLICE_X47Y62 SLICEL internal 25)
		(primitive_site SLICE_X47Y63 SLICEL internal 25)
	)
	(tile 4 29 CLB_X25Y32 CENTER_SMALL 6
		(primitive_site RLL_X25Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y34 VCC internal 1)
		(primitive_site SLICE_X48Y62 SLICEM internal 32)
		(primitive_site SLICE_X48Y63 SLICEM internal 32)
		(primitive_site SLICE_X49Y62 SLICEL internal 25)
		(primitive_site SLICE_X49Y63 SLICEL internal 25)
	)
	(tile 4 30 CLB_X26Y32 CENTER_SMALL 6
		(primitive_site RLL_X26Y32 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y34 VCC internal 1)
		(primitive_site SLICE_X50Y62 SLICEM internal 32)
		(primitive_site SLICE_X50Y63 SLICEM internal 32)
		(primitive_site SLICE_X51Y62 SLICEL internal 25)
		(primitive_site SLICE_X51Y63 SLICEL internal 25)
	)
	(tile 4 31 RIOIS_X27Y32 RIOIS 5
		(primitive_site VCC_X29Y34 VCC internal 1)
		(primitive_site RLL_X27Y32 RESERVED_LL internal 8)
		(primitive_site NOPAD39 DIFFM unbonded 29)
		(primitive_site NOPAD38 DIFFS unbonded 29)
		(primitive_site NOPAD37 IOB unbonded 29)
	)
	(tile 4 32 RTERM_X27Y32 RTERM 0
	)
	(tile 5 0 LTERM4_X0Y31 LTERM4 0
	)
	(tile 5 1 LIBUFS_X0Y31 LIBUFS 5
		(primitive_site VCC_X1Y33 VCC internal 1)
		(primitive_site RLL_X0Y31 RESERVED_LL internal 8)
		(primitive_site NOPAD182 DIFFMI unbonded 29)
		(primitive_site NOPAD181 DIFFSI unbonded 29)
		(primitive_site IPAD168 IBUF unbonded 29)
	)
	(tile 5 2 CLB_X1Y31 CENTER_SMALL 6
		(primitive_site RLL_X1Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y33 VCC internal 1)
		(primitive_site SLICE_X0Y60 SLICEM internal 32)
		(primitive_site SLICE_X0Y61 SLICEM internal 32)
		(primitive_site SLICE_X1Y60 SLICEL internal 25)
		(primitive_site SLICE_X1Y61 SLICEL internal 25)
	)
	(tile 5 3 CLB_X2Y31 CENTER_SMALL 6
		(primitive_site RLL_X2Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y33 VCC internal 1)
		(primitive_site SLICE_X2Y60 SLICEM internal 32)
		(primitive_site SLICE_X2Y61 SLICEM internal 32)
		(primitive_site SLICE_X3Y60 SLICEL internal 25)
		(primitive_site SLICE_X3Y61 SLICEL internal 25)
	)
	(tile 5 4 CLB_X3Y31 CENTER_SMALL 6
		(primitive_site RLL_X3Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y33 VCC internal 1)
		(primitive_site SLICE_X4Y60 SLICEM internal 32)
		(primitive_site SLICE_X4Y61 SLICEM internal 32)
		(primitive_site SLICE_X5Y60 SLICEL internal 25)
		(primitive_site SLICE_X5Y61 SLICEL internal 25)
	)
	(tile 5 5 CLB_X4Y31 CENTER_SMALL 6
		(primitive_site RLL_X4Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y33 VCC internal 1)
		(primitive_site SLICE_X6Y60 SLICEM internal 32)
		(primitive_site SLICE_X6Y61 SLICEM internal 32)
		(primitive_site SLICE_X7Y60 SLICEL internal 25)
		(primitive_site SLICE_X7Y61 SLICEL internal 25)
	)
	(tile 5 6 CLB_X5Y31 CENTER_SMALL 6
		(primitive_site RLL_X5Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y33 VCC internal 1)
		(primitive_site SLICE_X8Y60 SLICEM internal 32)
		(primitive_site SLICE_X8Y61 SLICEM internal 32)
		(primitive_site SLICE_X9Y60 SLICEL internal 25)
		(primitive_site SLICE_X9Y61 SLICEL internal 25)
	)
	(tile 5 7 CLB_X6Y31 CENTER_SMALL 6
		(primitive_site RLL_X6Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y33 VCC internal 1)
		(primitive_site SLICE_X10Y60 SLICEM internal 32)
		(primitive_site SLICE_X10Y61 SLICEM internal 32)
		(primitive_site SLICE_X11Y60 SLICEL internal 25)
		(primitive_site SLICE_X11Y61 SLICEL internal 25)
	)
	(tile 5 8 GCLKV_X6Y31 GCLKV 0
	)
	(tile 5 9 CLB_X7Y31 CENTER_SMALL 6
		(primitive_site RLL_X7Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y33 VCC internal 1)
		(primitive_site SLICE_X12Y60 SLICEM internal 32)
		(primitive_site SLICE_X12Y61 SLICEM internal 32)
		(primitive_site SLICE_X13Y60 SLICEL internal 25)
		(primitive_site SLICE_X13Y61 SLICEL internal 25)
	)
	(tile 5 10 CLB_X8Y31 CENTER_SMALL 6
		(primitive_site RLL_X8Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y33 VCC internal 1)
		(primitive_site SLICE_X14Y60 SLICEM internal 32)
		(primitive_site SLICE_X14Y61 SLICEM internal 32)
		(primitive_site SLICE_X15Y60 SLICEL internal 25)
		(primitive_site SLICE_X15Y61 SLICEL internal 25)
	)
	(tile 5 11 CLB_X9Y31 CENTER_SMALL 6
		(primitive_site RLL_X9Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y33 VCC internal 1)
		(primitive_site SLICE_X16Y60 SLICEM internal 32)
		(primitive_site SLICE_X16Y61 SLICEM internal 32)
		(primitive_site SLICE_X17Y60 SLICEL internal 25)
		(primitive_site SLICE_X17Y61 SLICEL internal 25)
	)
	(tile 5 12 DCM_TERM_NOMEM_X10Y31 DCM_TERM_NOMEM 0
	)
	(tile 5 13 DCM_TERM_X11Y31 DCM_TERM 0
	)
	(tile 5 14 DCM_TERM_X12Y31 DCM_TERM 0
	)
	(tile 5 15 DCM_TERM_X13Y31 DCM_TERM 0
	)
	(tile 5 16 CLKV_X13Y31 CLKV 0
	)
	(tile 5 17 DCM_TERM_NOMEM_X14Y31 DCM_TERM_NOMEM 0
	)
	(tile 5 18 DCM_TERM_X15Y31 DCM_TERM 0
	)
	(tile 5 19 DCM_TERM_X16Y31 DCM_TERM 0
	)
	(tile 5 20 DCM_TERM_X17Y31 DCM_TERM 0
	)
	(tile 5 21 CLB_X18Y31 CENTER_SMALL 6
		(primitive_site RLL_X18Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y33 VCC internal 1)
		(primitive_site SLICE_X34Y60 SLICEM internal 32)
		(primitive_site SLICE_X34Y61 SLICEM internal 32)
		(primitive_site SLICE_X35Y60 SLICEL internal 25)
		(primitive_site SLICE_X35Y61 SLICEL internal 25)
	)
	(tile 5 22 CLB_X19Y31 CENTER_SMALL 6
		(primitive_site RLL_X19Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y33 VCC internal 1)
		(primitive_site SLICE_X36Y60 SLICEM internal 32)
		(primitive_site SLICE_X36Y61 SLICEM internal 32)
		(primitive_site SLICE_X37Y60 SLICEL internal 25)
		(primitive_site SLICE_X37Y61 SLICEL internal 25)
	)
	(tile 5 23 CLB_X20Y31 CENTER_SMALL 6
		(primitive_site RLL_X20Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y33 VCC internal 1)
		(primitive_site SLICE_X38Y60 SLICEM internal 32)
		(primitive_site SLICE_X38Y61 SLICEM internal 32)
		(primitive_site SLICE_X39Y60 SLICEL internal 25)
		(primitive_site SLICE_X39Y61 SLICEL internal 25)
	)
	(tile 5 24 GCLKV_X20Y31 GCLKV 0
	)
	(tile 5 25 CLB_X21Y31 CENTER_SMALL 6
		(primitive_site RLL_X21Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y33 VCC internal 1)
		(primitive_site SLICE_X40Y60 SLICEM internal 32)
		(primitive_site SLICE_X40Y61 SLICEM internal 32)
		(primitive_site SLICE_X41Y60 SLICEL internal 25)
		(primitive_site SLICE_X41Y61 SLICEL internal 25)
	)
	(tile 5 26 CLB_X22Y31 CENTER_SMALL 6
		(primitive_site RLL_X22Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X24Y33 VCC internal 1)
		(primitive_site SLICE_X42Y60 SLICEM internal 32)
		(primitive_site SLICE_X42Y61 SLICEM internal 32)
		(primitive_site SLICE_X43Y60 SLICEL internal 25)
		(primitive_site SLICE_X43Y61 SLICEL internal 25)
	)
	(tile 5 27 CLB_X23Y31 CENTER_SMALL 6
		(primitive_site RLL_X23Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X25Y33 VCC internal 1)
		(primitive_site SLICE_X44Y60 SLICEM internal 32)
		(primitive_site SLICE_X44Y61 SLICEM internal 32)
		(primitive_site SLICE_X45Y60 SLICEL internal 25)
		(primitive_site SLICE_X45Y61 SLICEL internal 25)
	)
	(tile 5 28 CLB_X24Y31 CENTER_SMALL 6
		(primitive_site RLL_X24Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X26Y33 VCC internal 1)
		(primitive_site SLICE_X46Y60 SLICEM internal 32)
		(primitive_site SLICE_X46Y61 SLICEM internal 32)
		(primitive_site SLICE_X47Y60 SLICEL internal 25)
		(primitive_site SLICE_X47Y61 SLICEL internal 25)
	)
	(tile 5 29 CLB_X25Y31 CENTER_SMALL 6
		(primitive_site RLL_X25Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y33 VCC internal 1)
		(primitive_site SLICE_X48Y60 SLICEM internal 32)
		(primitive_site SLICE_X48Y61 SLICEM internal 32)
		(primitive_site SLICE_X49Y60 SLICEL internal 25)
		(primitive_site SLICE_X49Y61 SLICEL internal 25)
	)
	(tile 5 30 CLB_X26Y31 CENTER_SMALL 6
		(primitive_site RLL_X26Y31 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y33 VCC internal 1)
		(primitive_site SLICE_X50Y60 SLICEM internal 32)
		(primitive_site SLICE_X50Y61 SLICEM internal 32)
		(primitive_site SLICE_X51Y60 SLICEL internal 25)
		(primitive_site SLICE_X51Y61 SLICEL internal 25)
	)
	(tile 5 31 RIOIS_X27Y31 RIOIS 5
		(primitive_site VCC_X29Y33 VCC internal 1)
		(primitive_site RLL_X27Y31 RESERVED_LL internal 8)
		(primitive_site PAD49 DIFFM unbonded 29)
		(primitive_site PAD48 DIFFS unbonded 29)
		(primitive_site NOPAD40 IOB unbonded 29)
	)
	(tile 5 32 RTERM4_X27Y31 RTERM4 0
	)
	(tile 6 0 LTERM1_X0Y30 LTERM1 0
	)
	(tile 6 1 LIOIS_X0Y30 LIOIS 5
		(primitive_site VCC_X1Y32 VCC internal 1)
		(primitive_site RLL_X0Y30 RESERVED_LL internal 8)
		(primitive_site NOPAD180 DIFFM unbonded 29)
		(primitive_site NOPAD179 DIFFS unbonded 29)
		(primitive_site PAD167 IOB unbonded 29)
	)
	(tile 6 2 CLB_X1Y30 CENTER_SMALL 6
		(primitive_site RLL_X1Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y32 VCC internal 1)
		(primitive_site SLICE_X0Y58 SLICEM internal 32)
		(primitive_site SLICE_X0Y59 SLICEM internal 32)
		(primitive_site SLICE_X1Y58 SLICEL internal 25)
		(primitive_site SLICE_X1Y59 SLICEL internal 25)
	)
	(tile 6 3 CLB_X2Y30 CENTER_SMALL 6
		(primitive_site RLL_X2Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y32 VCC internal 1)
		(primitive_site SLICE_X2Y58 SLICEM internal 32)
		(primitive_site SLICE_X2Y59 SLICEM internal 32)
		(primitive_site SLICE_X3Y58 SLICEL internal 25)
		(primitive_site SLICE_X3Y59 SLICEL internal 25)
	)
	(tile 6 4 COB_NO_TERM_X3Y30 COB_NO_TERM 0
	)
	(tile 6 5 COB_TERM_T_X4Y30 COB_TERM_T 0
	)
	(tile 6 6 COB_TERM_T_X5Y30 COB_TERM_T 0
	)
	(tile 6 7 COB_TERM_T_X6Y30 COB_TERM_T 0
	)
	(tile 6 8 GCLKV_X6Y30 GCLKV 0
	)
	(tile 6 9 CLB_X7Y30 CENTER_SMALL 6
		(primitive_site RLL_X7Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y32 VCC internal 1)
		(primitive_site SLICE_X12Y58 SLICEM internal 32)
		(primitive_site SLICE_X12Y59 SLICEM internal 32)
		(primitive_site SLICE_X13Y58 SLICEL internal 25)
		(primitive_site SLICE_X13Y59 SLICEL internal 25)
	)
	(tile 6 10 CLB_X8Y30 CENTER_SMALL 6
		(primitive_site RLL_X8Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y32 VCC internal 1)
		(primitive_site SLICE_X14Y58 SLICEM internal 32)
		(primitive_site SLICE_X14Y59 SLICEM internal 32)
		(primitive_site SLICE_X15Y58 SLICEL internal 25)
		(primitive_site SLICE_X15Y59 SLICEL internal 25)
	)
	(tile 6 11 CLB_X9Y30 CENTER_SMALL 6
		(primitive_site RLL_X9Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y32 VCC internal 1)
		(primitive_site SLICE_X16Y58 SLICEM internal 32)
		(primitive_site SLICE_X16Y59 SLICEM internal 32)
		(primitive_site SLICE_X17Y58 SLICEL internal 25)
		(primitive_site SLICE_X17Y59 SLICEL internal 25)
	)
	(tile 6 12 CLB_X10Y30 CENTER_SMALL 6
		(primitive_site RLL_X10Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y32 VCC internal 1)
		(primitive_site SLICE_X18Y58 SLICEM internal 32)
		(primitive_site SLICE_X18Y59 SLICEM internal 32)
		(primitive_site SLICE_X19Y58 SLICEL internal 25)
		(primitive_site SLICE_X19Y59 SLICEL internal 25)
	)
	(tile 6 13 CLB_X11Y30 CENTER_SMALL 6
		(primitive_site RLL_X11Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y32 VCC internal 1)
		(primitive_site SLICE_X20Y58 SLICEM internal 32)
		(primitive_site SLICE_X20Y59 SLICEM internal 32)
		(primitive_site SLICE_X21Y58 SLICEL internal 25)
		(primitive_site SLICE_X21Y59 SLICEL internal 25)
	)
	(tile 6 14 CLB_X12Y30 CENTER_SMALL 6
		(primitive_site RLL_X12Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y32 VCC internal 1)
		(primitive_site SLICE_X22Y58 SLICEM internal 32)
		(primitive_site SLICE_X22Y59 SLICEM internal 32)
		(primitive_site SLICE_X23Y58 SLICEL internal 25)
		(primitive_site SLICE_X23Y59 SLICEL internal 25)
	)
	(tile 6 15 CLB_X13Y30 CENTER_SMALL 6
		(primitive_site RLL_X13Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y32 VCC internal 1)
		(primitive_site SLICE_X24Y58 SLICEM internal 32)
		(primitive_site SLICE_X24Y59 SLICEM internal 32)
		(primitive_site SLICE_X25Y58 SLICEL internal 25)
		(primitive_site SLICE_X25Y59 SLICEL internal 25)
	)
	(tile 6 16 CLKV_X13Y30 CLKV 0
	)
	(tile 6 17 CLB_X14Y30 CENTER_SMALL 6
		(primitive_site RLL_X14Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y32 VCC internal 1)
		(primitive_site SLICE_X26Y58 SLICEM internal 32)
		(primitive_site SLICE_X26Y59 SLICEM internal 32)
		(primitive_site SLICE_X27Y58 SLICEL internal 25)
		(primitive_site SLICE_X27Y59 SLICEL internal 25)
	)
	(tile 6 18 CLB_X15Y30 CENTER_SMALL 6
		(primitive_site RLL_X15Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y32 VCC internal 1)
		(primitive_site SLICE_X28Y58 SLICEM internal 32)
		(primitive_site SLICE_X28Y59 SLICEM internal 32)
		(primitive_site SLICE_X29Y58 SLICEL internal 25)
		(primitive_site SLICE_X29Y59 SLICEL internal 25)
	)
	(tile 6 19 CLB_X16Y30 CENTER_SMALL 6
		(primitive_site RLL_X16Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y32 VCC internal 1)
		(primitive_site SLICE_X30Y58 SLICEM internal 32)
		(primitive_site SLICE_X30Y59 SLICEM internal 32)
		(primitive_site SLICE_X31Y58 SLICEL internal 25)
		(primitive_site SLICE_X31Y59 SLICEL internal 25)
	)
	(tile 6 20 CLB_X17Y30 CENTER_SMALL 6
		(primitive_site RLL_X17Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y32 VCC internal 1)
		(primitive_site SLICE_X32Y58 SLICEM internal 32)
		(primitive_site SLICE_X32Y59 SLICEM internal 32)
		(primitive_site SLICE_X33Y58 SLICEL internal 25)
		(primitive_site SLICE_X33Y59 SLICEL internal 25)
	)
	(tile 6 21 CLB_X18Y30 CENTER_SMALL 6
		(primitive_site RLL_X18Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y32 VCC internal 1)
		(primitive_site SLICE_X34Y58 SLICEM internal 32)
		(primitive_site SLICE_X34Y59 SLICEM internal 32)
		(primitive_site SLICE_X35Y58 SLICEL internal 25)
		(primitive_site SLICE_X35Y59 SLICEL internal 25)
	)
	(tile 6 22 CLB_X19Y30 CENTER_SMALL 6
		(primitive_site RLL_X19Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y32 VCC internal 1)
		(primitive_site SLICE_X36Y58 SLICEM internal 32)
		(primitive_site SLICE_X36Y59 SLICEM internal 32)
		(primitive_site SLICE_X37Y58 SLICEL internal 25)
		(primitive_site SLICE_X37Y59 SLICEL internal 25)
	)
	(tile 6 23 CLB_X20Y30 CENTER_SMALL 6
		(primitive_site RLL_X20Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y32 VCC internal 1)
		(primitive_site SLICE_X38Y58 SLICEM internal 32)
		(primitive_site SLICE_X38Y59 SLICEM internal 32)
		(primitive_site SLICE_X39Y58 SLICEL internal 25)
		(primitive_site SLICE_X39Y59 SLICEL internal 25)
	)
	(tile 6 24 GCLKV_X20Y30 GCLKV 0
	)
	(tile 6 25 COB_NO_TERM_X21Y30 COB_NO_TERM 0
	)
	(tile 6 26 COB_TERM_T_X22Y30 COB_TERM_T 0
	)
	(tile 6 27 COB_TERM_T_X23Y30 COB_TERM_T 0
	)
	(tile 6 28 COB_TERM_T_X24Y30 COB_TERM_T 0
	)
	(tile 6 29 CLB_X25Y30 CENTER_SMALL 6
		(primitive_site RLL_X25Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y32 VCC internal 1)
		(primitive_site SLICE_X48Y58 SLICEM internal 32)
		(primitive_site SLICE_X48Y59 SLICEM internal 32)
		(primitive_site SLICE_X49Y58 SLICEL internal 25)
		(primitive_site SLICE_X49Y59 SLICEL internal 25)
	)
	(tile 6 30 CLB_X26Y30 CENTER_SMALL 6
		(primitive_site RLL_X26Y30 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y32 VCC internal 1)
		(primitive_site SLICE_X50Y58 SLICEM internal 32)
		(primitive_site SLICE_X50Y59 SLICEM internal 32)
		(primitive_site SLICE_X51Y58 SLICEL internal 25)
		(primitive_site SLICE_X51Y59 SLICEL internal 25)
	)
	(tile 6 31 RIOIS_X27Y30 RIOIS 5
		(primitive_site VCC_X29Y32 VCC internal 1)
		(primitive_site RLL_X27Y30 RESERVED_LL internal 8)
		(primitive_site NOPAD42 DIFFM unbonded 29)
		(primitive_site NOPAD41 DIFFS unbonded 29)
		(primitive_site PAD50 IOB unbonded 29)
	)
	(tile 6 32 RTERM1_X27Y30 RTERM1 0
	)
	(tile 7 0 EMPTY_GCLKH_X0Y29 EMPTY_GCLKH 0
	)
	(tile 7 1 GCLKH_PCI_CE_N_X0Y29 GCLKH_PCI_CE_N 1
		(primitive_site GLOBALSIG_X1Y5 GLOBALSIG internal 0)
	)
	(tile 7 2 GCLKH_X1Y29 GCLKH 1
		(primitive_site GLOBALSIG_X2Y5 GLOBALSIG internal 0)
	)
	(tile 7 3 GCLKH_X2Y29 GCLKH 1
		(primitive_site GLOBALSIG_X3Y5 GLOBALSIG internal 0)
	)
	(tile 7 4 GCLKH_X3Y29 GCLKH 1
		(primitive_site GLOBALSIG_X4Y5 GLOBALSIG internal 0)
	)
	(tile 7 5 BRAMSITE2_UP_GCLKH_X4Y29 BRAMSITE2_UP_GCLKH 1
		(primitive_site GLOBALSIG_X5Y5 GLOBALSIG internal 0)
	)
	(tile 7 6 BRAM2_UP_GCLKH_FEEDTHRU_X5Y29 BRAM2_UP_GCLKH_FEEDTHRU 1
		(primitive_site GLOBALSIG_X6Y5 GLOBALSIG internal 0)
	)
	(tile 7 7 BRAM2_UP_GCLKH_FEEDTHRUA_X6Y29 BRAM2_UP_GCLKH_FEEDTHRUA 1
		(primitive_site GLOBALSIG_X7Y5 GLOBALSIG internal 0)
	)
	(tile 7 8 GCLKVC_X6Y29 GCLKVC 0
	)
	(tile 7 9 GCLKH_X7Y29 GCLKH 1
		(primitive_site GLOBALSIG_X8Y5 GLOBALSIG internal 0)
	)
	(tile 7 10 GCLKH_X8Y29 GCLKH 1
		(primitive_site GLOBALSIG_X9Y5 GLOBALSIG internal 0)
	)
	(tile 7 11 GCLKH_X9Y29 GCLKH 1
		(primitive_site GLOBALSIG_X10Y5 GLOBALSIG internal 0)
	)
	(tile 7 12 GCLKH_X10Y29 GCLKH 1
		(primitive_site GLOBALSIG_X11Y5 GLOBALSIG internal 0)
	)
	(tile 7 13 GCLKH_X11Y29 GCLKH 1
		(primitive_site GLOBALSIG_X12Y5 GLOBALSIG internal 0)
	)
	(tile 7 14 GCLKH_X12Y29 GCLKH 1
		(primitive_site GLOBALSIG_X13Y5 GLOBALSIG internal 0)
	)
	(tile 7 15 GCLKH_X13Y29 GCLKH 1
		(primitive_site GLOBALSIG_X14Y5 GLOBALSIG internal 0)
	)
	(tile 7 16 CLKVC_X13Y29 CLKVC 0
	)
	(tile 7 17 GCLKH_X14Y29 GCLKH 1
		(primitive_site GLOBALSIG_X16Y5 GLOBALSIG internal 0)
	)
	(tile 7 18 GCLKH_X15Y29 GCLKH 1
		(primitive_site GLOBALSIG_X17Y5 GLOBALSIG internal 0)
	)
	(tile 7 19 GCLKH_X16Y29 GCLKH 1
		(primitive_site GLOBALSIG_X18Y5 GLOBALSIG internal 0)
	)
	(tile 7 20 GCLKH_X17Y29 GCLKH 1
		(primitive_site GLOBALSIG_X19Y5 GLOBALSIG internal 0)
	)
	(tile 7 21 GCLKH_X18Y29 GCLKH 1
		(primitive_site GLOBALSIG_X20Y5 GLOBALSIG internal 0)
	)
	(tile 7 22 GCLKH_X19Y29 GCLKH 1
		(primitive_site GLOBALSIG_X21Y5 GLOBALSIG internal 0)
	)
	(tile 7 23 GCLKH_X20Y29 GCLKH 1
		(primitive_site GLOBALSIG_X22Y5 GLOBALSIG internal 0)
	)
	(tile 7 24 GCLKVC_X20Y29 GCLKVC 0
	)
	(tile 7 25 GCLKH_X21Y29 GCLKH 1
		(primitive_site GLOBALSIG_X23Y5 GLOBALSIG internal 0)
	)
	(tile 7 26 BRAMSITE2_UP_GCLKH_X22Y29 BRAMSITE2_UP_GCLKH 1
		(primitive_site GLOBALSIG_X24Y5 GLOBALSIG internal 0)
	)
	(tile 7 27 BRAM2_UP_GCLKH_FEEDTHRU_X23Y29 BRAM2_UP_GCLKH_FEEDTHRU 1
		(primitive_site GLOBALSIG_X25Y5 GLOBALSIG internal 0)
	)
	(tile 7 28 BRAM2_UP_GCLKH_FEEDTHRUA_X24Y29 BRAM2_UP_GCLKH_FEEDTHRUA 1
		(primitive_site GLOBALSIG_X26Y5 GLOBALSIG internal 0)
	)
	(tile 7 29 GCLKH_X25Y29 GCLKH 1
		(primitive_site GLOBALSIG_X27Y5 GLOBALSIG internal 0)
	)
	(tile 7 30 GCLKH_X26Y29 GCLKH 1
		(primitive_site GLOBALSIG_X28Y5 GLOBALSIG internal 0)
	)
	(tile 7 31 GCLKH_PCI_CE_N_X27Y29 GCLKH_PCI_CE_N 1
		(primitive_site GLOBALSIG_X29Y5 GLOBALSIG internal 0)
	)
	(tile 7 32 EMPTY_GCLKH_X27Y29 EMPTY_GCLKH 0
	)
	(tile 8 0 LTERM_X0Y29 LTERM 0
	)
	(tile 8 1 LIOIS_X0Y29 LIOIS 5
		(primitive_site VCC_X1Y31 VCC internal 1)
		(primitive_site RLL_X0Y29 RESERVED_LL internal 8)
		(primitive_site PAD166 DIFFM unbonded 29)
		(primitive_site PAD165 DIFFS unbonded 29)
		(primitive_site NOPAD178 IOB unbonded 29)
	)
	(tile 8 2 CLB_X1Y29 CENTER_SMALL 6
		(primitive_site RLL_X1Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y31 VCC internal 1)
		(primitive_site SLICE_X0Y56 SLICEM internal 32)
		(primitive_site SLICE_X0Y57 SLICEM internal 32)
		(primitive_site SLICE_X1Y56 SLICEL internal 25)
		(primitive_site SLICE_X1Y57 SLICEL internal 25)
	)
	(tile 8 3 CLB_X2Y29 CENTER_SMALL 6
		(primitive_site RLL_X2Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y31 VCC internal 1)
		(primitive_site SLICE_X2Y56 SLICEM internal 32)
		(primitive_site SLICE_X2Y57 SLICEM internal 32)
		(primitive_site SLICE_X3Y56 SLICEL internal 25)
		(primitive_site SLICE_X3Y57 SLICEL internal 25)
	)
	(tile 8 4 BRAM3_SMALL_X3Y29 BRAM3_SMALL 2
		(primitive_site RLL_X3Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y31 VCC internal 1)
	)
	(tile 8 5 EMPTY_BRAM_X4Y29 EMPTY_BRAM 0
	)
	(tile 8 6 EMPTY_BRAM_X5Y29 EMPTY_BRAM 0
	)
	(tile 8 7 EMPTY_BRAM_X6Y29 EMPTY_BRAM 0
	)
	(tile 8 8 GCLKV_X6Y29 GCLKV 0
	)
	(tile 8 9 CLB_X7Y29 CENTER_SMALL 6
		(primitive_site RLL_X7Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y31 VCC internal 1)
		(primitive_site SLICE_X12Y56 SLICEM internal 32)
		(primitive_site SLICE_X12Y57 SLICEM internal 32)
		(primitive_site SLICE_X13Y56 SLICEL internal 25)
		(primitive_site SLICE_X13Y57 SLICEL internal 25)
	)
	(tile 8 10 CLB_X8Y29 CENTER_SMALL 6
		(primitive_site RLL_X8Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y31 VCC internal 1)
		(primitive_site SLICE_X14Y56 SLICEM internal 32)
		(primitive_site SLICE_X14Y57 SLICEM internal 32)
		(primitive_site SLICE_X15Y56 SLICEL internal 25)
		(primitive_site SLICE_X15Y57 SLICEL internal 25)
	)
	(tile 8 11 CLB_X9Y29 CENTER_SMALL 6
		(primitive_site RLL_X9Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y31 VCC internal 1)
		(primitive_site SLICE_X16Y56 SLICEM internal 32)
		(primitive_site SLICE_X16Y57 SLICEM internal 32)
		(primitive_site SLICE_X17Y56 SLICEL internal 25)
		(primitive_site SLICE_X17Y57 SLICEL internal 25)
	)
	(tile 8 12 CLB_X10Y29 CENTER_SMALL 6
		(primitive_site RLL_X10Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y31 VCC internal 1)
		(primitive_site SLICE_X18Y56 SLICEM internal 32)
		(primitive_site SLICE_X18Y57 SLICEM internal 32)
		(primitive_site SLICE_X19Y56 SLICEL internal 25)
		(primitive_site SLICE_X19Y57 SLICEL internal 25)
	)
	(tile 8 13 CLB_X11Y29 CENTER_SMALL 6
		(primitive_site RLL_X11Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y31 VCC internal 1)
		(primitive_site SLICE_X20Y56 SLICEM internal 32)
		(primitive_site SLICE_X20Y57 SLICEM internal 32)
		(primitive_site SLICE_X21Y56 SLICEL internal 25)
		(primitive_site SLICE_X21Y57 SLICEL internal 25)
	)
	(tile 8 14 CLB_X12Y29 CENTER_SMALL 6
		(primitive_site RLL_X12Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y31 VCC internal 1)
		(primitive_site SLICE_X22Y56 SLICEM internal 32)
		(primitive_site SLICE_X22Y57 SLICEM internal 32)
		(primitive_site SLICE_X23Y56 SLICEL internal 25)
		(primitive_site SLICE_X23Y57 SLICEL internal 25)
	)
	(tile 8 15 CLB_X13Y29 CENTER_SMALL 6
		(primitive_site RLL_X13Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y31 VCC internal 1)
		(primitive_site SLICE_X24Y56 SLICEM internal 32)
		(primitive_site SLICE_X24Y57 SLICEM internal 32)
		(primitive_site SLICE_X25Y56 SLICEL internal 25)
		(primitive_site SLICE_X25Y57 SLICEL internal 25)
	)
	(tile 8 16 CLKV_X13Y29 CLKV 0
	)
	(tile 8 17 CLB_X14Y29 CENTER_SMALL 6
		(primitive_site RLL_X14Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y31 VCC internal 1)
		(primitive_site SLICE_X26Y56 SLICEM internal 32)
		(primitive_site SLICE_X26Y57 SLICEM internal 32)
		(primitive_site SLICE_X27Y56 SLICEL internal 25)
		(primitive_site SLICE_X27Y57 SLICEL internal 25)
	)
	(tile 8 18 CLB_X15Y29 CENTER_SMALL 6
		(primitive_site RLL_X15Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y31 VCC internal 1)
		(primitive_site SLICE_X28Y56 SLICEM internal 32)
		(primitive_site SLICE_X28Y57 SLICEM internal 32)
		(primitive_site SLICE_X29Y56 SLICEL internal 25)
		(primitive_site SLICE_X29Y57 SLICEL internal 25)
	)
	(tile 8 19 CLB_X16Y29 CENTER_SMALL 6
		(primitive_site RLL_X16Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y31 VCC internal 1)
		(primitive_site SLICE_X30Y56 SLICEM internal 32)
		(primitive_site SLICE_X30Y57 SLICEM internal 32)
		(primitive_site SLICE_X31Y56 SLICEL internal 25)
		(primitive_site SLICE_X31Y57 SLICEL internal 25)
	)
	(tile 8 20 CLB_X17Y29 CENTER_SMALL 6
		(primitive_site RLL_X17Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y31 VCC internal 1)
		(primitive_site SLICE_X32Y56 SLICEM internal 32)
		(primitive_site SLICE_X32Y57 SLICEM internal 32)
		(primitive_site SLICE_X33Y56 SLICEL internal 25)
		(primitive_site SLICE_X33Y57 SLICEL internal 25)
	)
	(tile 8 21 CLB_X18Y29 CENTER_SMALL 6
		(primitive_site RLL_X18Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y31 VCC internal 1)
		(primitive_site SLICE_X34Y56 SLICEM internal 32)
		(primitive_site SLICE_X34Y57 SLICEM internal 32)
		(primitive_site SLICE_X35Y56 SLICEL internal 25)
		(primitive_site SLICE_X35Y57 SLICEL internal 25)
	)
	(tile 8 22 CLB_X19Y29 CENTER_SMALL 6
		(primitive_site RLL_X19Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y31 VCC internal 1)
		(primitive_site SLICE_X36Y56 SLICEM internal 32)
		(primitive_site SLICE_X36Y57 SLICEM internal 32)
		(primitive_site SLICE_X37Y56 SLICEL internal 25)
		(primitive_site SLICE_X37Y57 SLICEL internal 25)
	)
	(tile 8 23 CLB_X20Y29 CENTER_SMALL 6
		(primitive_site RLL_X20Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y31 VCC internal 1)
		(primitive_site SLICE_X38Y56 SLICEM internal 32)
		(primitive_site SLICE_X38Y57 SLICEM internal 32)
		(primitive_site SLICE_X39Y56 SLICEL internal 25)
		(primitive_site SLICE_X39Y57 SLICEL internal 25)
	)
	(tile 8 24 GCLKV_X20Y29 GCLKV 0
	)
	(tile 8 25 BRAM3_SMALL_X21Y29 BRAM3_SMALL 2
		(primitive_site RLL_X21Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y31 VCC internal 1)
	)
	(tile 8 26 EMPTY_BRAM_X22Y29 EMPTY_BRAM 0
	)
	(tile 8 27 EMPTY_BRAM_X23Y29 EMPTY_BRAM 0
	)
	(tile 8 28 EMPTY_BRAM_X24Y29 EMPTY_BRAM 0
	)
	(tile 8 29 CLB_X25Y29 CENTER_SMALL 6
		(primitive_site RLL_X25Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y31 VCC internal 1)
		(primitive_site SLICE_X48Y56 SLICEM internal 32)
		(primitive_site SLICE_X48Y57 SLICEM internal 32)
		(primitive_site SLICE_X49Y56 SLICEL internal 25)
		(primitive_site SLICE_X49Y57 SLICEL internal 25)
	)
	(tile 8 30 CLB_X26Y29 CENTER_SMALL 6
		(primitive_site RLL_X26Y29 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y31 VCC internal 1)
		(primitive_site SLICE_X50Y56 SLICEM internal 32)
		(primitive_site SLICE_X50Y57 SLICEM internal 32)
		(primitive_site SLICE_X51Y56 SLICEL internal 25)
		(primitive_site SLICE_X51Y57 SLICEL internal 25)
	)
	(tile 8 31 RIBUFS_X27Y29 RIBUFS 5
		(primitive_site VCC_X29Y31 VCC internal 1)
		(primitive_site RLL_X27Y29 RESERVED_LL internal 8)
		(primitive_site NOPAD44 DIFFMI unbonded 29)
		(primitive_site NOPAD43 DIFFSI unbonded 29)
		(primitive_site IPAD51 IBUF unbonded 29)
	)
	(tile 8 32 RTERM_X27Y29 RTERM 0
	)
	(tile 9 0 LTERM_X0Y28 LTERM 0
	)
	(tile 9 1 LIOIS_X0Y28 LIOIS 5
		(primitive_site VCC_X1Y30 VCC internal 1)
		(primitive_site RLL_X0Y28 RESERVED_LL internal 8)
		(primitive_site NOPAD177 DIFFM unbonded 29)
		(primitive_site NOPAD176 DIFFS unbonded 29)
		(primitive_site NOPAD175 IOB unbonded 29)
	)
	(tile 9 2 CLB_X1Y28 CENTER_SMALL 6
		(primitive_site RLL_X1Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y30 VCC internal 1)
		(primitive_site SLICE_X0Y54 SLICEM internal 32)
		(primitive_site SLICE_X0Y55 SLICEM internal 32)
		(primitive_site SLICE_X1Y54 SLICEL internal 25)
		(primitive_site SLICE_X1Y55 SLICEL internal 25)
	)
	(tile 9 3 CLB_X2Y28 CENTER_SMALL 6
		(primitive_site RLL_X2Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y30 VCC internal 1)
		(primitive_site SLICE_X2Y54 SLICEM internal 32)
		(primitive_site SLICE_X2Y55 SLICEM internal 32)
		(primitive_site SLICE_X3Y54 SLICEL internal 25)
		(primitive_site SLICE_X3Y55 SLICEL internal 25)
	)
	(tile 9 4 BRAM2_SMALL_X3Y28 BRAM2_SMALL 2
		(primitive_site RLL_X3Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y30 VCC internal 1)
	)
	(tile 9 5 EMPTY_BRAM_X4Y28 EMPTY_BRAM 0
	)
	(tile 9 6 EMPTY_BRAM_X5Y28 EMPTY_BRAM 0
	)
	(tile 9 7 EMPTY_BRAM_X6Y28 EMPTY_BRAM 0
	)
	(tile 9 8 GCLKV_X6Y28 GCLKV 0
	)
	(tile 9 9 CLB_X7Y28 CENTER_SMALL 6
		(primitive_site RLL_X7Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y30 VCC internal 1)
		(primitive_site SLICE_X12Y54 SLICEM internal 32)
		(primitive_site SLICE_X12Y55 SLICEM internal 32)
		(primitive_site SLICE_X13Y54 SLICEL internal 25)
		(primitive_site SLICE_X13Y55 SLICEL internal 25)
	)
	(tile 9 10 CLB_X8Y28 CENTER_SMALL 6
		(primitive_site RLL_X8Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y30 VCC internal 1)
		(primitive_site SLICE_X14Y54 SLICEM internal 32)
		(primitive_site SLICE_X14Y55 SLICEM internal 32)
		(primitive_site SLICE_X15Y54 SLICEL internal 25)
		(primitive_site SLICE_X15Y55 SLICEL internal 25)
	)
	(tile 9 11 CLB_X9Y28 CENTER_SMALL 6
		(primitive_site RLL_X9Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y30 VCC internal 1)
		(primitive_site SLICE_X16Y54 SLICEM internal 32)
		(primitive_site SLICE_X16Y55 SLICEM internal 32)
		(primitive_site SLICE_X17Y54 SLICEL internal 25)
		(primitive_site SLICE_X17Y55 SLICEL internal 25)
	)
	(tile 9 12 CLB_X10Y28 CENTER_SMALL 6
		(primitive_site RLL_X10Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y30 VCC internal 1)
		(primitive_site SLICE_X18Y54 SLICEM internal 32)
		(primitive_site SLICE_X18Y55 SLICEM internal 32)
		(primitive_site SLICE_X19Y54 SLICEL internal 25)
		(primitive_site SLICE_X19Y55 SLICEL internal 25)
	)
	(tile 9 13 CLB_X11Y28 CENTER_SMALL 6
		(primitive_site RLL_X11Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y30 VCC internal 1)
		(primitive_site SLICE_X20Y54 SLICEM internal 32)
		(primitive_site SLICE_X20Y55 SLICEM internal 32)
		(primitive_site SLICE_X21Y54 SLICEL internal 25)
		(primitive_site SLICE_X21Y55 SLICEL internal 25)
	)
	(tile 9 14 CLB_X12Y28 CENTER_SMALL 6
		(primitive_site RLL_X12Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y30 VCC internal 1)
		(primitive_site SLICE_X22Y54 SLICEM internal 32)
		(primitive_site SLICE_X22Y55 SLICEM internal 32)
		(primitive_site SLICE_X23Y54 SLICEL internal 25)
		(primitive_site SLICE_X23Y55 SLICEL internal 25)
	)
	(tile 9 15 CLB_X13Y28 CENTER_SMALL 6
		(primitive_site RLL_X13Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y30 VCC internal 1)
		(primitive_site SLICE_X24Y54 SLICEM internal 32)
		(primitive_site SLICE_X24Y55 SLICEM internal 32)
		(primitive_site SLICE_X25Y54 SLICEL internal 25)
		(primitive_site SLICE_X25Y55 SLICEL internal 25)
	)
	(tile 9 16 CLKV_X13Y28 CLKV 0
	)
	(tile 9 17 CLB_X14Y28 CENTER_SMALL 6
		(primitive_site RLL_X14Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y30 VCC internal 1)
		(primitive_site SLICE_X26Y54 SLICEM internal 32)
		(primitive_site SLICE_X26Y55 SLICEM internal 32)
		(primitive_site SLICE_X27Y54 SLICEL internal 25)
		(primitive_site SLICE_X27Y55 SLICEL internal 25)
	)
	(tile 9 18 CLB_X15Y28 CENTER_SMALL 6
		(primitive_site RLL_X15Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y30 VCC internal 1)
		(primitive_site SLICE_X28Y54 SLICEM internal 32)
		(primitive_site SLICE_X28Y55 SLICEM internal 32)
		(primitive_site SLICE_X29Y54 SLICEL internal 25)
		(primitive_site SLICE_X29Y55 SLICEL internal 25)
	)
	(tile 9 19 CLB_X16Y28 CENTER_SMALL 6
		(primitive_site RLL_X16Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y30 VCC internal 1)
		(primitive_site SLICE_X30Y54 SLICEM internal 32)
		(primitive_site SLICE_X30Y55 SLICEM internal 32)
		(primitive_site SLICE_X31Y54 SLICEL internal 25)
		(primitive_site SLICE_X31Y55 SLICEL internal 25)
	)
	(tile 9 20 CLB_X17Y28 CENTER_SMALL 6
		(primitive_site RLL_X17Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y30 VCC internal 1)
		(primitive_site SLICE_X32Y54 SLICEM internal 32)
		(primitive_site SLICE_X32Y55 SLICEM internal 32)
		(primitive_site SLICE_X33Y54 SLICEL internal 25)
		(primitive_site SLICE_X33Y55 SLICEL internal 25)
	)
	(tile 9 21 CLB_X18Y28 CENTER_SMALL 6
		(primitive_site RLL_X18Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y30 VCC internal 1)
		(primitive_site SLICE_X34Y54 SLICEM internal 32)
		(primitive_site SLICE_X34Y55 SLICEM internal 32)
		(primitive_site SLICE_X35Y54 SLICEL internal 25)
		(primitive_site SLICE_X35Y55 SLICEL internal 25)
	)
	(tile 9 22 CLB_X19Y28 CENTER_SMALL 6
		(primitive_site RLL_X19Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y30 VCC internal 1)
		(primitive_site SLICE_X36Y54 SLICEM internal 32)
		(primitive_site SLICE_X36Y55 SLICEM internal 32)
		(primitive_site SLICE_X37Y54 SLICEL internal 25)
		(primitive_site SLICE_X37Y55 SLICEL internal 25)
	)
	(tile 9 23 CLB_X20Y28 CENTER_SMALL 6
		(primitive_site RLL_X20Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y30 VCC internal 1)
		(primitive_site SLICE_X38Y54 SLICEM internal 32)
		(primitive_site SLICE_X38Y55 SLICEM internal 32)
		(primitive_site SLICE_X39Y54 SLICEL internal 25)
		(primitive_site SLICE_X39Y55 SLICEL internal 25)
	)
	(tile 9 24 GCLKV_X20Y28 GCLKV 0
	)
	(tile 9 25 BRAM2_SMALL_X21Y28 BRAM2_SMALL 2
		(primitive_site RLL_X21Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y30 VCC internal 1)
	)
	(tile 9 26 EMPTY_BRAM_X22Y28 EMPTY_BRAM 0
	)
	(tile 9 27 EMPTY_BRAM_X23Y28 EMPTY_BRAM 0
	)
	(tile 9 28 EMPTY_BRAM_X24Y28 EMPTY_BRAM 0
	)
	(tile 9 29 CLB_X25Y28 CENTER_SMALL 6
		(primitive_site RLL_X25Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y30 VCC internal 1)
		(primitive_site SLICE_X48Y54 SLICEM internal 32)
		(primitive_site SLICE_X48Y55 SLICEM internal 32)
		(primitive_site SLICE_X49Y54 SLICEL internal 25)
		(primitive_site SLICE_X49Y55 SLICEL internal 25)
	)
	(tile 9 30 CLB_X26Y28 CENTER_SMALL 6
		(primitive_site RLL_X26Y28 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y30 VCC internal 1)
		(primitive_site SLICE_X50Y54 SLICEM internal 32)
		(primitive_site SLICE_X50Y55 SLICEM internal 32)
		(primitive_site SLICE_X51Y54 SLICEL internal 25)
		(primitive_site SLICE_X51Y55 SLICEL internal 25)
	)
	(tile 9 31 RIOIS_X27Y28 RIOIS 5
		(primitive_site VCC_X29Y30 VCC internal 1)
		(primitive_site RLL_X27Y28 RESERVED_LL internal 8)
		(primitive_site PAD53 DIFFM unbonded 29)
		(primitive_site PAD52 DIFFS unbonded 29)
		(primitive_site NOPAD45 IOB unbonded 29)
	)
	(tile 9 32 RTERM_X27Y28 RTERM 0
	)
	(tile 10 0 LTERM_X0Y27 LTERM 0
	)
	(tile 10 1 LIOIS_X0Y27 LIOIS 5
		(primitive_site VCC_X1Y29 VCC internal 1)
		(primitive_site RLL_X0Y27 RESERVED_LL internal 8)
		(primitive_site PAD164 DIFFM unbonded 29)
		(primitive_site PAD163 DIFFS unbonded 29)
		(primitive_site NOPAD174 IOB unbonded 29)
	)
	(tile 10 2 CLB_X1Y27 CENTER_SMALL 6
		(primitive_site RLL_X1Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y29 VCC internal 1)
		(primitive_site SLICE_X0Y52 SLICEM internal 32)
		(primitive_site SLICE_X0Y53 SLICEM internal 32)
		(primitive_site SLICE_X1Y52 SLICEL internal 25)
		(primitive_site SLICE_X1Y53 SLICEL internal 25)
	)
	(tile 10 3 CLB_X2Y27 CENTER_SMALL 6
		(primitive_site RLL_X2Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y29 VCC internal 1)
		(primitive_site SLICE_X2Y52 SLICEM internal 32)
		(primitive_site SLICE_X2Y53 SLICEM internal 32)
		(primitive_site SLICE_X3Y52 SLICEL internal 25)
		(primitive_site SLICE_X3Y53 SLICEL internal 25)
	)
	(tile 10 4 BRAM1_SMALL_X3Y27 BRAM1_SMALL 2
		(primitive_site RLL_X3Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y29 VCC internal 1)
	)
	(tile 10 5 EMPTY_BRAM_X4Y27 EMPTY_BRAM 0
	)
	(tile 10 6 EMPTY_BRAM_X5Y27 EMPTY_BRAM 0
	)
	(tile 10 7 EMPTY_BRAM_X6Y27 EMPTY_BRAM 0
	)
	(tile 10 8 GCLKV_X6Y27 GCLKV 0
	)
	(tile 10 9 CLB_X7Y27 CENTER_SMALL 6
		(primitive_site RLL_X7Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y29 VCC internal 1)
		(primitive_site SLICE_X12Y52 SLICEM internal 32)
		(primitive_site SLICE_X12Y53 SLICEM internal 32)
		(primitive_site SLICE_X13Y52 SLICEL internal 25)
		(primitive_site SLICE_X13Y53 SLICEL internal 25)
	)
	(tile 10 10 CLB_X8Y27 CENTER_SMALL 6
		(primitive_site RLL_X8Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y29 VCC internal 1)
		(primitive_site SLICE_X14Y52 SLICEM internal 32)
		(primitive_site SLICE_X14Y53 SLICEM internal 32)
		(primitive_site SLICE_X15Y52 SLICEL internal 25)
		(primitive_site SLICE_X15Y53 SLICEL internal 25)
	)
	(tile 10 11 CLB_X9Y27 CENTER_SMALL 6
		(primitive_site RLL_X9Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y29 VCC internal 1)
		(primitive_site SLICE_X16Y52 SLICEM internal 32)
		(primitive_site SLICE_X16Y53 SLICEM internal 32)
		(primitive_site SLICE_X17Y52 SLICEL internal 25)
		(primitive_site SLICE_X17Y53 SLICEL internal 25)
	)
	(tile 10 12 CLB_X10Y27 CENTER_SMALL 6
		(primitive_site RLL_X10Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y29 VCC internal 1)
		(primitive_site SLICE_X18Y52 SLICEM internal 32)
		(primitive_site SLICE_X18Y53 SLICEM internal 32)
		(primitive_site SLICE_X19Y52 SLICEL internal 25)
		(primitive_site SLICE_X19Y53 SLICEL internal 25)
	)
	(tile 10 13 CLB_X11Y27 CENTER_SMALL 6
		(primitive_site RLL_X11Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y29 VCC internal 1)
		(primitive_site SLICE_X20Y52 SLICEM internal 32)
		(primitive_site SLICE_X20Y53 SLICEM internal 32)
		(primitive_site SLICE_X21Y52 SLICEL internal 25)
		(primitive_site SLICE_X21Y53 SLICEL internal 25)
	)
	(tile 10 14 CLB_X12Y27 CENTER_SMALL 6
		(primitive_site RLL_X12Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y29 VCC internal 1)
		(primitive_site SLICE_X22Y52 SLICEM internal 32)
		(primitive_site SLICE_X22Y53 SLICEM internal 32)
		(primitive_site SLICE_X23Y52 SLICEL internal 25)
		(primitive_site SLICE_X23Y53 SLICEL internal 25)
	)
	(tile 10 15 CLB_X13Y27 CENTER_SMALL 6
		(primitive_site RLL_X13Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y29 VCC internal 1)
		(primitive_site SLICE_X24Y52 SLICEM internal 32)
		(primitive_site SLICE_X24Y53 SLICEM internal 32)
		(primitive_site SLICE_X25Y52 SLICEL internal 25)
		(primitive_site SLICE_X25Y53 SLICEL internal 25)
	)
	(tile 10 16 CLKV_X13Y27 CLKV 0
	)
	(tile 10 17 CLB_X14Y27 CENTER_SMALL 6
		(primitive_site RLL_X14Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y29 VCC internal 1)
		(primitive_site SLICE_X26Y52 SLICEM internal 32)
		(primitive_site SLICE_X26Y53 SLICEM internal 32)
		(primitive_site SLICE_X27Y52 SLICEL internal 25)
		(primitive_site SLICE_X27Y53 SLICEL internal 25)
	)
	(tile 10 18 CLB_X15Y27 CENTER_SMALL 6
		(primitive_site RLL_X15Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y29 VCC internal 1)
		(primitive_site SLICE_X28Y52 SLICEM internal 32)
		(primitive_site SLICE_X28Y53 SLICEM internal 32)
		(primitive_site SLICE_X29Y52 SLICEL internal 25)
		(primitive_site SLICE_X29Y53 SLICEL internal 25)
	)
	(tile 10 19 CLB_X16Y27 CENTER_SMALL 6
		(primitive_site RLL_X16Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y29 VCC internal 1)
		(primitive_site SLICE_X30Y52 SLICEM internal 32)
		(primitive_site SLICE_X30Y53 SLICEM internal 32)
		(primitive_site SLICE_X31Y52 SLICEL internal 25)
		(primitive_site SLICE_X31Y53 SLICEL internal 25)
	)
	(tile 10 20 CLB_X17Y27 CENTER_SMALL 6
		(primitive_site RLL_X17Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y29 VCC internal 1)
		(primitive_site SLICE_X32Y52 SLICEM internal 32)
		(primitive_site SLICE_X32Y53 SLICEM internal 32)
		(primitive_site SLICE_X33Y52 SLICEL internal 25)
		(primitive_site SLICE_X33Y53 SLICEL internal 25)
	)
	(tile 10 21 CLB_X18Y27 CENTER_SMALL 6
		(primitive_site RLL_X18Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y29 VCC internal 1)
		(primitive_site SLICE_X34Y52 SLICEM internal 32)
		(primitive_site SLICE_X34Y53 SLICEM internal 32)
		(primitive_site SLICE_X35Y52 SLICEL internal 25)
		(primitive_site SLICE_X35Y53 SLICEL internal 25)
	)
	(tile 10 22 CLB_X19Y27 CENTER_SMALL 6
		(primitive_site RLL_X19Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y29 VCC internal 1)
		(primitive_site SLICE_X36Y52 SLICEM internal 32)
		(primitive_site SLICE_X36Y53 SLICEM internal 32)
		(primitive_site SLICE_X37Y52 SLICEL internal 25)
		(primitive_site SLICE_X37Y53 SLICEL internal 25)
	)
	(tile 10 23 CLB_X20Y27 CENTER_SMALL 6
		(primitive_site RLL_X20Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y29 VCC internal 1)
		(primitive_site SLICE_X38Y52 SLICEM internal 32)
		(primitive_site SLICE_X38Y53 SLICEM internal 32)
		(primitive_site SLICE_X39Y52 SLICEL internal 25)
		(primitive_site SLICE_X39Y53 SLICEL internal 25)
	)
	(tile 10 24 GCLKV_X20Y27 GCLKV 0
	)
	(tile 10 25 BRAM1_SMALL_X21Y27 BRAM1_SMALL 2
		(primitive_site RLL_X21Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y29 VCC internal 1)
	)
	(tile 10 26 EMPTY_BRAM_X22Y27 EMPTY_BRAM 0
	)
	(tile 10 27 EMPTY_BRAM_X23Y27 EMPTY_BRAM 0
	)
	(tile 10 28 EMPTY_BRAM_X24Y27 EMPTY_BRAM 0
	)
	(tile 10 29 CLB_X25Y27 CENTER_SMALL 6
		(primitive_site RLL_X25Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y29 VCC internal 1)
		(primitive_site SLICE_X48Y52 SLICEM internal 32)
		(primitive_site SLICE_X48Y53 SLICEM internal 32)
		(primitive_site SLICE_X49Y52 SLICEL internal 25)
		(primitive_site SLICE_X49Y53 SLICEL internal 25)
	)
	(tile 10 30 CLB_X26Y27 CENTER_SMALL 6
		(primitive_site RLL_X26Y27 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y29 VCC internal 1)
		(primitive_site SLICE_X50Y52 SLICEM internal 32)
		(primitive_site SLICE_X50Y53 SLICEM internal 32)
		(primitive_site SLICE_X51Y52 SLICEL internal 25)
		(primitive_site SLICE_X51Y53 SLICEL internal 25)
	)
	(tile 10 31 RIOIS_X27Y27 RIOIS 5
		(primitive_site VCC_X29Y29 VCC internal 1)
		(primitive_site RLL_X27Y27 RESERVED_LL internal 8)
		(primitive_site NOPAD48 DIFFM unbonded 29)
		(primitive_site NOPAD47 DIFFS unbonded 29)
		(primitive_site NOPAD46 IOB unbonded 29)
	)
	(tile 10 32 RTERM_X27Y27 RTERM 0
	)
	(tile 11 0 LTERM4_X0Y26 LTERM4 0
	)
	(tile 11 1 LIBUFS_X0Y26 LIBUFS 5
		(primitive_site VCC_X1Y28 VCC internal 1)
		(primitive_site RLL_X0Y26 RESERVED_LL internal 8)
		(primitive_site NOPAD173 DIFFMI unbonded 29)
		(primitive_site NOPAD172 DIFFSI unbonded 29)
		(primitive_site IPAD162 IBUF unbonded 29)
	)
	(tile 11 2 CLB_X1Y26 CENTER_SMALL 6
		(primitive_site RLL_X1Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y28 VCC internal 1)
		(primitive_site SLICE_X0Y50 SLICEM internal 32)
		(primitive_site SLICE_X0Y51 SLICEM internal 32)
		(primitive_site SLICE_X1Y50 SLICEL internal 25)
		(primitive_site SLICE_X1Y51 SLICEL internal 25)
	)
	(tile 11 3 CLB_X2Y26 CENTER_SMALL 6
		(primitive_site RLL_X2Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y28 VCC internal 1)
		(primitive_site SLICE_X2Y50 SLICEM internal 32)
		(primitive_site SLICE_X2Y51 SLICEM internal 32)
		(primitive_site SLICE_X3Y50 SLICEL internal 25)
		(primitive_site SLICE_X3Y51 SLICEL internal 25)
	)
	(tile 11 4 BRAM0_SMALL_X3Y26 BRAM0_SMALL 2
		(primitive_site RLL_X3Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y28 VCC internal 1)
	)
	(tile 11 5 BRAMSITE2_X4Y26 BRAMSITE2 2
		(primitive_site RAMB16_X0Y5 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y5 MULT18X18SIO internal 115)
	)
	(tile 11 6 BRAM2_FEEDTHRU_X5Y26 BRAM2_FEEDTHRU 0
	)
	(tile 11 7 BRAM2_FEEDTHRU_X6Y26 BRAM2_FEEDTHRU 0
	)
	(tile 11 8 GCLKV_X6Y26 GCLKV 0
	)
	(tile 11 9 CLB_X7Y26 CENTER_SMALL 6
		(primitive_site RLL_X7Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y28 VCC internal 1)
		(primitive_site SLICE_X12Y50 SLICEM internal 32)
		(primitive_site SLICE_X12Y51 SLICEM internal 32)
		(primitive_site SLICE_X13Y50 SLICEL internal 25)
		(primitive_site SLICE_X13Y51 SLICEL internal 25)
	)
	(tile 11 10 CLB_X8Y26 CENTER_SMALL 6
		(primitive_site RLL_X8Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y28 VCC internal 1)
		(primitive_site SLICE_X14Y50 SLICEM internal 32)
		(primitive_site SLICE_X14Y51 SLICEM internal 32)
		(primitive_site SLICE_X15Y50 SLICEL internal 25)
		(primitive_site SLICE_X15Y51 SLICEL internal 25)
	)
	(tile 11 11 CLB_X9Y26 CENTER_SMALL 6
		(primitive_site RLL_X9Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y28 VCC internal 1)
		(primitive_site SLICE_X16Y50 SLICEM internal 32)
		(primitive_site SLICE_X16Y51 SLICEM internal 32)
		(primitive_site SLICE_X17Y50 SLICEL internal 25)
		(primitive_site SLICE_X17Y51 SLICEL internal 25)
	)
	(tile 11 12 CLB_X10Y26 CENTER_SMALL 6
		(primitive_site RLL_X10Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y28 VCC internal 1)
		(primitive_site SLICE_X18Y50 SLICEM internal 32)
		(primitive_site SLICE_X18Y51 SLICEM internal 32)
		(primitive_site SLICE_X19Y50 SLICEL internal 25)
		(primitive_site SLICE_X19Y51 SLICEL internal 25)
	)
	(tile 11 13 CLB_X11Y26 CENTER_SMALL 6
		(primitive_site RLL_X11Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y28 VCC internal 1)
		(primitive_site SLICE_X20Y50 SLICEM internal 32)
		(primitive_site SLICE_X20Y51 SLICEM internal 32)
		(primitive_site SLICE_X21Y50 SLICEL internal 25)
		(primitive_site SLICE_X21Y51 SLICEL internal 25)
	)
	(tile 11 14 CLB_X12Y26 CENTER_SMALL 6
		(primitive_site RLL_X12Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y28 VCC internal 1)
		(primitive_site SLICE_X22Y50 SLICEM internal 32)
		(primitive_site SLICE_X22Y51 SLICEM internal 32)
		(primitive_site SLICE_X23Y50 SLICEL internal 25)
		(primitive_site SLICE_X23Y51 SLICEL internal 25)
	)
	(tile 11 15 CLB_X13Y26 CENTER_SMALL 6
		(primitive_site RLL_X13Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y28 VCC internal 1)
		(primitive_site SLICE_X24Y50 SLICEM internal 32)
		(primitive_site SLICE_X24Y51 SLICEM internal 32)
		(primitive_site SLICE_X25Y50 SLICEL internal 25)
		(primitive_site SLICE_X25Y51 SLICEL internal 25)
	)
	(tile 11 16 CLKV_X13Y26 CLKV 0
	)
	(tile 11 17 CLB_X14Y26 CENTER_SMALL 6
		(primitive_site RLL_X14Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y28 VCC internal 1)
		(primitive_site SLICE_X26Y50 SLICEM internal 32)
		(primitive_site SLICE_X26Y51 SLICEM internal 32)
		(primitive_site SLICE_X27Y50 SLICEL internal 25)
		(primitive_site SLICE_X27Y51 SLICEL internal 25)
	)
	(tile 11 18 CLB_X15Y26 CENTER_SMALL 6
		(primitive_site RLL_X15Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y28 VCC internal 1)
		(primitive_site SLICE_X28Y50 SLICEM internal 32)
		(primitive_site SLICE_X28Y51 SLICEM internal 32)
		(primitive_site SLICE_X29Y50 SLICEL internal 25)
		(primitive_site SLICE_X29Y51 SLICEL internal 25)
	)
	(tile 11 19 CLB_X16Y26 CENTER_SMALL 6
		(primitive_site RLL_X16Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y28 VCC internal 1)
		(primitive_site SLICE_X30Y50 SLICEM internal 32)
		(primitive_site SLICE_X30Y51 SLICEM internal 32)
		(primitive_site SLICE_X31Y50 SLICEL internal 25)
		(primitive_site SLICE_X31Y51 SLICEL internal 25)
	)
	(tile 11 20 CLB_X17Y26 CENTER_SMALL 6
		(primitive_site RLL_X17Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y28 VCC internal 1)
		(primitive_site SLICE_X32Y50 SLICEM internal 32)
		(primitive_site SLICE_X32Y51 SLICEM internal 32)
		(primitive_site SLICE_X33Y50 SLICEL internal 25)
		(primitive_site SLICE_X33Y51 SLICEL internal 25)
	)
	(tile 11 21 CLB_X18Y26 CENTER_SMALL 6
		(primitive_site RLL_X18Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y28 VCC internal 1)
		(primitive_site SLICE_X34Y50 SLICEM internal 32)
		(primitive_site SLICE_X34Y51 SLICEM internal 32)
		(primitive_site SLICE_X35Y50 SLICEL internal 25)
		(primitive_site SLICE_X35Y51 SLICEL internal 25)
	)
	(tile 11 22 CLB_X19Y26 CENTER_SMALL 6
		(primitive_site RLL_X19Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y28 VCC internal 1)
		(primitive_site SLICE_X36Y50 SLICEM internal 32)
		(primitive_site SLICE_X36Y51 SLICEM internal 32)
		(primitive_site SLICE_X37Y50 SLICEL internal 25)
		(primitive_site SLICE_X37Y51 SLICEL internal 25)
	)
	(tile 11 23 CLB_X20Y26 CENTER_SMALL 6
		(primitive_site RLL_X20Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y28 VCC internal 1)
		(primitive_site SLICE_X38Y50 SLICEM internal 32)
		(primitive_site SLICE_X38Y51 SLICEM internal 32)
		(primitive_site SLICE_X39Y50 SLICEL internal 25)
		(primitive_site SLICE_X39Y51 SLICEL internal 25)
	)
	(tile 11 24 GCLKV_X20Y26 GCLKV 0
	)
	(tile 11 25 BRAM0_SMALL_X21Y26 BRAM0_SMALL 2
		(primitive_site RLL_X21Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y28 VCC internal 1)
	)
	(tile 11 26 BRAMSITE2_X22Y26 BRAMSITE2 2
		(primitive_site RAMB16_X1Y5 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y5 MULT18X18SIO internal 115)
	)
	(tile 11 27 BRAM2_FEEDTHRU_X23Y26 BRAM2_FEEDTHRU 0
	)
	(tile 11 28 BRAM2_FEEDTHRU_X24Y26 BRAM2_FEEDTHRU 0
	)
	(tile 11 29 CLB_X25Y26 CENTER_SMALL 6
		(primitive_site RLL_X25Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y28 VCC internal 1)
		(primitive_site SLICE_X48Y50 SLICEM internal 32)
		(primitive_site SLICE_X48Y51 SLICEM internal 32)
		(primitive_site SLICE_X49Y50 SLICEL internal 25)
		(primitive_site SLICE_X49Y51 SLICEL internal 25)
	)
	(tile 11 30 CLB_X26Y26 CENTER_SMALL 6
		(primitive_site RLL_X26Y26 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y28 VCC internal 1)
		(primitive_site SLICE_X50Y50 SLICEM internal 32)
		(primitive_site SLICE_X50Y51 SLICEM internal 32)
		(primitive_site SLICE_X51Y50 SLICEL internal 25)
		(primitive_site SLICE_X51Y51 SLICEL internal 25)
	)
	(tile 11 31 RIOIS_X27Y26 RIOIS 5
		(primitive_site VCC_X29Y28 VCC internal 1)
		(primitive_site RLL_X27Y26 RESERVED_LL internal 8)
		(primitive_site PAD55 DIFFM unbonded 29)
		(primitive_site PAD54 DIFFS unbonded 29)
		(primitive_site NOPAD49 IOB unbonded 29)
	)
	(tile 11 32 RTERM4_X27Y26 RTERM4 0
	)
	(tile 12 0 LTERM_X0Y25 LTERM 0
	)
	(tile 12 1 LIOIS_BRK_X0Y25 LIOIS_BRK 5
		(primitive_site VCC_X1Y27 VCC internal 1)
		(primitive_site RLL_X0Y25 RESERVED_LL internal 8)
		(primitive_site PAD161 DIFFM unbonded 29)
		(primitive_site PAD160 DIFFS unbonded 29)
		(primitive_site NOPAD171 IOB unbonded 29)
	)
	(tile 12 2 CLB_X1Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X1Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y27 VCC internal 1)
		(primitive_site SLICE_X0Y48 SLICEM internal 32)
		(primitive_site SLICE_X0Y49 SLICEM internal 32)
		(primitive_site SLICE_X1Y48 SLICEL internal 25)
		(primitive_site SLICE_X1Y49 SLICEL internal 25)
	)
	(tile 12 3 CLB_X2Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X2Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y27 VCC internal 1)
		(primitive_site SLICE_X2Y48 SLICEM internal 32)
		(primitive_site SLICE_X2Y49 SLICEM internal 32)
		(primitive_site SLICE_X3Y48 SLICEL internal 25)
		(primitive_site SLICE_X3Y49 SLICEL internal 25)
	)
	(tile 12 4 BRAM3_SMALL_BRK_X3Y25 BRAM3_SMALL_BRK 2
		(primitive_site RLL_X3Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y27 VCC internal 1)
	)
	(tile 12 5 EMPTY_BRAM_X4Y25 EMPTY_BRAM 0
	)
	(tile 12 6 EMPTY_BRAM_X5Y25 EMPTY_BRAM 0
	)
	(tile 12 7 EMPTY_BRAM_X6Y25 EMPTY_BRAM 0
	)
	(tile 12 8 GCLKV_X6Y25 GCLKV 0
	)
	(tile 12 9 CLB_X7Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X7Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y27 VCC internal 1)
		(primitive_site SLICE_X12Y48 SLICEM internal 32)
		(primitive_site SLICE_X12Y49 SLICEM internal 32)
		(primitive_site SLICE_X13Y48 SLICEL internal 25)
		(primitive_site SLICE_X13Y49 SLICEL internal 25)
	)
	(tile 12 10 CLB_X8Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X8Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y27 VCC internal 1)
		(primitive_site SLICE_X14Y48 SLICEM internal 32)
		(primitive_site SLICE_X14Y49 SLICEM internal 32)
		(primitive_site SLICE_X15Y48 SLICEL internal 25)
		(primitive_site SLICE_X15Y49 SLICEL internal 25)
	)
	(tile 12 11 CLB_X9Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X9Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y27 VCC internal 1)
		(primitive_site SLICE_X16Y48 SLICEM internal 32)
		(primitive_site SLICE_X16Y49 SLICEM internal 32)
		(primitive_site SLICE_X17Y48 SLICEL internal 25)
		(primitive_site SLICE_X17Y49 SLICEL internal 25)
	)
	(tile 12 12 CLB_X10Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X10Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y27 VCC internal 1)
		(primitive_site SLICE_X18Y48 SLICEM internal 32)
		(primitive_site SLICE_X18Y49 SLICEM internal 32)
		(primitive_site SLICE_X19Y48 SLICEL internal 25)
		(primitive_site SLICE_X19Y49 SLICEL internal 25)
	)
	(tile 12 13 CLB_X11Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X11Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y27 VCC internal 1)
		(primitive_site SLICE_X20Y48 SLICEM internal 32)
		(primitive_site SLICE_X20Y49 SLICEM internal 32)
		(primitive_site SLICE_X21Y48 SLICEL internal 25)
		(primitive_site SLICE_X21Y49 SLICEL internal 25)
	)
	(tile 12 14 CLB_X12Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X12Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y27 VCC internal 1)
		(primitive_site SLICE_X22Y48 SLICEM internal 32)
		(primitive_site SLICE_X22Y49 SLICEM internal 32)
		(primitive_site SLICE_X23Y48 SLICEL internal 25)
		(primitive_site SLICE_X23Y49 SLICEL internal 25)
	)
	(tile 12 15 CLB_X13Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X13Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y27 VCC internal 1)
		(primitive_site SLICE_X24Y48 SLICEM internal 32)
		(primitive_site SLICE_X24Y49 SLICEM internal 32)
		(primitive_site SLICE_X25Y48 SLICEL internal 25)
		(primitive_site SLICE_X25Y49 SLICEL internal 25)
	)
	(tile 12 16 CLKV_X13Y25 CLKV 0
	)
	(tile 12 17 CLB_X14Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X14Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y27 VCC internal 1)
		(primitive_site SLICE_X26Y48 SLICEM internal 32)
		(primitive_site SLICE_X26Y49 SLICEM internal 32)
		(primitive_site SLICE_X27Y48 SLICEL internal 25)
		(primitive_site SLICE_X27Y49 SLICEL internal 25)
	)
	(tile 12 18 CLB_X15Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X15Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y27 VCC internal 1)
		(primitive_site SLICE_X28Y48 SLICEM internal 32)
		(primitive_site SLICE_X28Y49 SLICEM internal 32)
		(primitive_site SLICE_X29Y48 SLICEL internal 25)
		(primitive_site SLICE_X29Y49 SLICEL internal 25)
	)
	(tile 12 19 CLB_X16Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X16Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y27 VCC internal 1)
		(primitive_site SLICE_X30Y48 SLICEM internal 32)
		(primitive_site SLICE_X30Y49 SLICEM internal 32)
		(primitive_site SLICE_X31Y48 SLICEL internal 25)
		(primitive_site SLICE_X31Y49 SLICEL internal 25)
	)
	(tile 12 20 CLB_X17Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X17Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y27 VCC internal 1)
		(primitive_site SLICE_X32Y48 SLICEM internal 32)
		(primitive_site SLICE_X32Y49 SLICEM internal 32)
		(primitive_site SLICE_X33Y48 SLICEL internal 25)
		(primitive_site SLICE_X33Y49 SLICEL internal 25)
	)
	(tile 12 21 CLB_X18Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X18Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y27 VCC internal 1)
		(primitive_site SLICE_X34Y48 SLICEM internal 32)
		(primitive_site SLICE_X34Y49 SLICEM internal 32)
		(primitive_site SLICE_X35Y48 SLICEL internal 25)
		(primitive_site SLICE_X35Y49 SLICEL internal 25)
	)
	(tile 12 22 CLB_X19Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X19Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y27 VCC internal 1)
		(primitive_site SLICE_X36Y48 SLICEM internal 32)
		(primitive_site SLICE_X36Y49 SLICEM internal 32)
		(primitive_site SLICE_X37Y48 SLICEL internal 25)
		(primitive_site SLICE_X37Y49 SLICEL internal 25)
	)
	(tile 12 23 CLB_X20Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X20Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y27 VCC internal 1)
		(primitive_site SLICE_X38Y48 SLICEM internal 32)
		(primitive_site SLICE_X38Y49 SLICEM internal 32)
		(primitive_site SLICE_X39Y48 SLICEL internal 25)
		(primitive_site SLICE_X39Y49 SLICEL internal 25)
	)
	(tile 12 24 GCLKV_X20Y25 GCLKV 0
	)
	(tile 12 25 BRAM3_SMALL_BRK_X21Y25 BRAM3_SMALL_BRK 2
		(primitive_site RLL_X21Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y27 VCC internal 1)
	)
	(tile 12 26 EMPTY_BRAM_X22Y25 EMPTY_BRAM 0
	)
	(tile 12 27 EMPTY_BRAM_X23Y25 EMPTY_BRAM 0
	)
	(tile 12 28 EMPTY_BRAM_X24Y25 EMPTY_BRAM 0
	)
	(tile 12 29 CLB_X25Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X25Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y27 VCC internal 1)
		(primitive_site SLICE_X48Y48 SLICEM internal 32)
		(primitive_site SLICE_X48Y49 SLICEM internal 32)
		(primitive_site SLICE_X49Y48 SLICEL internal 25)
		(primitive_site SLICE_X49Y49 SLICEL internal 25)
	)
	(tile 12 30 CLB_X26Y25 CENTER_SMALL_BRK 6
		(primitive_site RLL_X26Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y27 VCC internal 1)
		(primitive_site SLICE_X50Y48 SLICEM internal 32)
		(primitive_site SLICE_X50Y49 SLICEM internal 32)
		(primitive_site SLICE_X51Y48 SLICEL internal 25)
		(primitive_site SLICE_X51Y49 SLICEL internal 25)
	)
	(tile 12 31 RIBUFS_BRK_X27Y25 RIBUFS_BRK 5
		(primitive_site VCC_X29Y27 VCC internal 1)
		(primitive_site RLL_X27Y25 RESERVED_LL internal 8)
		(primitive_site NOPAD51 DIFFMI unbonded 29)
		(primitive_site NOPAD50 DIFFSI unbonded 29)
		(primitive_site IPAD56 IBUF unbonded 29)
	)
	(tile 12 32 RTERM_X27Y25 RTERM 0
	)
	(tile 13 0 LTERM_X0Y24 LTERM 0
	)
	(tile 13 1 LIOIS_X0Y24 LIOIS 5
		(primitive_site VCC_X1Y26 VCC internal 1)
		(primitive_site RLL_X0Y24 RESERVED_LL internal 8)
		(primitive_site NOPAD170 DIFFM unbonded 29)
		(primitive_site NOPAD169 DIFFS unbonded 29)
		(primitive_site NOPAD168 IOB unbonded 29)
	)
	(tile 13 2 CLB_X1Y24 CENTER_SMALL 6
		(primitive_site RLL_X1Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y26 VCC internal 1)
		(primitive_site SLICE_X0Y46 SLICEM internal 32)
		(primitive_site SLICE_X0Y47 SLICEM internal 32)
		(primitive_site SLICE_X1Y46 SLICEL internal 25)
		(primitive_site SLICE_X1Y47 SLICEL internal 25)
	)
	(tile 13 3 CLB_X2Y24 CENTER_SMALL 6
		(primitive_site RLL_X2Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y26 VCC internal 1)
		(primitive_site SLICE_X2Y46 SLICEM internal 32)
		(primitive_site SLICE_X2Y47 SLICEM internal 32)
		(primitive_site SLICE_X3Y46 SLICEL internal 25)
		(primitive_site SLICE_X3Y47 SLICEL internal 25)
	)
	(tile 13 4 BRAM2_SMALL_X3Y24 BRAM2_SMALL 2
		(primitive_site RLL_X3Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y26 VCC internal 1)
	)
	(tile 13 5 EMPTY_BRAM_X4Y24 EMPTY_BRAM 0
	)
	(tile 13 6 EMPTY_BRAM_X5Y24 EMPTY_BRAM 0
	)
	(tile 13 7 EMPTY_BRAM_X6Y24 EMPTY_BRAM 0
	)
	(tile 13 8 GCLKV_X6Y24 GCLKV 0
	)
	(tile 13 9 CLB_X7Y24 CENTER_SMALL 6
		(primitive_site RLL_X7Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y26 VCC internal 1)
		(primitive_site SLICE_X12Y46 SLICEM internal 32)
		(primitive_site SLICE_X12Y47 SLICEM internal 32)
		(primitive_site SLICE_X13Y46 SLICEL internal 25)
		(primitive_site SLICE_X13Y47 SLICEL internal 25)
	)
	(tile 13 10 CLB_X8Y24 CENTER_SMALL 6
		(primitive_site RLL_X8Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y26 VCC internal 1)
		(primitive_site SLICE_X14Y46 SLICEM internal 32)
		(primitive_site SLICE_X14Y47 SLICEM internal 32)
		(primitive_site SLICE_X15Y46 SLICEL internal 25)
		(primitive_site SLICE_X15Y47 SLICEL internal 25)
	)
	(tile 13 11 CLB_X9Y24 CENTER_SMALL 6
		(primitive_site RLL_X9Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y26 VCC internal 1)
		(primitive_site SLICE_X16Y46 SLICEM internal 32)
		(primitive_site SLICE_X16Y47 SLICEM internal 32)
		(primitive_site SLICE_X17Y46 SLICEL internal 25)
		(primitive_site SLICE_X17Y47 SLICEL internal 25)
	)
	(tile 13 12 CLB_X10Y24 CENTER_SMALL 6
		(primitive_site RLL_X10Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y26 VCC internal 1)
		(primitive_site SLICE_X18Y46 SLICEM internal 32)
		(primitive_site SLICE_X18Y47 SLICEM internal 32)
		(primitive_site SLICE_X19Y46 SLICEL internal 25)
		(primitive_site SLICE_X19Y47 SLICEL internal 25)
	)
	(tile 13 13 CLB_X11Y24 CENTER_SMALL 6
		(primitive_site RLL_X11Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y26 VCC internal 1)
		(primitive_site SLICE_X20Y46 SLICEM internal 32)
		(primitive_site SLICE_X20Y47 SLICEM internal 32)
		(primitive_site SLICE_X21Y46 SLICEL internal 25)
		(primitive_site SLICE_X21Y47 SLICEL internal 25)
	)
	(tile 13 14 CLB_X12Y24 CENTER_SMALL 6
		(primitive_site RLL_X12Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y26 VCC internal 1)
		(primitive_site SLICE_X22Y46 SLICEM internal 32)
		(primitive_site SLICE_X22Y47 SLICEM internal 32)
		(primitive_site SLICE_X23Y46 SLICEL internal 25)
		(primitive_site SLICE_X23Y47 SLICEL internal 25)
	)
	(tile 13 15 CLB_X13Y24 CENTER_SMALL 6
		(primitive_site RLL_X13Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y26 VCC internal 1)
		(primitive_site SLICE_X24Y46 SLICEM internal 32)
		(primitive_site SLICE_X24Y47 SLICEM internal 32)
		(primitive_site SLICE_X25Y46 SLICEL internal 25)
		(primitive_site SLICE_X25Y47 SLICEL internal 25)
	)
	(tile 13 16 CLKV_X13Y24 CLKV 0
	)
	(tile 13 17 CLB_X14Y24 CENTER_SMALL 6
		(primitive_site RLL_X14Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y26 VCC internal 1)
		(primitive_site SLICE_X26Y46 SLICEM internal 32)
		(primitive_site SLICE_X26Y47 SLICEM internal 32)
		(primitive_site SLICE_X27Y46 SLICEL internal 25)
		(primitive_site SLICE_X27Y47 SLICEL internal 25)
	)
	(tile 13 18 CLB_X15Y24 CENTER_SMALL 6
		(primitive_site RLL_X15Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y26 VCC internal 1)
		(primitive_site SLICE_X28Y46 SLICEM internal 32)
		(primitive_site SLICE_X28Y47 SLICEM internal 32)
		(primitive_site SLICE_X29Y46 SLICEL internal 25)
		(primitive_site SLICE_X29Y47 SLICEL internal 25)
	)
	(tile 13 19 CLB_X16Y24 CENTER_SMALL 6
		(primitive_site RLL_X16Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y26 VCC internal 1)
		(primitive_site SLICE_X30Y46 SLICEM internal 32)
		(primitive_site SLICE_X30Y47 SLICEM internal 32)
		(primitive_site SLICE_X31Y46 SLICEL internal 25)
		(primitive_site SLICE_X31Y47 SLICEL internal 25)
	)
	(tile 13 20 CLB_X17Y24 CENTER_SMALL 6
		(primitive_site RLL_X17Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y26 VCC internal 1)
		(primitive_site SLICE_X32Y46 SLICEM internal 32)
		(primitive_site SLICE_X32Y47 SLICEM internal 32)
		(primitive_site SLICE_X33Y46 SLICEL internal 25)
		(primitive_site SLICE_X33Y47 SLICEL internal 25)
	)
	(tile 13 21 CLB_X18Y24 CENTER_SMALL 6
		(primitive_site RLL_X18Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y26 VCC internal 1)
		(primitive_site SLICE_X34Y46 SLICEM internal 32)
		(primitive_site SLICE_X34Y47 SLICEM internal 32)
		(primitive_site SLICE_X35Y46 SLICEL internal 25)
		(primitive_site SLICE_X35Y47 SLICEL internal 25)
	)
	(tile 13 22 CLB_X19Y24 CENTER_SMALL 6
		(primitive_site RLL_X19Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y26 VCC internal 1)
		(primitive_site SLICE_X36Y46 SLICEM internal 32)
		(primitive_site SLICE_X36Y47 SLICEM internal 32)
		(primitive_site SLICE_X37Y46 SLICEL internal 25)
		(primitive_site SLICE_X37Y47 SLICEL internal 25)
	)
	(tile 13 23 CLB_X20Y24 CENTER_SMALL 6
		(primitive_site RLL_X20Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y26 VCC internal 1)
		(primitive_site SLICE_X38Y46 SLICEM internal 32)
		(primitive_site SLICE_X38Y47 SLICEM internal 32)
		(primitive_site SLICE_X39Y46 SLICEL internal 25)
		(primitive_site SLICE_X39Y47 SLICEL internal 25)
	)
	(tile 13 24 GCLKV_X20Y24 GCLKV 0
	)
	(tile 13 25 BRAM2_SMALL_X21Y24 BRAM2_SMALL 2
		(primitive_site RLL_X21Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y26 VCC internal 1)
	)
	(tile 13 26 EMPTY_BRAM_X22Y24 EMPTY_BRAM 0
	)
	(tile 13 27 EMPTY_BRAM_X23Y24 EMPTY_BRAM 0
	)
	(tile 13 28 EMPTY_BRAM_X24Y24 EMPTY_BRAM 0
	)
	(tile 13 29 CLB_X25Y24 CENTER_SMALL 6
		(primitive_site RLL_X25Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y26 VCC internal 1)
		(primitive_site SLICE_X48Y46 SLICEM internal 32)
		(primitive_site SLICE_X48Y47 SLICEM internal 32)
		(primitive_site SLICE_X49Y46 SLICEL internal 25)
		(primitive_site SLICE_X49Y47 SLICEL internal 25)
	)
	(tile 13 30 CLB_X26Y24 CENTER_SMALL 6
		(primitive_site RLL_X26Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y26 VCC internal 1)
		(primitive_site SLICE_X50Y46 SLICEM internal 32)
		(primitive_site SLICE_X50Y47 SLICEM internal 32)
		(primitive_site SLICE_X51Y46 SLICEL internal 25)
		(primitive_site SLICE_X51Y47 SLICEL internal 25)
	)
	(tile 13 31 RIOIS_X27Y24 RIOIS 5
		(primitive_site VCC_X29Y26 VCC internal 1)
		(primitive_site RLL_X27Y24 RESERVED_LL internal 8)
		(primitive_site PAD58 DIFFM unbonded 29)
		(primitive_site PAD57 DIFFS unbonded 29)
		(primitive_site NOPAD52 IOB unbonded 29)
	)
	(tile 13 32 RTERM_X27Y24 RTERM 0
	)
	(tile 14 0 LTERM_X0Y23 LTERM 0
	)
	(tile 14 1 LIOIS_X0Y23 LIOIS 5
		(primitive_site VCC_X1Y25 VCC internal 1)
		(primitive_site RLL_X0Y23 RESERVED_LL internal 8)
		(primitive_site PAD159 DIFFM unbonded 29)
		(primitive_site PAD158 DIFFS unbonded 29)
		(primitive_site NOPAD167 IOB unbonded 29)
	)
	(tile 14 2 CLB_X1Y23 CENTER_SMALL 6
		(primitive_site RLL_X1Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y25 VCC internal 1)
		(primitive_site SLICE_X0Y44 SLICEM internal 32)
		(primitive_site SLICE_X0Y45 SLICEM internal 32)
		(primitive_site SLICE_X1Y44 SLICEL internal 25)
		(primitive_site SLICE_X1Y45 SLICEL internal 25)
	)
	(tile 14 3 CLB_X2Y23 CENTER_SMALL 6
		(primitive_site RLL_X2Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y25 VCC internal 1)
		(primitive_site SLICE_X2Y44 SLICEM internal 32)
		(primitive_site SLICE_X2Y45 SLICEM internal 32)
		(primitive_site SLICE_X3Y44 SLICEL internal 25)
		(primitive_site SLICE_X3Y45 SLICEL internal 25)
	)
	(tile 14 4 BRAM1_SMALL_X3Y23 BRAM1_SMALL 2
		(primitive_site RLL_X3Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y25 VCC internal 1)
	)
	(tile 14 5 EMPTY_BRAM_X4Y23 EMPTY_BRAM 0
	)
	(tile 14 6 EMPTY_BRAM_X5Y23 EMPTY_BRAM 0
	)
	(tile 14 7 EMPTY_BRAM_X6Y23 EMPTY_BRAM 0
	)
	(tile 14 8 GCLKV_X6Y23 GCLKV 0
	)
	(tile 14 9 CLB_X7Y23 CENTER_SMALL 6
		(primitive_site RLL_X7Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y25 VCC internal 1)
		(primitive_site SLICE_X12Y44 SLICEM internal 32)
		(primitive_site SLICE_X12Y45 SLICEM internal 32)
		(primitive_site SLICE_X13Y44 SLICEL internal 25)
		(primitive_site SLICE_X13Y45 SLICEL internal 25)
	)
	(tile 14 10 CLB_X8Y23 CENTER_SMALL 6
		(primitive_site RLL_X8Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y25 VCC internal 1)
		(primitive_site SLICE_X14Y44 SLICEM internal 32)
		(primitive_site SLICE_X14Y45 SLICEM internal 32)
		(primitive_site SLICE_X15Y44 SLICEL internal 25)
		(primitive_site SLICE_X15Y45 SLICEL internal 25)
	)
	(tile 14 11 CLB_X9Y23 CENTER_SMALL 6
		(primitive_site RLL_X9Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y25 VCC internal 1)
		(primitive_site SLICE_X16Y44 SLICEM internal 32)
		(primitive_site SLICE_X16Y45 SLICEM internal 32)
		(primitive_site SLICE_X17Y44 SLICEL internal 25)
		(primitive_site SLICE_X17Y45 SLICEL internal 25)
	)
	(tile 14 12 CLB_X10Y23 CENTER_SMALL 6
		(primitive_site RLL_X10Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y25 VCC internal 1)
		(primitive_site SLICE_X18Y44 SLICEM internal 32)
		(primitive_site SLICE_X18Y45 SLICEM internal 32)
		(primitive_site SLICE_X19Y44 SLICEL internal 25)
		(primitive_site SLICE_X19Y45 SLICEL internal 25)
	)
	(tile 14 13 CLB_X11Y23 CENTER_SMALL 6
		(primitive_site RLL_X11Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y25 VCC internal 1)
		(primitive_site SLICE_X20Y44 SLICEM internal 32)
		(primitive_site SLICE_X20Y45 SLICEM internal 32)
		(primitive_site SLICE_X21Y44 SLICEL internal 25)
		(primitive_site SLICE_X21Y45 SLICEL internal 25)
	)
	(tile 14 14 CLB_X12Y23 CENTER_SMALL 6
		(primitive_site RLL_X12Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y25 VCC internal 1)
		(primitive_site SLICE_X22Y44 SLICEM internal 32)
		(primitive_site SLICE_X22Y45 SLICEM internal 32)
		(primitive_site SLICE_X23Y44 SLICEL internal 25)
		(primitive_site SLICE_X23Y45 SLICEL internal 25)
	)
	(tile 14 15 CLB_X13Y23 CENTER_SMALL 6
		(primitive_site RLL_X13Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y25 VCC internal 1)
		(primitive_site SLICE_X24Y44 SLICEM internal 32)
		(primitive_site SLICE_X24Y45 SLICEM internal 32)
		(primitive_site SLICE_X25Y44 SLICEL internal 25)
		(primitive_site SLICE_X25Y45 SLICEL internal 25)
	)
	(tile 14 16 CLKV_X13Y23 CLKV 0
	)
	(tile 14 17 CLB_X14Y23 CENTER_SMALL 6
		(primitive_site RLL_X14Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y25 VCC internal 1)
		(primitive_site SLICE_X26Y44 SLICEM internal 32)
		(primitive_site SLICE_X26Y45 SLICEM internal 32)
		(primitive_site SLICE_X27Y44 SLICEL internal 25)
		(primitive_site SLICE_X27Y45 SLICEL internal 25)
	)
	(tile 14 18 CLB_X15Y23 CENTER_SMALL 6
		(primitive_site RLL_X15Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y25 VCC internal 1)
		(primitive_site SLICE_X28Y44 SLICEM internal 32)
		(primitive_site SLICE_X28Y45 SLICEM internal 32)
		(primitive_site SLICE_X29Y44 SLICEL internal 25)
		(primitive_site SLICE_X29Y45 SLICEL internal 25)
	)
	(tile 14 19 CLB_X16Y23 CENTER_SMALL 6
		(primitive_site RLL_X16Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y25 VCC internal 1)
		(primitive_site SLICE_X30Y44 SLICEM internal 32)
		(primitive_site SLICE_X30Y45 SLICEM internal 32)
		(primitive_site SLICE_X31Y44 SLICEL internal 25)
		(primitive_site SLICE_X31Y45 SLICEL internal 25)
	)
	(tile 14 20 CLB_X17Y23 CENTER_SMALL 6
		(primitive_site RLL_X17Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y25 VCC internal 1)
		(primitive_site SLICE_X32Y44 SLICEM internal 32)
		(primitive_site SLICE_X32Y45 SLICEM internal 32)
		(primitive_site SLICE_X33Y44 SLICEL internal 25)
		(primitive_site SLICE_X33Y45 SLICEL internal 25)
	)
	(tile 14 21 CLB_X18Y23 CENTER_SMALL 6
		(primitive_site RLL_X18Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y25 VCC internal 1)
		(primitive_site SLICE_X34Y44 SLICEM internal 32)
		(primitive_site SLICE_X34Y45 SLICEM internal 32)
		(primitive_site SLICE_X35Y44 SLICEL internal 25)
		(primitive_site SLICE_X35Y45 SLICEL internal 25)
	)
	(tile 14 22 CLB_X19Y23 CENTER_SMALL 6
		(primitive_site RLL_X19Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y25 VCC internal 1)
		(primitive_site SLICE_X36Y44 SLICEM internal 32)
		(primitive_site SLICE_X36Y45 SLICEM internal 32)
		(primitive_site SLICE_X37Y44 SLICEL internal 25)
		(primitive_site SLICE_X37Y45 SLICEL internal 25)
	)
	(tile 14 23 CLB_X20Y23 CENTER_SMALL 6
		(primitive_site RLL_X20Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y25 VCC internal 1)
		(primitive_site SLICE_X38Y44 SLICEM internal 32)
		(primitive_site SLICE_X38Y45 SLICEM internal 32)
		(primitive_site SLICE_X39Y44 SLICEL internal 25)
		(primitive_site SLICE_X39Y45 SLICEL internal 25)
	)
	(tile 14 24 GCLKV_X20Y23 GCLKV 0
	)
	(tile 14 25 BRAM1_SMALL_X21Y23 BRAM1_SMALL 2
		(primitive_site RLL_X21Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y25 VCC internal 1)
	)
	(tile 14 26 EMPTY_BRAM_X22Y23 EMPTY_BRAM 0
	)
	(tile 14 27 EMPTY_BRAM_X23Y23 EMPTY_BRAM 0
	)
	(tile 14 28 EMPTY_BRAM_X24Y23 EMPTY_BRAM 0
	)
	(tile 14 29 CLB_X25Y23 CENTER_SMALL 6
		(primitive_site RLL_X25Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y25 VCC internal 1)
		(primitive_site SLICE_X48Y44 SLICEM internal 32)
		(primitive_site SLICE_X48Y45 SLICEM internal 32)
		(primitive_site SLICE_X49Y44 SLICEL internal 25)
		(primitive_site SLICE_X49Y45 SLICEL internal 25)
	)
	(tile 14 30 CLB_X26Y23 CENTER_SMALL 6
		(primitive_site RLL_X26Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y25 VCC internal 1)
		(primitive_site SLICE_X50Y44 SLICEM internal 32)
		(primitive_site SLICE_X50Y45 SLICEM internal 32)
		(primitive_site SLICE_X51Y44 SLICEL internal 25)
		(primitive_site SLICE_X51Y45 SLICEL internal 25)
	)
	(tile 14 31 RIOIS_X27Y23 RIOIS 5
		(primitive_site VCC_X29Y25 VCC internal 1)
		(primitive_site RLL_X27Y23 RESERVED_LL internal 8)
		(primitive_site NOPAD55 DIFFM unbonded 29)
		(primitive_site NOPAD54 DIFFS unbonded 29)
		(primitive_site NOPAD53 IOB unbonded 29)
	)
	(tile 14 32 RTERM_X27Y23 RTERM 0
	)
	(tile 15 0 LTERM4_X0Y22 LTERM4 0
	)
	(tile 15 1 LIBUFS_X0Y22 LIBUFS 5
		(primitive_site VCC_X1Y24 VCC internal 1)
		(primitive_site RLL_X0Y22 RESERVED_LL internal 8)
		(primitive_site NOPAD166 DIFFMI unbonded 29)
		(primitive_site NOPAD165 DIFFSI unbonded 29)
		(primitive_site IPAD157 IBUF unbonded 29)
	)
	(tile 15 2 CLB_X1Y22 CENTER_SMALL 6
		(primitive_site RLL_X1Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y24 VCC internal 1)
		(primitive_site SLICE_X0Y42 SLICEM internal 32)
		(primitive_site SLICE_X0Y43 SLICEM internal 32)
		(primitive_site SLICE_X1Y42 SLICEL internal 25)
		(primitive_site SLICE_X1Y43 SLICEL internal 25)
	)
	(tile 15 3 CLB_X2Y22 CENTER_SMALL 6
		(primitive_site RLL_X2Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y24 VCC internal 1)
		(primitive_site SLICE_X2Y42 SLICEM internal 32)
		(primitive_site SLICE_X2Y43 SLICEM internal 32)
		(primitive_site SLICE_X3Y42 SLICEL internal 25)
		(primitive_site SLICE_X3Y43 SLICEL internal 25)
	)
	(tile 15 4 BRAM0_SMALL_X3Y22 BRAM0_SMALL 2
		(primitive_site RLL_X3Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y24 VCC internal 1)
	)
	(tile 15 5 BRAMSITE2_BRK_X4Y22 BRAMSITE2_BRK 2
		(primitive_site RAMB16_X0Y4 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y4 MULT18X18SIO internal 115)
	)
	(tile 15 6 BRAM2_FEEDTHRU_BRK_X5Y22 BRAM2_FEEDTHRU_BRK 0
	)
	(tile 15 7 BRAM2_FEEDTHRU_BRK_X6Y22 BRAM2_FEEDTHRU_BRK 0
	)
	(tile 15 8 GCLKV_X6Y22 GCLKV 0
	)
	(tile 15 9 CLB_X7Y22 CENTER_SMALL 6
		(primitive_site RLL_X7Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y24 VCC internal 1)
		(primitive_site SLICE_X12Y42 SLICEM internal 32)
		(primitive_site SLICE_X12Y43 SLICEM internal 32)
		(primitive_site SLICE_X13Y42 SLICEL internal 25)
		(primitive_site SLICE_X13Y43 SLICEL internal 25)
	)
	(tile 15 10 CLB_X8Y22 CENTER_SMALL 6
		(primitive_site RLL_X8Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y24 VCC internal 1)
		(primitive_site SLICE_X14Y42 SLICEM internal 32)
		(primitive_site SLICE_X14Y43 SLICEM internal 32)
		(primitive_site SLICE_X15Y42 SLICEL internal 25)
		(primitive_site SLICE_X15Y43 SLICEL internal 25)
	)
	(tile 15 11 CLB_X9Y22 CENTER_SMALL 6
		(primitive_site RLL_X9Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y24 VCC internal 1)
		(primitive_site SLICE_X16Y42 SLICEM internal 32)
		(primitive_site SLICE_X16Y43 SLICEM internal 32)
		(primitive_site SLICE_X17Y42 SLICEL internal 25)
		(primitive_site SLICE_X17Y43 SLICEL internal 25)
	)
	(tile 15 12 CLB_X10Y22 CENTER_SMALL 6
		(primitive_site RLL_X10Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y24 VCC internal 1)
		(primitive_site SLICE_X18Y42 SLICEM internal 32)
		(primitive_site SLICE_X18Y43 SLICEM internal 32)
		(primitive_site SLICE_X19Y42 SLICEL internal 25)
		(primitive_site SLICE_X19Y43 SLICEL internal 25)
	)
	(tile 15 13 CLB_X11Y22 CENTER_SMALL 6
		(primitive_site RLL_X11Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y24 VCC internal 1)
		(primitive_site SLICE_X20Y42 SLICEM internal 32)
		(primitive_site SLICE_X20Y43 SLICEM internal 32)
		(primitive_site SLICE_X21Y42 SLICEL internal 25)
		(primitive_site SLICE_X21Y43 SLICEL internal 25)
	)
	(tile 15 14 CLB_X12Y22 CENTER_SMALL 6
		(primitive_site RLL_X12Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y24 VCC internal 1)
		(primitive_site SLICE_X22Y42 SLICEM internal 32)
		(primitive_site SLICE_X22Y43 SLICEM internal 32)
		(primitive_site SLICE_X23Y42 SLICEL internal 25)
		(primitive_site SLICE_X23Y43 SLICEL internal 25)
	)
	(tile 15 15 CLB_X13Y22 CENTER_SMALL 6
		(primitive_site RLL_X13Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y24 VCC internal 1)
		(primitive_site SLICE_X24Y42 SLICEM internal 32)
		(primitive_site SLICE_X24Y43 SLICEM internal 32)
		(primitive_site SLICE_X25Y42 SLICEL internal 25)
		(primitive_site SLICE_X25Y43 SLICEL internal 25)
	)
	(tile 15 16 CLKV_X13Y22 CLKV 0
	)
	(tile 15 17 CLB_X14Y22 CENTER_SMALL 6
		(primitive_site RLL_X14Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y24 VCC internal 1)
		(primitive_site SLICE_X26Y42 SLICEM internal 32)
		(primitive_site SLICE_X26Y43 SLICEM internal 32)
		(primitive_site SLICE_X27Y42 SLICEL internal 25)
		(primitive_site SLICE_X27Y43 SLICEL internal 25)
	)
	(tile 15 18 CLB_X15Y22 CENTER_SMALL 6
		(primitive_site RLL_X15Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y24 VCC internal 1)
		(primitive_site SLICE_X28Y42 SLICEM internal 32)
		(primitive_site SLICE_X28Y43 SLICEM internal 32)
		(primitive_site SLICE_X29Y42 SLICEL internal 25)
		(primitive_site SLICE_X29Y43 SLICEL internal 25)
	)
	(tile 15 19 CLB_X16Y22 CENTER_SMALL 6
		(primitive_site RLL_X16Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y24 VCC internal 1)
		(primitive_site SLICE_X30Y42 SLICEM internal 32)
		(primitive_site SLICE_X30Y43 SLICEM internal 32)
		(primitive_site SLICE_X31Y42 SLICEL internal 25)
		(primitive_site SLICE_X31Y43 SLICEL internal 25)
	)
	(tile 15 20 CLB_X17Y22 CENTER_SMALL 6
		(primitive_site RLL_X17Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y24 VCC internal 1)
		(primitive_site SLICE_X32Y42 SLICEM internal 32)
		(primitive_site SLICE_X32Y43 SLICEM internal 32)
		(primitive_site SLICE_X33Y42 SLICEL internal 25)
		(primitive_site SLICE_X33Y43 SLICEL internal 25)
	)
	(tile 15 21 CLB_X18Y22 CENTER_SMALL 6
		(primitive_site RLL_X18Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y24 VCC internal 1)
		(primitive_site SLICE_X34Y42 SLICEM internal 32)
		(primitive_site SLICE_X34Y43 SLICEM internal 32)
		(primitive_site SLICE_X35Y42 SLICEL internal 25)
		(primitive_site SLICE_X35Y43 SLICEL internal 25)
	)
	(tile 15 22 CLB_X19Y22 CENTER_SMALL 6
		(primitive_site RLL_X19Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y24 VCC internal 1)
		(primitive_site SLICE_X36Y42 SLICEM internal 32)
		(primitive_site SLICE_X36Y43 SLICEM internal 32)
		(primitive_site SLICE_X37Y42 SLICEL internal 25)
		(primitive_site SLICE_X37Y43 SLICEL internal 25)
	)
	(tile 15 23 CLB_X20Y22 CENTER_SMALL 6
		(primitive_site RLL_X20Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y24 VCC internal 1)
		(primitive_site SLICE_X38Y42 SLICEM internal 32)
		(primitive_site SLICE_X38Y43 SLICEM internal 32)
		(primitive_site SLICE_X39Y42 SLICEL internal 25)
		(primitive_site SLICE_X39Y43 SLICEL internal 25)
	)
	(tile 15 24 GCLKV_X20Y22 GCLKV 0
	)
	(tile 15 25 BRAM0_SMALL_X21Y22 BRAM0_SMALL 2
		(primitive_site RLL_X21Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y24 VCC internal 1)
	)
	(tile 15 26 BRAMSITE2_BRK_X22Y22 BRAMSITE2_BRK 2
		(primitive_site RAMB16_X1Y4 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y4 MULT18X18SIO internal 115)
	)
	(tile 15 27 BRAM2_FEEDTHRU_BRK_X23Y22 BRAM2_FEEDTHRU_BRK 0
	)
	(tile 15 28 BRAM2_FEEDTHRU_BRK_X24Y22 BRAM2_FEEDTHRU_BRK 0
	)
	(tile 15 29 CLB_X25Y22 CENTER_SMALL 6
		(primitive_site RLL_X25Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y24 VCC internal 1)
		(primitive_site SLICE_X48Y42 SLICEM internal 32)
		(primitive_site SLICE_X48Y43 SLICEM internal 32)
		(primitive_site SLICE_X49Y42 SLICEL internal 25)
		(primitive_site SLICE_X49Y43 SLICEL internal 25)
	)
	(tile 15 30 CLB_X26Y22 CENTER_SMALL 6
		(primitive_site RLL_X26Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y24 VCC internal 1)
		(primitive_site SLICE_X50Y42 SLICEM internal 32)
		(primitive_site SLICE_X50Y43 SLICEM internal 32)
		(primitive_site SLICE_X51Y42 SLICEL internal 25)
		(primitive_site SLICE_X51Y43 SLICEL internal 25)
	)
	(tile 15 31 RIOIS_X27Y22 RIOIS 5
		(primitive_site VCC_X29Y24 VCC internal 1)
		(primitive_site RLL_X27Y22 RESERVED_LL internal 8)
		(primitive_site P70 DIFFM bonded 29)
		(primitive_site P71 DIFFS bonded 29)
		(primitive_site NOPAD56 IOB unbonded 29)
	)
	(tile 15 32 RTERM4_X27Y22 RTERM4 0
	)
	(tile 16 0 EMPTY_GCLKH_X0Y21 EMPTY_GCLKH 0
	)
	(tile 16 1 GCLKH_PCI_CE_N_X0Y21 GCLKH_PCI_CE_N 1
		(primitive_site GLOBALSIG_X1Y4 GLOBALSIG internal 0)
	)
	(tile 16 2 GCLKH_X1Y21 GCLKH 1
		(primitive_site GLOBALSIG_X2Y4 GLOBALSIG internal 0)
	)
	(tile 16 3 GCLKH_X2Y21 GCLKH 1
		(primitive_site GLOBALSIG_X3Y4 GLOBALSIG internal 0)
	)
	(tile 16 4 GCLKH_X3Y21 GCLKH 1
		(primitive_site GLOBALSIG_X4Y4 GLOBALSIG internal 0)
	)
	(tile 16 5 BRAMSITE2_MID_GCLKH_X4Y21 BRAMSITE2_MID_GCLKH 1
		(primitive_site GLOBALSIG_X5Y4 GLOBALSIG internal 0)
	)
	(tile 16 6 BRAM2_MID_GCLKH_FEEDTHRU_X5Y21 BRAM2_MID_GCLKH_FEEDTHRU 1
		(primitive_site GLOBALSIG_X6Y4 GLOBALSIG internal 0)
	)
	(tile 16 7 BRAM2_MID_GCLKH_FEEDTHRUA_X6Y21 BRAM2_MID_GCLKH_FEEDTHRUA 1
		(primitive_site GLOBALSIG_X7Y4 GLOBALSIG internal 0)
	)
	(tile 16 8 GCLKVC_X6Y21 GCLKVC 0
	)
	(tile 16 9 GCLKH_X7Y21 GCLKH 1
		(primitive_site GLOBALSIG_X8Y4 GLOBALSIG internal 0)
	)
	(tile 16 10 GCLKH_X8Y21 GCLKH 1
		(primitive_site GLOBALSIG_X9Y4 GLOBALSIG internal 0)
	)
	(tile 16 11 GCLKH_X9Y21 GCLKH 1
		(primitive_site GLOBALSIG_X10Y4 GLOBALSIG internal 0)
	)
	(tile 16 12 GCLKH_X10Y21 GCLKH 1
		(primitive_site GLOBALSIG_X11Y4 GLOBALSIG internal 0)
	)
	(tile 16 13 GCLKH_X11Y21 GCLKH 1
		(primitive_site GLOBALSIG_X12Y4 GLOBALSIG internal 0)
	)
	(tile 16 14 GCLKH_X12Y21 GCLKH 1
		(primitive_site GLOBALSIG_X13Y4 GLOBALSIG internal 0)
	)
	(tile 16 15 GCLKH_X13Y21 GCLKH 1
		(primitive_site GLOBALSIG_X14Y4 GLOBALSIG internal 0)
	)
	(tile 16 16 CLKVC_X13Y21 CLKVC 0
	)
	(tile 16 17 GCLKH_X14Y21 GCLKH 1
		(primitive_site GLOBALSIG_X16Y4 GLOBALSIG internal 0)
	)
	(tile 16 18 GCLKH_X15Y21 GCLKH 1
		(primitive_site GLOBALSIG_X17Y4 GLOBALSIG internal 0)
	)
	(tile 16 19 GCLKH_X16Y21 GCLKH 1
		(primitive_site GLOBALSIG_X18Y4 GLOBALSIG internal 0)
	)
	(tile 16 20 GCLKH_X17Y21 GCLKH 1
		(primitive_site GLOBALSIG_X19Y4 GLOBALSIG internal 0)
	)
	(tile 16 21 GCLKH_X18Y21 GCLKH 1
		(primitive_site GLOBALSIG_X20Y4 GLOBALSIG internal 0)
	)
	(tile 16 22 GCLKH_X19Y21 GCLKH 1
		(primitive_site GLOBALSIG_X21Y4 GLOBALSIG internal 0)
	)
	(tile 16 23 GCLKH_X20Y21 GCLKH 1
		(primitive_site GLOBALSIG_X22Y4 GLOBALSIG internal 0)
	)
	(tile 16 24 GCLKVC_X20Y21 GCLKVC 0
	)
	(tile 16 25 GCLKH_X21Y21 GCLKH 1
		(primitive_site GLOBALSIG_X23Y4 GLOBALSIG internal 0)
	)
	(tile 16 26 BRAMSITE2_MID_GCLKH_X22Y21 BRAMSITE2_MID_GCLKH 1
		(primitive_site GLOBALSIG_X24Y4 GLOBALSIG internal 0)
	)
	(tile 16 27 BRAM2_MID_GCLKH_FEEDTHRU_X23Y21 BRAM2_MID_GCLKH_FEEDTHRU 1
		(primitive_site GLOBALSIG_X25Y4 GLOBALSIG internal 0)
	)
	(tile 16 28 BRAM2_MID_GCLKH_FEEDTHRUA_X24Y21 BRAM2_MID_GCLKH_FEEDTHRUA 1
		(primitive_site GLOBALSIG_X26Y4 GLOBALSIG internal 0)
	)
	(tile 16 29 GCLKH_X25Y21 GCLKH 1
		(primitive_site GLOBALSIG_X27Y4 GLOBALSIG internal 0)
	)
	(tile 16 30 GCLKH_X26Y21 GCLKH 1
		(primitive_site GLOBALSIG_X28Y4 GLOBALSIG internal 0)
	)
	(tile 16 31 GCLKH_PCI_CE_N_X27Y21 GCLKH_PCI_CE_N 1
		(primitive_site GLOBALSIG_X29Y4 GLOBALSIG internal 0)
	)
	(tile 16 32 EMPTY_GCLKH_X27Y21 EMPTY_GCLKH 0
	)
	(tile 17 0 LTERMCLK_X0Y21 LTERMCLK 0
	)
	(tile 17 1 LIOIS_PCI_X0Y21 LIOIS_PCI 5
		(primitive_site VCC_X1Y23 VCC internal 1)
		(primitive_site RLL_X0Y21 RESERVED_LL internal 8)
		(primitive_site P9 DIFFM bonded 29)
		(primitive_site P10 DIFFS bonded 29)
		(primitive_site NOPAD164 IOB unbonded 29)
	)
	(tile 17 2 CLB_X1Y21 CENTER_SMALL 6
		(primitive_site RLL_X1Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y23 VCC internal 1)
		(primitive_site SLICE_X0Y40 SLICEM internal 32)
		(primitive_site SLICE_X0Y41 SLICEM internal 32)
		(primitive_site SLICE_X1Y40 SLICEL internal 25)
		(primitive_site SLICE_X1Y41 SLICEL internal 25)
	)
	(tile 17 3 CLB_X2Y21 CENTER_SMALL 6
		(primitive_site RLL_X2Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y23 VCC internal 1)
		(primitive_site SLICE_X2Y40 SLICEM internal 32)
		(primitive_site SLICE_X2Y41 SLICEM internal 32)
		(primitive_site SLICE_X3Y40 SLICEL internal 25)
		(primitive_site SLICE_X3Y41 SLICEL internal 25)
	)
	(tile 17 4 BRAM3_SMALL_X3Y21 BRAM3_SMALL 2
		(primitive_site RLL_X3Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y23 VCC internal 1)
	)
	(tile 17 5 EMPTY_BRAM_X4Y21 EMPTY_BRAM 0
	)
	(tile 17 6 EMPTY_BRAM_X5Y21 EMPTY_BRAM 0
	)
	(tile 17 7 EMPTY_BRAM_X6Y21 EMPTY_BRAM 0
	)
	(tile 17 8 GCLKV_X6Y21 GCLKV 0
	)
	(tile 17 9 CLB_X7Y21 CENTER_SMALL 6
		(primitive_site RLL_X7Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y23 VCC internal 1)
		(primitive_site SLICE_X12Y40 SLICEM internal 32)
		(primitive_site SLICE_X12Y41 SLICEM internal 32)
		(primitive_site SLICE_X13Y40 SLICEL internal 25)
		(primitive_site SLICE_X13Y41 SLICEL internal 25)
	)
	(tile 17 10 CLB_X8Y21 CENTER_SMALL 6
		(primitive_site RLL_X8Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y23 VCC internal 1)
		(primitive_site SLICE_X14Y40 SLICEM internal 32)
		(primitive_site SLICE_X14Y41 SLICEM internal 32)
		(primitive_site SLICE_X15Y40 SLICEL internal 25)
		(primitive_site SLICE_X15Y41 SLICEL internal 25)
	)
	(tile 17 11 CLB_X9Y21 CENTER_SMALL 6
		(primitive_site RLL_X9Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y23 VCC internal 1)
		(primitive_site SLICE_X16Y40 SLICEM internal 32)
		(primitive_site SLICE_X16Y41 SLICEM internal 32)
		(primitive_site SLICE_X17Y40 SLICEL internal 25)
		(primitive_site SLICE_X17Y41 SLICEL internal 25)
	)
	(tile 17 12 CLB_X10Y21 CENTER_SMALL 6
		(primitive_site RLL_X10Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y23 VCC internal 1)
		(primitive_site SLICE_X18Y40 SLICEM internal 32)
		(primitive_site SLICE_X18Y41 SLICEM internal 32)
		(primitive_site SLICE_X19Y40 SLICEL internal 25)
		(primitive_site SLICE_X19Y41 SLICEL internal 25)
	)
	(tile 17 13 CLB_X11Y21 CENTER_SMALL 6
		(primitive_site RLL_X11Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y23 VCC internal 1)
		(primitive_site SLICE_X20Y40 SLICEM internal 32)
		(primitive_site SLICE_X20Y41 SLICEM internal 32)
		(primitive_site SLICE_X21Y40 SLICEL internal 25)
		(primitive_site SLICE_X21Y41 SLICEL internal 25)
	)
	(tile 17 14 CLB_X12Y21 CENTER_SMALL 6
		(primitive_site RLL_X12Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y23 VCC internal 1)
		(primitive_site SLICE_X22Y40 SLICEM internal 32)
		(primitive_site SLICE_X22Y41 SLICEM internal 32)
		(primitive_site SLICE_X23Y40 SLICEL internal 25)
		(primitive_site SLICE_X23Y41 SLICEL internal 25)
	)
	(tile 17 15 CLB_X13Y21 CENTER_SMALL 6
		(primitive_site RLL_X13Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y23 VCC internal 1)
		(primitive_site SLICE_X24Y40 SLICEM internal 32)
		(primitive_site SLICE_X24Y41 SLICEM internal 32)
		(primitive_site SLICE_X25Y40 SLICEL internal 25)
		(primitive_site SLICE_X25Y41 SLICEL internal 25)
	)
	(tile 17 16 CLKV_X13Y21 CLKV 0
	)
	(tile 17 17 CLB_X14Y21 CENTER_SMALL 6
		(primitive_site RLL_X14Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y23 VCC internal 1)
		(primitive_site SLICE_X26Y40 SLICEM internal 32)
		(primitive_site SLICE_X26Y41 SLICEM internal 32)
		(primitive_site SLICE_X27Y40 SLICEL internal 25)
		(primitive_site SLICE_X27Y41 SLICEL internal 25)
	)
	(tile 17 18 CLB_X15Y21 CENTER_SMALL 6
		(primitive_site RLL_X15Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y23 VCC internal 1)
		(primitive_site SLICE_X28Y40 SLICEM internal 32)
		(primitive_site SLICE_X28Y41 SLICEM internal 32)
		(primitive_site SLICE_X29Y40 SLICEL internal 25)
		(primitive_site SLICE_X29Y41 SLICEL internal 25)
	)
	(tile 17 19 CLB_X16Y21 CENTER_SMALL 6
		(primitive_site RLL_X16Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y23 VCC internal 1)
		(primitive_site SLICE_X30Y40 SLICEM internal 32)
		(primitive_site SLICE_X30Y41 SLICEM internal 32)
		(primitive_site SLICE_X31Y40 SLICEL internal 25)
		(primitive_site SLICE_X31Y41 SLICEL internal 25)
	)
	(tile 17 20 CLB_X17Y21 CENTER_SMALL 6
		(primitive_site RLL_X17Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y23 VCC internal 1)
		(primitive_site SLICE_X32Y40 SLICEM internal 32)
		(primitive_site SLICE_X32Y41 SLICEM internal 32)
		(primitive_site SLICE_X33Y40 SLICEL internal 25)
		(primitive_site SLICE_X33Y41 SLICEL internal 25)
	)
	(tile 17 21 CLB_X18Y21 CENTER_SMALL 6
		(primitive_site RLL_X18Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y23 VCC internal 1)
		(primitive_site SLICE_X34Y40 SLICEM internal 32)
		(primitive_site SLICE_X34Y41 SLICEM internal 32)
		(primitive_site SLICE_X35Y40 SLICEL internal 25)
		(primitive_site SLICE_X35Y41 SLICEL internal 25)
	)
	(tile 17 22 CLB_X19Y21 CENTER_SMALL 6
		(primitive_site RLL_X19Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y23 VCC internal 1)
		(primitive_site SLICE_X36Y40 SLICEM internal 32)
		(primitive_site SLICE_X36Y41 SLICEM internal 32)
		(primitive_site SLICE_X37Y40 SLICEL internal 25)
		(primitive_site SLICE_X37Y41 SLICEL internal 25)
	)
	(tile 17 23 CLB_X20Y21 CENTER_SMALL 6
		(primitive_site RLL_X20Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y23 VCC internal 1)
		(primitive_site SLICE_X38Y40 SLICEM internal 32)
		(primitive_site SLICE_X38Y41 SLICEM internal 32)
		(primitive_site SLICE_X39Y40 SLICEL internal 25)
		(primitive_site SLICE_X39Y41 SLICEL internal 25)
	)
	(tile 17 24 GCLKV_X20Y21 GCLKV 0
	)
	(tile 17 25 BRAM3_SMALL_X21Y21 BRAM3_SMALL 2
		(primitive_site RLL_X21Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y23 VCC internal 1)
	)
	(tile 17 26 EMPTY_BRAM_X22Y21 EMPTY_BRAM 0
	)
	(tile 17 27 EMPTY_BRAM_X23Y21 EMPTY_BRAM 0
	)
	(tile 17 28 EMPTY_BRAM_X24Y21 EMPTY_BRAM 0
	)
	(tile 17 29 CLB_X25Y21 CENTER_SMALL 6
		(primitive_site RLL_X25Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y23 VCC internal 1)
		(primitive_site SLICE_X48Y40 SLICEM internal 32)
		(primitive_site SLICE_X48Y41 SLICEM internal 32)
		(primitive_site SLICE_X49Y40 SLICEL internal 25)
		(primitive_site SLICE_X49Y41 SLICEL internal 25)
	)
	(tile 17 30 CLB_X26Y21 CENTER_SMALL 6
		(primitive_site RLL_X26Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y23 VCC internal 1)
		(primitive_site SLICE_X50Y40 SLICEM internal 32)
		(primitive_site SLICE_X50Y41 SLICEM internal 32)
		(primitive_site SLICE_X51Y40 SLICEL internal 25)
		(primitive_site SLICE_X51Y41 SLICEL internal 25)
	)
	(tile 17 31 RIBUFS_PCI_X27Y21 RIBUFS_PCI 5
		(primitive_site VCC_X29Y23 VCC internal 1)
		(primitive_site RLL_X27Y21 RESERVED_LL internal 8)
		(primitive_site NOPAD58 DIFFMI unbonded 29)
		(primitive_site NOPAD57 DIFFSI unbonded 29)
		(primitive_site P69 IBUF bonded 29)
	)
	(tile 17 32 RTERM_X27Y21 RTERM 0
	)
	(tile 18 0 LTERM_X0Y20 LTERM 0
	)
	(tile 18 1 LIOIS_PCI_X0Y20 LIOIS_PCI 5
		(primitive_site VCC_X1Y22 VCC internal 1)
		(primitive_site RLL_X0Y20 RESERVED_LL internal 8)
		(primitive_site NOPAD163 DIFFM unbonded 29)
		(primitive_site NOPAD162 DIFFS unbonded 29)
		(primitive_site NOPAD161 IOB unbonded 29)
	)
	(tile 18 2 CLB_X1Y20 CENTER_SMALL 6
		(primitive_site RLL_X1Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y22 VCC internal 1)
		(primitive_site SLICE_X0Y38 SLICEM internal 32)
		(primitive_site SLICE_X0Y39 SLICEM internal 32)
		(primitive_site SLICE_X1Y38 SLICEL internal 25)
		(primitive_site SLICE_X1Y39 SLICEL internal 25)
	)
	(tile 18 3 CLB_X2Y20 CENTER_SMALL 6
		(primitive_site RLL_X2Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y22 VCC internal 1)
		(primitive_site SLICE_X2Y38 SLICEM internal 32)
		(primitive_site SLICE_X2Y39 SLICEM internal 32)
		(primitive_site SLICE_X3Y38 SLICEL internal 25)
		(primitive_site SLICE_X3Y39 SLICEL internal 25)
	)
	(tile 18 4 BRAM2_SMALL_X3Y20 BRAM2_SMALL 2
		(primitive_site RLL_X3Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y22 VCC internal 1)
	)
	(tile 18 5 EMPTY_BRAM_X4Y20 EMPTY_BRAM 0
	)
	(tile 18 6 EMPTY_BRAM_X5Y20 EMPTY_BRAM 0
	)
	(tile 18 7 EMPTY_BRAM_X6Y20 EMPTY_BRAM 0
	)
	(tile 18 8 GCLKV_X6Y20 GCLKV 0
	)
	(tile 18 9 CLB_X7Y20 CENTER_SMALL 6
		(primitive_site RLL_X7Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y22 VCC internal 1)
		(primitive_site SLICE_X12Y38 SLICEM internal 32)
		(primitive_site SLICE_X12Y39 SLICEM internal 32)
		(primitive_site SLICE_X13Y38 SLICEL internal 25)
		(primitive_site SLICE_X13Y39 SLICEL internal 25)
	)
	(tile 18 10 CLB_X8Y20 CENTER_SMALL 6
		(primitive_site RLL_X8Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y22 VCC internal 1)
		(primitive_site SLICE_X14Y38 SLICEM internal 32)
		(primitive_site SLICE_X14Y39 SLICEM internal 32)
		(primitive_site SLICE_X15Y38 SLICEL internal 25)
		(primitive_site SLICE_X15Y39 SLICEL internal 25)
	)
	(tile 18 11 CLB_X9Y20 CENTER_SMALL 6
		(primitive_site RLL_X9Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y22 VCC internal 1)
		(primitive_site SLICE_X16Y38 SLICEM internal 32)
		(primitive_site SLICE_X16Y39 SLICEM internal 32)
		(primitive_site SLICE_X17Y38 SLICEL internal 25)
		(primitive_site SLICE_X17Y39 SLICEL internal 25)
	)
	(tile 18 12 CLB_X10Y20 CENTER_SMALL 6
		(primitive_site RLL_X10Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y22 VCC internal 1)
		(primitive_site SLICE_X18Y38 SLICEM internal 32)
		(primitive_site SLICE_X18Y39 SLICEM internal 32)
		(primitive_site SLICE_X19Y38 SLICEL internal 25)
		(primitive_site SLICE_X19Y39 SLICEL internal 25)
	)
	(tile 18 13 CLB_X11Y20 CENTER_SMALL 6
		(primitive_site RLL_X11Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y22 VCC internal 1)
		(primitive_site SLICE_X20Y38 SLICEM internal 32)
		(primitive_site SLICE_X20Y39 SLICEM internal 32)
		(primitive_site SLICE_X21Y38 SLICEL internal 25)
		(primitive_site SLICE_X21Y39 SLICEL internal 25)
	)
	(tile 18 14 CLB_X12Y20 CENTER_SMALL 6
		(primitive_site RLL_X12Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y22 VCC internal 1)
		(primitive_site SLICE_X22Y38 SLICEM internal 32)
		(primitive_site SLICE_X22Y39 SLICEM internal 32)
		(primitive_site SLICE_X23Y38 SLICEL internal 25)
		(primitive_site SLICE_X23Y39 SLICEL internal 25)
	)
	(tile 18 15 CLB_X13Y20 CENTER_SMALL 6
		(primitive_site RLL_X13Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y22 VCC internal 1)
		(primitive_site SLICE_X24Y38 SLICEM internal 32)
		(primitive_site SLICE_X24Y39 SLICEM internal 32)
		(primitive_site SLICE_X25Y38 SLICEL internal 25)
		(primitive_site SLICE_X25Y39 SLICEL internal 25)
	)
	(tile 18 16 CLKV_X13Y20 CLKV 0
	)
	(tile 18 17 CLB_X14Y20 CENTER_SMALL 6
		(primitive_site RLL_X14Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y22 VCC internal 1)
		(primitive_site SLICE_X26Y38 SLICEM internal 32)
		(primitive_site SLICE_X26Y39 SLICEM internal 32)
		(primitive_site SLICE_X27Y38 SLICEL internal 25)
		(primitive_site SLICE_X27Y39 SLICEL internal 25)
	)
	(tile 18 18 CLB_X15Y20 CENTER_SMALL 6
		(primitive_site RLL_X15Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y22 VCC internal 1)
		(primitive_site SLICE_X28Y38 SLICEM internal 32)
		(primitive_site SLICE_X28Y39 SLICEM internal 32)
		(primitive_site SLICE_X29Y38 SLICEL internal 25)
		(primitive_site SLICE_X29Y39 SLICEL internal 25)
	)
	(tile 18 19 CLB_X16Y20 CENTER_SMALL 6
		(primitive_site RLL_X16Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y22 VCC internal 1)
		(primitive_site SLICE_X30Y38 SLICEM internal 32)
		(primitive_site SLICE_X30Y39 SLICEM internal 32)
		(primitive_site SLICE_X31Y38 SLICEL internal 25)
		(primitive_site SLICE_X31Y39 SLICEL internal 25)
	)
	(tile 18 20 CLB_X17Y20 CENTER_SMALL 6
		(primitive_site RLL_X17Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y22 VCC internal 1)
		(primitive_site SLICE_X32Y38 SLICEM internal 32)
		(primitive_site SLICE_X32Y39 SLICEM internal 32)
		(primitive_site SLICE_X33Y38 SLICEL internal 25)
		(primitive_site SLICE_X33Y39 SLICEL internal 25)
	)
	(tile 18 21 CLB_X18Y20 CENTER_SMALL 6
		(primitive_site RLL_X18Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y22 VCC internal 1)
		(primitive_site SLICE_X34Y38 SLICEM internal 32)
		(primitive_site SLICE_X34Y39 SLICEM internal 32)
		(primitive_site SLICE_X35Y38 SLICEL internal 25)
		(primitive_site SLICE_X35Y39 SLICEL internal 25)
	)
	(tile 18 22 CLB_X19Y20 CENTER_SMALL 6
		(primitive_site RLL_X19Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y22 VCC internal 1)
		(primitive_site SLICE_X36Y38 SLICEM internal 32)
		(primitive_site SLICE_X36Y39 SLICEM internal 32)
		(primitive_site SLICE_X37Y38 SLICEL internal 25)
		(primitive_site SLICE_X37Y39 SLICEL internal 25)
	)
	(tile 18 23 CLB_X20Y20 CENTER_SMALL 6
		(primitive_site RLL_X20Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y22 VCC internal 1)
		(primitive_site SLICE_X38Y38 SLICEM internal 32)
		(primitive_site SLICE_X38Y39 SLICEM internal 32)
		(primitive_site SLICE_X39Y38 SLICEL internal 25)
		(primitive_site SLICE_X39Y39 SLICEL internal 25)
	)
	(tile 18 24 GCLKV_X20Y20 GCLKV 0
	)
	(tile 18 25 BRAM2_SMALL_X21Y20 BRAM2_SMALL 2
		(primitive_site RLL_X21Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y22 VCC internal 1)
	)
	(tile 18 26 EMPTY_BRAM_X22Y20 EMPTY_BRAM 0
	)
	(tile 18 27 EMPTY_BRAM_X23Y20 EMPTY_BRAM 0
	)
	(tile 18 28 EMPTY_BRAM_X24Y20 EMPTY_BRAM 0
	)
	(tile 18 29 CLB_X25Y20 CENTER_SMALL 6
		(primitive_site RLL_X25Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y22 VCC internal 1)
		(primitive_site SLICE_X48Y38 SLICEM internal 32)
		(primitive_site SLICE_X48Y39 SLICEM internal 32)
		(primitive_site SLICE_X49Y38 SLICEL internal 25)
		(primitive_site SLICE_X49Y39 SLICEL internal 25)
	)
	(tile 18 30 CLB_X26Y20 CENTER_SMALL 6
		(primitive_site RLL_X26Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y22 VCC internal 1)
		(primitive_site SLICE_X50Y38 SLICEM internal 32)
		(primitive_site SLICE_X50Y39 SLICEM internal 32)
		(primitive_site SLICE_X51Y38 SLICEL internal 25)
		(primitive_site SLICE_X51Y39 SLICEL internal 25)
	)
	(tile 18 31 RIOIS_PCI_X27Y20 RIOIS_PCI 5
		(primitive_site VCC_X29Y22 VCC internal 1)
		(primitive_site RLL_X27Y20 RESERVED_LL internal 8)
		(primitive_site P67 DIFFM bonded 29)
		(primitive_site P68 DIFFS bonded 29)
		(primitive_site NOPAD59 IOB unbonded 29)
	)
	(tile 18 32 RTERMCLKA_X27Y20 RTERMCLKA 0
	)
	(tile 19 0 LTERMCLKA_X0Y19 LTERMCLKA 0
	)
	(tile 19 1 LIOIS_PCI_X0Y19 LIOIS_PCI 5
		(primitive_site VCC_X1Y21 VCC internal 1)
		(primitive_site RLL_X0Y19 RESERVED_LL internal 8)
		(primitive_site P11 DIFFM bonded 29)
		(primitive_site P12 DIFFS bonded 29)
		(primitive_site NOPAD160 IOB unbonded 29)
	)
	(tile 19 2 CLB_X1Y19 CENTER_SMALL 6
		(primitive_site RLL_X1Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y21 VCC internal 1)
		(primitive_site SLICE_X0Y36 SLICEM internal 32)
		(primitive_site SLICE_X0Y37 SLICEM internal 32)
		(primitive_site SLICE_X1Y36 SLICEL internal 25)
		(primitive_site SLICE_X1Y37 SLICEL internal 25)
	)
	(tile 19 3 CLB_X2Y19 CENTER_SMALL 6
		(primitive_site RLL_X2Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y21 VCC internal 1)
		(primitive_site SLICE_X2Y36 SLICEM internal 32)
		(primitive_site SLICE_X2Y37 SLICEM internal 32)
		(primitive_site SLICE_X3Y36 SLICEL internal 25)
		(primitive_site SLICE_X3Y37 SLICEL internal 25)
	)
	(tile 19 4 BRAM1_SMALL_X3Y19 BRAM1_SMALL 2
		(primitive_site RLL_X3Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y21 VCC internal 1)
	)
	(tile 19 5 EMPTY_BRAM_X4Y19 EMPTY_BRAM 0
	)
	(tile 19 6 EMPTY_BRAM_X5Y19 EMPTY_BRAM 0
	)
	(tile 19 7 EMPTY_BRAM_X6Y19 EMPTY_BRAM 0
	)
	(tile 19 8 GCLKV_X6Y19 GCLKV 0
	)
	(tile 19 9 CLB_X7Y19 CENTER_SMALL 6
		(primitive_site RLL_X7Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y21 VCC internal 1)
		(primitive_site SLICE_X12Y36 SLICEM internal 32)
		(primitive_site SLICE_X12Y37 SLICEM internal 32)
		(primitive_site SLICE_X13Y36 SLICEL internal 25)
		(primitive_site SLICE_X13Y37 SLICEL internal 25)
	)
	(tile 19 10 CLB_X8Y19 CENTER_SMALL 6
		(primitive_site RLL_X8Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y21 VCC internal 1)
		(primitive_site SLICE_X14Y36 SLICEM internal 32)
		(primitive_site SLICE_X14Y37 SLICEM internal 32)
		(primitive_site SLICE_X15Y36 SLICEL internal 25)
		(primitive_site SLICE_X15Y37 SLICEL internal 25)
	)
	(tile 19 11 CLB_X9Y19 CENTER_SMALL 6
		(primitive_site RLL_X9Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y21 VCC internal 1)
		(primitive_site SLICE_X16Y36 SLICEM internal 32)
		(primitive_site SLICE_X16Y37 SLICEM internal 32)
		(primitive_site SLICE_X17Y36 SLICEL internal 25)
		(primitive_site SLICE_X17Y37 SLICEL internal 25)
	)
	(tile 19 12 CLB_X10Y19 CENTER_SMALL 6
		(primitive_site RLL_X10Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y21 VCC internal 1)
		(primitive_site SLICE_X18Y36 SLICEM internal 32)
		(primitive_site SLICE_X18Y37 SLICEM internal 32)
		(primitive_site SLICE_X19Y36 SLICEL internal 25)
		(primitive_site SLICE_X19Y37 SLICEL internal 25)
	)
	(tile 19 13 CLB_X11Y19 CENTER_SMALL 6
		(primitive_site RLL_X11Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y21 VCC internal 1)
		(primitive_site SLICE_X20Y36 SLICEM internal 32)
		(primitive_site SLICE_X20Y37 SLICEM internal 32)
		(primitive_site SLICE_X21Y36 SLICEL internal 25)
		(primitive_site SLICE_X21Y37 SLICEL internal 25)
	)
	(tile 19 14 CLB_X12Y19 CENTER_SMALL 6
		(primitive_site RLL_X12Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y21 VCC internal 1)
		(primitive_site SLICE_X22Y36 SLICEM internal 32)
		(primitive_site SLICE_X22Y37 SLICEM internal 32)
		(primitive_site SLICE_X23Y36 SLICEL internal 25)
		(primitive_site SLICE_X23Y37 SLICEL internal 25)
	)
	(tile 19 15 CLB_X13Y19 CENTER_SMALL 6
		(primitive_site RLL_X13Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y21 VCC internal 1)
		(primitive_site SLICE_X24Y36 SLICEM internal 32)
		(primitive_site SLICE_X24Y37 SLICEM internal 32)
		(primitive_site SLICE_X25Y36 SLICEL internal 25)
		(primitive_site SLICE_X25Y37 SLICEL internal 25)
	)
	(tile 19 16 CLKV_X13Y19 CLKV 0
	)
	(tile 19 17 CLB_X14Y19 CENTER_SMALL 6
		(primitive_site RLL_X14Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y21 VCC internal 1)
		(primitive_site SLICE_X26Y36 SLICEM internal 32)
		(primitive_site SLICE_X26Y37 SLICEM internal 32)
		(primitive_site SLICE_X27Y36 SLICEL internal 25)
		(primitive_site SLICE_X27Y37 SLICEL internal 25)
	)
	(tile 19 18 CLB_X15Y19 CENTER_SMALL 6
		(primitive_site RLL_X15Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y21 VCC internal 1)
		(primitive_site SLICE_X28Y36 SLICEM internal 32)
		(primitive_site SLICE_X28Y37 SLICEM internal 32)
		(primitive_site SLICE_X29Y36 SLICEL internal 25)
		(primitive_site SLICE_X29Y37 SLICEL internal 25)
	)
	(tile 19 19 CLB_X16Y19 CENTER_SMALL 6
		(primitive_site RLL_X16Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y21 VCC internal 1)
		(primitive_site SLICE_X30Y36 SLICEM internal 32)
		(primitive_site SLICE_X30Y37 SLICEM internal 32)
		(primitive_site SLICE_X31Y36 SLICEL internal 25)
		(primitive_site SLICE_X31Y37 SLICEL internal 25)
	)
	(tile 19 20 CLB_X17Y19 CENTER_SMALL 6
		(primitive_site RLL_X17Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y21 VCC internal 1)
		(primitive_site SLICE_X32Y36 SLICEM internal 32)
		(primitive_site SLICE_X32Y37 SLICEM internal 32)
		(primitive_site SLICE_X33Y36 SLICEL internal 25)
		(primitive_site SLICE_X33Y37 SLICEL internal 25)
	)
	(tile 19 21 CLB_X18Y19 CENTER_SMALL 6
		(primitive_site RLL_X18Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y21 VCC internal 1)
		(primitive_site SLICE_X34Y36 SLICEM internal 32)
		(primitive_site SLICE_X34Y37 SLICEM internal 32)
		(primitive_site SLICE_X35Y36 SLICEL internal 25)
		(primitive_site SLICE_X35Y37 SLICEL internal 25)
	)
	(tile 19 22 CLB_X19Y19 CENTER_SMALL 6
		(primitive_site RLL_X19Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y21 VCC internal 1)
		(primitive_site SLICE_X36Y36 SLICEM internal 32)
		(primitive_site SLICE_X36Y37 SLICEM internal 32)
		(primitive_site SLICE_X37Y36 SLICEL internal 25)
		(primitive_site SLICE_X37Y37 SLICEL internal 25)
	)
	(tile 19 23 CLB_X20Y19 CENTER_SMALL 6
		(primitive_site RLL_X20Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y21 VCC internal 1)
		(primitive_site SLICE_X38Y36 SLICEM internal 32)
		(primitive_site SLICE_X38Y37 SLICEM internal 32)
		(primitive_site SLICE_X39Y36 SLICEL internal 25)
		(primitive_site SLICE_X39Y37 SLICEL internal 25)
	)
	(tile 19 24 GCLKV_X20Y19 GCLKV 0
	)
	(tile 19 25 BRAM1_SMALL_X21Y19 BRAM1_SMALL 2
		(primitive_site RLL_X21Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y21 VCC internal 1)
	)
	(tile 19 26 EMPTY_BRAM_X22Y19 EMPTY_BRAM 0
	)
	(tile 19 27 EMPTY_BRAM_X23Y19 EMPTY_BRAM 0
	)
	(tile 19 28 EMPTY_BRAM_X24Y19 EMPTY_BRAM 0
	)
	(tile 19 29 CLB_X25Y19 CENTER_SMALL 6
		(primitive_site RLL_X25Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y21 VCC internal 1)
		(primitive_site SLICE_X48Y36 SLICEM internal 32)
		(primitive_site SLICE_X48Y37 SLICEM internal 32)
		(primitive_site SLICE_X49Y36 SLICEL internal 25)
		(primitive_site SLICE_X49Y37 SLICEL internal 25)
	)
	(tile 19 30 CLB_X26Y19 CENTER_SMALL 6
		(primitive_site RLL_X26Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y21 VCC internal 1)
		(primitive_site SLICE_X50Y36 SLICEM internal 32)
		(primitive_site SLICE_X50Y37 SLICEM internal 32)
		(primitive_site SLICE_X51Y36 SLICEL internal 25)
		(primitive_site SLICE_X51Y37 SLICEL internal 25)
	)
	(tile 19 31 RIOIS_PCI_X27Y19 RIOIS_PCI 5
		(primitive_site VCC_X29Y21 VCC internal 1)
		(primitive_site RLL_X27Y19 RESERVED_LL internal 8)
		(primitive_site NOPAD62 DIFFM unbonded 29)
		(primitive_site NOPAD61 DIFFS unbonded 29)
		(primitive_site NOPAD60 IOB unbonded 29)
	)
	(tile 19 32 RTERM_X27Y19 RTERM 0
	)
	(tile 20 0 LTERM4CLK_X0Y18 LTERM4CLK 0
	)
	(tile 20 1 LIBUFS_CLK_PCI_X0Y18 LIBUFS_CLK_PCI 5
		(primitive_site VCC_X1Y20 VCC internal 1)
		(primitive_site RLL_X0Y18 RESERVED_LL internal 8)
		(primitive_site NOPAD159 DIFFMI unbonded 29)
		(primitive_site NOPAD158 DIFFSI unbonded 29)
		(primitive_site P13 IBUF bonded 29)
	)
	(tile 20 2 CLB_X1Y18 CENTER_SMALL 6
		(primitive_site RLL_X1Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y20 VCC internal 1)
		(primitive_site SLICE_X0Y34 SLICEM internal 32)
		(primitive_site SLICE_X0Y35 SLICEM internal 32)
		(primitive_site SLICE_X1Y34 SLICEL internal 25)
		(primitive_site SLICE_X1Y35 SLICEL internal 25)
	)
	(tile 20 3 CLB_X2Y18 CENTER_SMALL 6
		(primitive_site RLL_X2Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y20 VCC internal 1)
		(primitive_site SLICE_X2Y34 SLICEM internal 32)
		(primitive_site SLICE_X2Y35 SLICEM internal 32)
		(primitive_site SLICE_X3Y34 SLICEL internal 25)
		(primitive_site SLICE_X3Y35 SLICEL internal 25)
	)
	(tile 20 4 BRAM0_SMALL_X3Y18 BRAM0_SMALL 2
		(primitive_site RLL_X3Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y20 VCC internal 1)
	)
	(tile 20 5 BRAMSITE2_X4Y18 BRAMSITE2 2
		(primitive_site RAMB16_X0Y3 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y3 MULT18X18SIO internal 115)
	)
	(tile 20 6 BRAM2_FEEDTHRU_X5Y18 BRAM2_FEEDTHRU 0
	)
	(tile 20 7 BRAM2_FEEDTHRU_X6Y18 BRAM2_FEEDTHRU 0
	)
	(tile 20 8 GCLKV_X6Y18 GCLKV 0
	)
	(tile 20 9 CLB_X7Y18 CENTER_SMALL 6
		(primitive_site RLL_X7Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y20 VCC internal 1)
		(primitive_site SLICE_X12Y34 SLICEM internal 32)
		(primitive_site SLICE_X12Y35 SLICEM internal 32)
		(primitive_site SLICE_X13Y34 SLICEL internal 25)
		(primitive_site SLICE_X13Y35 SLICEL internal 25)
	)
	(tile 20 10 CLB_X8Y18 CENTER_SMALL 6
		(primitive_site RLL_X8Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y20 VCC internal 1)
		(primitive_site SLICE_X14Y34 SLICEM internal 32)
		(primitive_site SLICE_X14Y35 SLICEM internal 32)
		(primitive_site SLICE_X15Y34 SLICEL internal 25)
		(primitive_site SLICE_X15Y35 SLICEL internal 25)
	)
	(tile 20 11 CLB_X9Y18 CENTER_SMALL 6
		(primitive_site RLL_X9Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y20 VCC internal 1)
		(primitive_site SLICE_X16Y34 SLICEM internal 32)
		(primitive_site SLICE_X16Y35 SLICEM internal 32)
		(primitive_site SLICE_X17Y34 SLICEL internal 25)
		(primitive_site SLICE_X17Y35 SLICEL internal 25)
	)
	(tile 20 12 CLB_X10Y18 CENTER_SMALL 6
		(primitive_site RLL_X10Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y20 VCC internal 1)
		(primitive_site SLICE_X18Y34 SLICEM internal 32)
		(primitive_site SLICE_X18Y35 SLICEM internal 32)
		(primitive_site SLICE_X19Y34 SLICEL internal 25)
		(primitive_site SLICE_X19Y35 SLICEL internal 25)
	)
	(tile 20 13 CLB_X11Y18 CENTER_SMALL 6
		(primitive_site RLL_X11Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y20 VCC internal 1)
		(primitive_site SLICE_X20Y34 SLICEM internal 32)
		(primitive_site SLICE_X20Y35 SLICEM internal 32)
		(primitive_site SLICE_X21Y34 SLICEL internal 25)
		(primitive_site SLICE_X21Y35 SLICEL internal 25)
	)
	(tile 20 14 CLB_X12Y18 CENTER_SMALL 6
		(primitive_site RLL_X12Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y20 VCC internal 1)
		(primitive_site SLICE_X22Y34 SLICEM internal 32)
		(primitive_site SLICE_X22Y35 SLICEM internal 32)
		(primitive_site SLICE_X23Y34 SLICEL internal 25)
		(primitive_site SLICE_X23Y35 SLICEL internal 25)
	)
	(tile 20 15 CLB_X13Y18 CENTER_SMALL 6
		(primitive_site RLL_X13Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y20 VCC internal 1)
		(primitive_site SLICE_X24Y34 SLICEM internal 32)
		(primitive_site SLICE_X24Y35 SLICEM internal 32)
		(primitive_site SLICE_X25Y34 SLICEL internal 25)
		(primitive_site SLICE_X25Y35 SLICEL internal 25)
	)
	(tile 20 16 CLKV_X13Y18 CLKV 0
	)
	(tile 20 17 CLB_X14Y18 CENTER_SMALL 6
		(primitive_site RLL_X14Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y20 VCC internal 1)
		(primitive_site SLICE_X26Y34 SLICEM internal 32)
		(primitive_site SLICE_X26Y35 SLICEM internal 32)
		(primitive_site SLICE_X27Y34 SLICEL internal 25)
		(primitive_site SLICE_X27Y35 SLICEL internal 25)
	)
	(tile 20 18 CLB_X15Y18 CENTER_SMALL 6
		(primitive_site RLL_X15Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y20 VCC internal 1)
		(primitive_site SLICE_X28Y34 SLICEM internal 32)
		(primitive_site SLICE_X28Y35 SLICEM internal 32)
		(primitive_site SLICE_X29Y34 SLICEL internal 25)
		(primitive_site SLICE_X29Y35 SLICEL internal 25)
	)
	(tile 20 19 CLB_X16Y18 CENTER_SMALL 6
		(primitive_site RLL_X16Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y20 VCC internal 1)
		(primitive_site SLICE_X30Y34 SLICEM internal 32)
		(primitive_site SLICE_X30Y35 SLICEM internal 32)
		(primitive_site SLICE_X31Y34 SLICEL internal 25)
		(primitive_site SLICE_X31Y35 SLICEL internal 25)
	)
	(tile 20 20 CLB_X17Y18 CENTER_SMALL 6
		(primitive_site RLL_X17Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y20 VCC internal 1)
		(primitive_site SLICE_X32Y34 SLICEM internal 32)
		(primitive_site SLICE_X32Y35 SLICEM internal 32)
		(primitive_site SLICE_X33Y34 SLICEL internal 25)
		(primitive_site SLICE_X33Y35 SLICEL internal 25)
	)
	(tile 20 21 CLB_X18Y18 CENTER_SMALL 6
		(primitive_site RLL_X18Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y20 VCC internal 1)
		(primitive_site SLICE_X34Y34 SLICEM internal 32)
		(primitive_site SLICE_X34Y35 SLICEM internal 32)
		(primitive_site SLICE_X35Y34 SLICEL internal 25)
		(primitive_site SLICE_X35Y35 SLICEL internal 25)
	)
	(tile 20 22 CLB_X19Y18 CENTER_SMALL 6
		(primitive_site RLL_X19Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y20 VCC internal 1)
		(primitive_site SLICE_X36Y34 SLICEM internal 32)
		(primitive_site SLICE_X36Y35 SLICEM internal 32)
		(primitive_site SLICE_X37Y34 SLICEL internal 25)
		(primitive_site SLICE_X37Y35 SLICEL internal 25)
	)
	(tile 20 23 CLB_X20Y18 CENTER_SMALL 6
		(primitive_site RLL_X20Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y20 VCC internal 1)
		(primitive_site SLICE_X38Y34 SLICEM internal 32)
		(primitive_site SLICE_X38Y35 SLICEM internal 32)
		(primitive_site SLICE_X39Y34 SLICEL internal 25)
		(primitive_site SLICE_X39Y35 SLICEL internal 25)
	)
	(tile 20 24 GCLKV_X20Y18 GCLKV 0
	)
	(tile 20 25 BRAM0_SMALL_X21Y18 BRAM0_SMALL 2
		(primitive_site RLL_X21Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y20 VCC internal 1)
	)
	(tile 20 26 BRAMSITE2_X22Y18 BRAMSITE2 2
		(primitive_site RAMB16_X1Y3 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y3 MULT18X18SIO internal 115)
	)
	(tile 20 27 BRAM2_FEEDTHRU_X23Y18 BRAM2_FEEDTHRU 0
	)
	(tile 20 28 BRAM2_FEEDTHRU_X24Y18 BRAM2_FEEDTHRU 0
	)
	(tile 20 29 CLB_X25Y18 CENTER_SMALL 6
		(primitive_site RLL_X25Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y20 VCC internal 1)
		(primitive_site SLICE_X48Y34 SLICEM internal 32)
		(primitive_site SLICE_X48Y35 SLICEM internal 32)
		(primitive_site SLICE_X49Y34 SLICEL internal 25)
		(primitive_site SLICE_X49Y35 SLICEL internal 25)
	)
	(tile 20 30 CLB_X26Y18 CENTER_SMALL 6
		(primitive_site RLL_X26Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y20 VCC internal 1)
		(primitive_site SLICE_X50Y34 SLICEM internal 32)
		(primitive_site SLICE_X50Y35 SLICEM internal 32)
		(primitive_site SLICE_X51Y34 SLICEL internal 25)
		(primitive_site SLICE_X51Y35 SLICEL internal 25)
	)
	(tile 20 31 RIOIS_CLK_PCI_X27Y18 RIOIS_CLK_PCI 5
		(primitive_site VCC_X29Y20 VCC internal 1)
		(primitive_site RLL_X27Y18 RESERVED_LL internal 8)
		(primitive_site P65 DIFFM bonded 29)
		(primitive_site P66 DIFFS bonded 29)
		(primitive_site NOPAD63 IOB unbonded 29)
	)
	(tile 20 32 RTERM4CLK_X27Y18 RTERM4CLK 0
	)
	(tile 21 0 CLKL_X0Y17 CLKL 11
		(primitive_site PCILOGIC_X0Y0 PCILOGICSE internal 6)
		(primitive_site BUFGMUX_X0Y2 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X0Y3 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X0Y4 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X0Y5 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X0Y6 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X0Y7 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X0Y8 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X0Y9 BUFGMUX internal 4)
		(primitive_site GLOBALSIG_X0Y3 GLOBALSIG internal 0)
		(primitive_site VCC_X0Y19 VCC internal 1)
	)
	(tile 21 1 CLKL_IOIS_X0Y17 CLKL_IOIS 0
	)
	(tile 21 2 CLKH_X1Y17 CLKH 0
	)
	(tile 21 3 CLKH_X2Y17 CLKH 0
	)
	(tile 21 4 CLKH_X3Y17 CLKH 0
	)
	(tile 21 5 BRAMSITE2H_X4Y17 BRAMSITE2H 0
	)
	(tile 21 6 BRAM2_FEEDTHRUH_X5Y17 BRAM2_FEEDTHRUH 0
	)
	(tile 21 7 BRAM2_FEEDTHRUH_X6Y17 BRAM2_FEEDTHRUH 0
	)
	(tile 21 8 GCLKVML_X6Y17 GCLKVML 0
	)
	(tile 21 9 CLKH_X7Y17 CLKH 0
	)
	(tile 21 10 CLKH_X8Y17 CLKH 0
	)
	(tile 21 11 CLKH_X9Y17 CLKH 0
	)
	(tile 21 12 CLKH_X10Y17 CLKH 0
	)
	(tile 21 13 CLKH_X11Y17 CLKH 0
	)
	(tile 21 14 CLKH_X12Y17 CLKH 0
	)
	(tile 21 15 CLKH_X13Y17 CLKH 0
	)
	(tile 21 16 CLKC_X13Y17 CLKC 0
	)
	(tile 21 17 CLKH_X14Y17 CLKH 0
	)
	(tile 21 18 CLKH_X15Y17 CLKH 0
	)
	(tile 21 19 CLKH_X16Y17 CLKH 0
	)
	(tile 21 20 CLKH_X17Y17 CLKH 0
	)
	(tile 21 21 CLKH_X18Y17 CLKH 0
	)
	(tile 21 22 CLKH_X19Y17 CLKH 0
	)
	(tile 21 23 CLKH_X20Y17 CLKH 0
	)
	(tile 21 24 GCLKVMR_X20Y17 GCLKVMR 0
	)
	(tile 21 25 CLKH_X21Y17 CLKH 0
	)
	(tile 21 26 BRAMSITE2H_X22Y17 BRAMSITE2H 0
	)
	(tile 21 27 BRAM2_FEEDTHRUH_X23Y17 BRAM2_FEEDTHRUH 0
	)
	(tile 21 28 BRAM2_FEEDTHRUH_X24Y17 BRAM2_FEEDTHRUH 0
	)
	(tile 21 29 CLKH_X25Y17 CLKH 0
	)
	(tile 21 30 CLKH_X26Y17 CLKH 0
	)
	(tile 21 31 CLKR_IOIS_X27Y17 CLKR_IOIS 0
	)
	(tile 21 32 CLKR_X27Y17 CLKR 11
		(primitive_site VCC_X30Y19 VCC internal 1)
		(primitive_site GLOBALSIG_X30Y3 GLOBALSIG internal 0)
		(primitive_site PCILOGIC_X1Y0 PCILOGICSE internal 6)
		(primitive_site BUFGMUX_X3Y2 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y3 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y4 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y5 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y6 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y7 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y8 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y9 BUFGMUX internal 4)
	)
	(tile 22 0 LTERMCLK_X0Y17 LTERMCLK 0
	)
	(tile 22 1 LIOIS_CLK_PCI_X0Y17 LIOIS_CLK_PCI 5
		(primitive_site VCC_X1Y18 VCC internal 1)
		(primitive_site RLL_X0Y17 RESERVED_LL internal 8)
		(primitive_site P15 DIFFM bonded 29)
		(primitive_site P16 DIFFS bonded 29)
		(primitive_site NOPAD157 IOB unbonded 29)
	)
	(tile 22 2 CLB_X1Y17 CENTER_SMALL 6
		(primitive_site RLL_X1Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y18 VCC internal 1)
		(primitive_site SLICE_X0Y32 SLICEM internal 32)
		(primitive_site SLICE_X0Y33 SLICEM internal 32)
		(primitive_site SLICE_X1Y32 SLICEL internal 25)
		(primitive_site SLICE_X1Y33 SLICEL internal 25)
	)
	(tile 22 3 CLB_X2Y17 CENTER_SMALL 6
		(primitive_site RLL_X2Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y18 VCC internal 1)
		(primitive_site SLICE_X2Y32 SLICEM internal 32)
		(primitive_site SLICE_X2Y33 SLICEM internal 32)
		(primitive_site SLICE_X3Y32 SLICEL internal 25)
		(primitive_site SLICE_X3Y33 SLICEL internal 25)
	)
	(tile 22 4 BRAM3_SMALL_X3Y17 BRAM3_SMALL 2
		(primitive_site RLL_X3Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y18 VCC internal 1)
	)
	(tile 22 5 EMPTY_BRAM_X4Y17 EMPTY_BRAM 0
	)
	(tile 22 6 EMPTY_BRAM_X5Y17 EMPTY_BRAM 0
	)
	(tile 22 7 EMPTY_BRAM_X6Y17 EMPTY_BRAM 0
	)
	(tile 22 8 GCLKV_X6Y17 GCLKV 0
	)
	(tile 22 9 CLB_X7Y17 CENTER_SMALL 6
		(primitive_site RLL_X7Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y18 VCC internal 1)
		(primitive_site SLICE_X12Y32 SLICEM internal 32)
		(primitive_site SLICE_X12Y33 SLICEM internal 32)
		(primitive_site SLICE_X13Y32 SLICEL internal 25)
		(primitive_site SLICE_X13Y33 SLICEL internal 25)
	)
	(tile 22 10 CLB_X8Y17 CENTER_SMALL 6
		(primitive_site RLL_X8Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y18 VCC internal 1)
		(primitive_site SLICE_X14Y32 SLICEM internal 32)
		(primitive_site SLICE_X14Y33 SLICEM internal 32)
		(primitive_site SLICE_X15Y32 SLICEL internal 25)
		(primitive_site SLICE_X15Y33 SLICEL internal 25)
	)
	(tile 22 11 CLB_X9Y17 CENTER_SMALL 6
		(primitive_site RLL_X9Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y18 VCC internal 1)
		(primitive_site SLICE_X16Y32 SLICEM internal 32)
		(primitive_site SLICE_X16Y33 SLICEM internal 32)
		(primitive_site SLICE_X17Y32 SLICEL internal 25)
		(primitive_site SLICE_X17Y33 SLICEL internal 25)
	)
	(tile 22 12 CLB_X10Y17 CENTER_SMALL 6
		(primitive_site RLL_X10Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y18 VCC internal 1)
		(primitive_site SLICE_X18Y32 SLICEM internal 32)
		(primitive_site SLICE_X18Y33 SLICEM internal 32)
		(primitive_site SLICE_X19Y32 SLICEL internal 25)
		(primitive_site SLICE_X19Y33 SLICEL internal 25)
	)
	(tile 22 13 CLB_X11Y17 CENTER_SMALL 6
		(primitive_site RLL_X11Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y18 VCC internal 1)
		(primitive_site SLICE_X20Y32 SLICEM internal 32)
		(primitive_site SLICE_X20Y33 SLICEM internal 32)
		(primitive_site SLICE_X21Y32 SLICEL internal 25)
		(primitive_site SLICE_X21Y33 SLICEL internal 25)
	)
	(tile 22 14 CLB_X12Y17 CENTER_SMALL 6
		(primitive_site RLL_X12Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y18 VCC internal 1)
		(primitive_site SLICE_X22Y32 SLICEM internal 32)
		(primitive_site SLICE_X22Y33 SLICEM internal 32)
		(primitive_site SLICE_X23Y32 SLICEL internal 25)
		(primitive_site SLICE_X23Y33 SLICEL internal 25)
	)
	(tile 22 15 CLB_X13Y17 CENTER_SMALL 6
		(primitive_site RLL_X13Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y18 VCC internal 1)
		(primitive_site SLICE_X24Y32 SLICEM internal 32)
		(primitive_site SLICE_X24Y33 SLICEM internal 32)
		(primitive_site SLICE_X25Y32 SLICEL internal 25)
		(primitive_site SLICE_X25Y33 SLICEL internal 25)
	)
	(tile 22 16 CLKV_X13Y17 CLKV 0
	)
	(tile 22 17 CLB_X14Y17 CENTER_SMALL 6
		(primitive_site RLL_X14Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y18 VCC internal 1)
		(primitive_site SLICE_X26Y32 SLICEM internal 32)
		(primitive_site SLICE_X26Y33 SLICEM internal 32)
		(primitive_site SLICE_X27Y32 SLICEL internal 25)
		(primitive_site SLICE_X27Y33 SLICEL internal 25)
	)
	(tile 22 18 CLB_X15Y17 CENTER_SMALL 6
		(primitive_site RLL_X15Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y18 VCC internal 1)
		(primitive_site SLICE_X28Y32 SLICEM internal 32)
		(primitive_site SLICE_X28Y33 SLICEM internal 32)
		(primitive_site SLICE_X29Y32 SLICEL internal 25)
		(primitive_site SLICE_X29Y33 SLICEL internal 25)
	)
	(tile 22 19 CLB_X16Y17 CENTER_SMALL 6
		(primitive_site RLL_X16Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y18 VCC internal 1)
		(primitive_site SLICE_X30Y32 SLICEM internal 32)
		(primitive_site SLICE_X30Y33 SLICEM internal 32)
		(primitive_site SLICE_X31Y32 SLICEL internal 25)
		(primitive_site SLICE_X31Y33 SLICEL internal 25)
	)
	(tile 22 20 CLB_X17Y17 CENTER_SMALL 6
		(primitive_site RLL_X17Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y18 VCC internal 1)
		(primitive_site SLICE_X32Y32 SLICEM internal 32)
		(primitive_site SLICE_X32Y33 SLICEM internal 32)
		(primitive_site SLICE_X33Y32 SLICEL internal 25)
		(primitive_site SLICE_X33Y33 SLICEL internal 25)
	)
	(tile 22 21 CLB_X18Y17 CENTER_SMALL 6
		(primitive_site RLL_X18Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y18 VCC internal 1)
		(primitive_site SLICE_X34Y32 SLICEM internal 32)
		(primitive_site SLICE_X34Y33 SLICEM internal 32)
		(primitive_site SLICE_X35Y32 SLICEL internal 25)
		(primitive_site SLICE_X35Y33 SLICEL internal 25)
	)
	(tile 22 22 CLB_X19Y17 CENTER_SMALL 6
		(primitive_site RLL_X19Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y18 VCC internal 1)
		(primitive_site SLICE_X36Y32 SLICEM internal 32)
		(primitive_site SLICE_X36Y33 SLICEM internal 32)
		(primitive_site SLICE_X37Y32 SLICEL internal 25)
		(primitive_site SLICE_X37Y33 SLICEL internal 25)
	)
	(tile 22 23 CLB_X20Y17 CENTER_SMALL 6
		(primitive_site RLL_X20Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y18 VCC internal 1)
		(primitive_site SLICE_X38Y32 SLICEM internal 32)
		(primitive_site SLICE_X38Y33 SLICEM internal 32)
		(primitive_site SLICE_X39Y32 SLICEL internal 25)
		(primitive_site SLICE_X39Y33 SLICEL internal 25)
	)
	(tile 22 24 GCLKV_X20Y17 GCLKV 0
	)
	(tile 22 25 BRAM3_SMALL_X21Y17 BRAM3_SMALL 2
		(primitive_site RLL_X21Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y18 VCC internal 1)
	)
	(tile 22 26 EMPTY_BRAM_X22Y17 EMPTY_BRAM 0
	)
	(tile 22 27 EMPTY_BRAM_X23Y17 EMPTY_BRAM 0
	)
	(tile 22 28 EMPTY_BRAM_X24Y17 EMPTY_BRAM 0
	)
	(tile 22 29 CLB_X25Y17 CENTER_SMALL 6
		(primitive_site RLL_X25Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y18 VCC internal 1)
		(primitive_site SLICE_X48Y32 SLICEM internal 32)
		(primitive_site SLICE_X48Y33 SLICEM internal 32)
		(primitive_site SLICE_X49Y32 SLICEL internal 25)
		(primitive_site SLICE_X49Y33 SLICEL internal 25)
	)
	(tile 22 30 CLB_X26Y17 CENTER_SMALL 6
		(primitive_site RLL_X26Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y18 VCC internal 1)
		(primitive_site SLICE_X50Y32 SLICEM internal 32)
		(primitive_site SLICE_X50Y33 SLICEM internal 32)
		(primitive_site SLICE_X51Y32 SLICEL internal 25)
		(primitive_site SLICE_X51Y33 SLICEL internal 25)
	)
	(tile 22 31 RIBUFS_CLK_PCI_X27Y17 RIBUFS_CLK_PCI 5
		(primitive_site VCC_X29Y18 VCC internal 1)
		(primitive_site RLL_X27Y17 RESERVED_LL internal 8)
		(primitive_site NOPAD65 DIFFMI unbonded 29)
		(primitive_site NOPAD64 DIFFSI unbonded 29)
		(primitive_site IPAD66 IBUF unbonded 29)
	)
	(tile 22 32 RTERM_X27Y17 RTERM 0
	)
	(tile 23 0 LTERM_X0Y16 LTERM 0
	)
	(tile 23 1 LIOIS_PCI_X0Y16 LIOIS_PCI 5
		(primitive_site VCC_X1Y17 VCC internal 1)
		(primitive_site RLL_X0Y16 RESERVED_LL internal 8)
		(primitive_site NOPAD156 DIFFM unbonded 29)
		(primitive_site NOPAD155 DIFFS unbonded 29)
		(primitive_site NOPAD154 IOB unbonded 29)
	)
	(tile 23 2 CLB_X1Y16 CENTER_SMALL 6
		(primitive_site RLL_X1Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y17 VCC internal 1)
		(primitive_site SLICE_X0Y30 SLICEM internal 32)
		(primitive_site SLICE_X0Y31 SLICEM internal 32)
		(primitive_site SLICE_X1Y30 SLICEL internal 25)
		(primitive_site SLICE_X1Y31 SLICEL internal 25)
	)
	(tile 23 3 CLB_X2Y16 CENTER_SMALL 6
		(primitive_site RLL_X2Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y17 VCC internal 1)
		(primitive_site SLICE_X2Y30 SLICEM internal 32)
		(primitive_site SLICE_X2Y31 SLICEM internal 32)
		(primitive_site SLICE_X3Y30 SLICEL internal 25)
		(primitive_site SLICE_X3Y31 SLICEL internal 25)
	)
	(tile 23 4 BRAM2_SMALL_X3Y16 BRAM2_SMALL 2
		(primitive_site RLL_X3Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y17 VCC internal 1)
	)
	(tile 23 5 EMPTY_BRAM_X4Y16 EMPTY_BRAM 0
	)
	(tile 23 6 EMPTY_BRAM_X5Y16 EMPTY_BRAM 0
	)
	(tile 23 7 EMPTY_BRAM_X6Y16 EMPTY_BRAM 0
	)
	(tile 23 8 GCLKV_X6Y16 GCLKV 0
	)
	(tile 23 9 CLB_X7Y16 CENTER_SMALL 6
		(primitive_site RLL_X7Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y17 VCC internal 1)
		(primitive_site SLICE_X12Y30 SLICEM internal 32)
		(primitive_site SLICE_X12Y31 SLICEM internal 32)
		(primitive_site SLICE_X13Y30 SLICEL internal 25)
		(primitive_site SLICE_X13Y31 SLICEL internal 25)
	)
	(tile 23 10 CLB_X8Y16 CENTER_SMALL 6
		(primitive_site RLL_X8Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y17 VCC internal 1)
		(primitive_site SLICE_X14Y30 SLICEM internal 32)
		(primitive_site SLICE_X14Y31 SLICEM internal 32)
		(primitive_site SLICE_X15Y30 SLICEL internal 25)
		(primitive_site SLICE_X15Y31 SLICEL internal 25)
	)
	(tile 23 11 CLB_X9Y16 CENTER_SMALL 6
		(primitive_site RLL_X9Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y17 VCC internal 1)
		(primitive_site SLICE_X16Y30 SLICEM internal 32)
		(primitive_site SLICE_X16Y31 SLICEM internal 32)
		(primitive_site SLICE_X17Y30 SLICEL internal 25)
		(primitive_site SLICE_X17Y31 SLICEL internal 25)
	)
	(tile 23 12 CLB_X10Y16 CENTER_SMALL 6
		(primitive_site RLL_X10Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y17 VCC internal 1)
		(primitive_site SLICE_X18Y30 SLICEM internal 32)
		(primitive_site SLICE_X18Y31 SLICEM internal 32)
		(primitive_site SLICE_X19Y30 SLICEL internal 25)
		(primitive_site SLICE_X19Y31 SLICEL internal 25)
	)
	(tile 23 13 CLB_X11Y16 CENTER_SMALL 6
		(primitive_site RLL_X11Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y17 VCC internal 1)
		(primitive_site SLICE_X20Y30 SLICEM internal 32)
		(primitive_site SLICE_X20Y31 SLICEM internal 32)
		(primitive_site SLICE_X21Y30 SLICEL internal 25)
		(primitive_site SLICE_X21Y31 SLICEL internal 25)
	)
	(tile 23 14 CLB_X12Y16 CENTER_SMALL 6
		(primitive_site RLL_X12Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y17 VCC internal 1)
		(primitive_site SLICE_X22Y30 SLICEM internal 32)
		(primitive_site SLICE_X22Y31 SLICEM internal 32)
		(primitive_site SLICE_X23Y30 SLICEL internal 25)
		(primitive_site SLICE_X23Y31 SLICEL internal 25)
	)
	(tile 23 15 CLB_X13Y16 CENTER_SMALL 6
		(primitive_site RLL_X13Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y17 VCC internal 1)
		(primitive_site SLICE_X24Y30 SLICEM internal 32)
		(primitive_site SLICE_X24Y31 SLICEM internal 32)
		(primitive_site SLICE_X25Y30 SLICEL internal 25)
		(primitive_site SLICE_X25Y31 SLICEL internal 25)
	)
	(tile 23 16 CLKV_X13Y16 CLKV 0
	)
	(tile 23 17 CLB_X14Y16 CENTER_SMALL 6
		(primitive_site RLL_X14Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y17 VCC internal 1)
		(primitive_site SLICE_X26Y30 SLICEM internal 32)
		(primitive_site SLICE_X26Y31 SLICEM internal 32)
		(primitive_site SLICE_X27Y30 SLICEL internal 25)
		(primitive_site SLICE_X27Y31 SLICEL internal 25)
	)
	(tile 23 18 CLB_X15Y16 CENTER_SMALL 6
		(primitive_site RLL_X15Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y17 VCC internal 1)
		(primitive_site SLICE_X28Y30 SLICEM internal 32)
		(primitive_site SLICE_X28Y31 SLICEM internal 32)
		(primitive_site SLICE_X29Y30 SLICEL internal 25)
		(primitive_site SLICE_X29Y31 SLICEL internal 25)
	)
	(tile 23 19 CLB_X16Y16 CENTER_SMALL 6
		(primitive_site RLL_X16Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y17 VCC internal 1)
		(primitive_site SLICE_X30Y30 SLICEM internal 32)
		(primitive_site SLICE_X30Y31 SLICEM internal 32)
		(primitive_site SLICE_X31Y30 SLICEL internal 25)
		(primitive_site SLICE_X31Y31 SLICEL internal 25)
	)
	(tile 23 20 CLB_X17Y16 CENTER_SMALL 6
		(primitive_site RLL_X17Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y17 VCC internal 1)
		(primitive_site SLICE_X32Y30 SLICEM internal 32)
		(primitive_site SLICE_X32Y31 SLICEM internal 32)
		(primitive_site SLICE_X33Y30 SLICEL internal 25)
		(primitive_site SLICE_X33Y31 SLICEL internal 25)
	)
	(tile 23 21 CLB_X18Y16 CENTER_SMALL 6
		(primitive_site RLL_X18Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y17 VCC internal 1)
		(primitive_site SLICE_X34Y30 SLICEM internal 32)
		(primitive_site SLICE_X34Y31 SLICEM internal 32)
		(primitive_site SLICE_X35Y30 SLICEL internal 25)
		(primitive_site SLICE_X35Y31 SLICEL internal 25)
	)
	(tile 23 22 CLB_X19Y16 CENTER_SMALL 6
		(primitive_site RLL_X19Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y17 VCC internal 1)
		(primitive_site SLICE_X36Y30 SLICEM internal 32)
		(primitive_site SLICE_X36Y31 SLICEM internal 32)
		(primitive_site SLICE_X37Y30 SLICEL internal 25)
		(primitive_site SLICE_X37Y31 SLICEL internal 25)
	)
	(tile 23 23 CLB_X20Y16 CENTER_SMALL 6
		(primitive_site RLL_X20Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y17 VCC internal 1)
		(primitive_site SLICE_X38Y30 SLICEM internal 32)
		(primitive_site SLICE_X38Y31 SLICEM internal 32)
		(primitive_site SLICE_X39Y30 SLICEL internal 25)
		(primitive_site SLICE_X39Y31 SLICEL internal 25)
	)
	(tile 23 24 GCLKV_X20Y16 GCLKV 0
	)
	(tile 23 25 BRAM2_SMALL_X21Y16 BRAM2_SMALL 2
		(primitive_site RLL_X21Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y17 VCC internal 1)
	)
	(tile 23 26 EMPTY_BRAM_X22Y16 EMPTY_BRAM 0
	)
	(tile 23 27 EMPTY_BRAM_X23Y16 EMPTY_BRAM 0
	)
	(tile 23 28 EMPTY_BRAM_X24Y16 EMPTY_BRAM 0
	)
	(tile 23 29 CLB_X25Y16 CENTER_SMALL 6
		(primitive_site RLL_X25Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y17 VCC internal 1)
		(primitive_site SLICE_X48Y30 SLICEM internal 32)
		(primitive_site SLICE_X48Y31 SLICEM internal 32)
		(primitive_site SLICE_X49Y30 SLICEL internal 25)
		(primitive_site SLICE_X49Y31 SLICEL internal 25)
	)
	(tile 23 30 CLB_X26Y16 CENTER_SMALL 6
		(primitive_site RLL_X26Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y17 VCC internal 1)
		(primitive_site SLICE_X50Y30 SLICEM internal 32)
		(primitive_site SLICE_X50Y31 SLICEM internal 32)
		(primitive_site SLICE_X51Y30 SLICEL internal 25)
		(primitive_site SLICE_X51Y31 SLICEL internal 25)
	)
	(tile 23 31 RIOIS_PCI_X27Y16 RIOIS_PCI 5
		(primitive_site VCC_X29Y17 VCC internal 1)
		(primitive_site RLL_X27Y16 RESERVED_LL internal 8)
		(primitive_site P62 DIFFM bonded 29)
		(primitive_site P63 DIFFS bonded 29)
		(primitive_site NOPAD66 IOB unbonded 29)
	)
	(tile 23 32 RTERMCLKA_X27Y16 RTERMCLKA 0
	)
	(tile 24 0 LTERMCLKA_X0Y15 LTERMCLKA 0
	)
	(tile 24 1 LIOIS_PCI_X0Y15 LIOIS_PCI 5
		(primitive_site VCC_X1Y16 VCC internal 1)
		(primitive_site RLL_X0Y15 RESERVED_LL internal 8)
		(primitive_site P17 DIFFM bonded 29)
		(primitive_site P18 DIFFS bonded 29)
		(primitive_site NOPAD153 IOB unbonded 29)
	)
	(tile 24 2 CLB_X1Y15 CENTER_SMALL 6
		(primitive_site RLL_X1Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y16 VCC internal 1)
		(primitive_site SLICE_X0Y28 SLICEM internal 32)
		(primitive_site SLICE_X0Y29 SLICEM internal 32)
		(primitive_site SLICE_X1Y28 SLICEL internal 25)
		(primitive_site SLICE_X1Y29 SLICEL internal 25)
	)
	(tile 24 3 CLB_X2Y15 CENTER_SMALL 6
		(primitive_site RLL_X2Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y16 VCC internal 1)
		(primitive_site SLICE_X2Y28 SLICEM internal 32)
		(primitive_site SLICE_X2Y29 SLICEM internal 32)
		(primitive_site SLICE_X3Y28 SLICEL internal 25)
		(primitive_site SLICE_X3Y29 SLICEL internal 25)
	)
	(tile 24 4 BRAM1_SMALL_X3Y15 BRAM1_SMALL 2
		(primitive_site RLL_X3Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y16 VCC internal 1)
	)
	(tile 24 5 EMPTY_BRAM_X4Y15 EMPTY_BRAM 0
	)
	(tile 24 6 EMPTY_BRAM_X5Y15 EMPTY_BRAM 0
	)
	(tile 24 7 EMPTY_BRAM_X6Y15 EMPTY_BRAM 0
	)
	(tile 24 8 GCLKV_X6Y15 GCLKV 0
	)
	(tile 24 9 CLB_X7Y15 CENTER_SMALL 6
		(primitive_site RLL_X7Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y16 VCC internal 1)
		(primitive_site SLICE_X12Y28 SLICEM internal 32)
		(primitive_site SLICE_X12Y29 SLICEM internal 32)
		(primitive_site SLICE_X13Y28 SLICEL internal 25)
		(primitive_site SLICE_X13Y29 SLICEL internal 25)
	)
	(tile 24 10 CLB_X8Y15 CENTER_SMALL 6
		(primitive_site RLL_X8Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y16 VCC internal 1)
		(primitive_site SLICE_X14Y28 SLICEM internal 32)
		(primitive_site SLICE_X14Y29 SLICEM internal 32)
		(primitive_site SLICE_X15Y28 SLICEL internal 25)
		(primitive_site SLICE_X15Y29 SLICEL internal 25)
	)
	(tile 24 11 CLB_X9Y15 CENTER_SMALL 6
		(primitive_site RLL_X9Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y16 VCC internal 1)
		(primitive_site SLICE_X16Y28 SLICEM internal 32)
		(primitive_site SLICE_X16Y29 SLICEM internal 32)
		(primitive_site SLICE_X17Y28 SLICEL internal 25)
		(primitive_site SLICE_X17Y29 SLICEL internal 25)
	)
	(tile 24 12 CLB_X10Y15 CENTER_SMALL 6
		(primitive_site RLL_X10Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y16 VCC internal 1)
		(primitive_site SLICE_X18Y28 SLICEM internal 32)
		(primitive_site SLICE_X18Y29 SLICEM internal 32)
		(primitive_site SLICE_X19Y28 SLICEL internal 25)
		(primitive_site SLICE_X19Y29 SLICEL internal 25)
	)
	(tile 24 13 CLB_X11Y15 CENTER_SMALL 6
		(primitive_site RLL_X11Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y16 VCC internal 1)
		(primitive_site SLICE_X20Y28 SLICEM internal 32)
		(primitive_site SLICE_X20Y29 SLICEM internal 32)
		(primitive_site SLICE_X21Y28 SLICEL internal 25)
		(primitive_site SLICE_X21Y29 SLICEL internal 25)
	)
	(tile 24 14 CLB_X12Y15 CENTER_SMALL 6
		(primitive_site RLL_X12Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y16 VCC internal 1)
		(primitive_site SLICE_X22Y28 SLICEM internal 32)
		(primitive_site SLICE_X22Y29 SLICEM internal 32)
		(primitive_site SLICE_X23Y28 SLICEL internal 25)
		(primitive_site SLICE_X23Y29 SLICEL internal 25)
	)
	(tile 24 15 CLB_X13Y15 CENTER_SMALL 6
		(primitive_site RLL_X13Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y16 VCC internal 1)
		(primitive_site SLICE_X24Y28 SLICEM internal 32)
		(primitive_site SLICE_X24Y29 SLICEM internal 32)
		(primitive_site SLICE_X25Y28 SLICEL internal 25)
		(primitive_site SLICE_X25Y29 SLICEL internal 25)
	)
	(tile 24 16 CLKV_X13Y15 CLKV 0
	)
	(tile 24 17 CLB_X14Y15 CENTER_SMALL 6
		(primitive_site RLL_X14Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y16 VCC internal 1)
		(primitive_site SLICE_X26Y28 SLICEM internal 32)
		(primitive_site SLICE_X26Y29 SLICEM internal 32)
		(primitive_site SLICE_X27Y28 SLICEL internal 25)
		(primitive_site SLICE_X27Y29 SLICEL internal 25)
	)
	(tile 24 18 CLB_X15Y15 CENTER_SMALL 6
		(primitive_site RLL_X15Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y16 VCC internal 1)
		(primitive_site SLICE_X28Y28 SLICEM internal 32)
		(primitive_site SLICE_X28Y29 SLICEM internal 32)
		(primitive_site SLICE_X29Y28 SLICEL internal 25)
		(primitive_site SLICE_X29Y29 SLICEL internal 25)
	)
	(tile 24 19 CLB_X16Y15 CENTER_SMALL 6
		(primitive_site RLL_X16Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y16 VCC internal 1)
		(primitive_site SLICE_X30Y28 SLICEM internal 32)
		(primitive_site SLICE_X30Y29 SLICEM internal 32)
		(primitive_site SLICE_X31Y28 SLICEL internal 25)
		(primitive_site SLICE_X31Y29 SLICEL internal 25)
	)
	(tile 24 20 CLB_X17Y15 CENTER_SMALL 6
		(primitive_site RLL_X17Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y16 VCC internal 1)
		(primitive_site SLICE_X32Y28 SLICEM internal 32)
		(primitive_site SLICE_X32Y29 SLICEM internal 32)
		(primitive_site SLICE_X33Y28 SLICEL internal 25)
		(primitive_site SLICE_X33Y29 SLICEL internal 25)
	)
	(tile 24 21 CLB_X18Y15 CENTER_SMALL 6
		(primitive_site RLL_X18Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y16 VCC internal 1)
		(primitive_site SLICE_X34Y28 SLICEM internal 32)
		(primitive_site SLICE_X34Y29 SLICEM internal 32)
		(primitive_site SLICE_X35Y28 SLICEL internal 25)
		(primitive_site SLICE_X35Y29 SLICEL internal 25)
	)
	(tile 24 22 CLB_X19Y15 CENTER_SMALL 6
		(primitive_site RLL_X19Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y16 VCC internal 1)
		(primitive_site SLICE_X36Y28 SLICEM internal 32)
		(primitive_site SLICE_X36Y29 SLICEM internal 32)
		(primitive_site SLICE_X37Y28 SLICEL internal 25)
		(primitive_site SLICE_X37Y29 SLICEL internal 25)
	)
	(tile 24 23 CLB_X20Y15 CENTER_SMALL 6
		(primitive_site RLL_X20Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y16 VCC internal 1)
		(primitive_site SLICE_X38Y28 SLICEM internal 32)
		(primitive_site SLICE_X38Y29 SLICEM internal 32)
		(primitive_site SLICE_X39Y28 SLICEL internal 25)
		(primitive_site SLICE_X39Y29 SLICEL internal 25)
	)
	(tile 24 24 GCLKV_X20Y15 GCLKV 0
	)
	(tile 24 25 BRAM1_SMALL_X21Y15 BRAM1_SMALL 2
		(primitive_site RLL_X21Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y16 VCC internal 1)
	)
	(tile 24 26 EMPTY_BRAM_X22Y15 EMPTY_BRAM 0
	)
	(tile 24 27 EMPTY_BRAM_X23Y15 EMPTY_BRAM 0
	)
	(tile 24 28 EMPTY_BRAM_X24Y15 EMPTY_BRAM 0
	)
	(tile 24 29 CLB_X25Y15 CENTER_SMALL 6
		(primitive_site RLL_X25Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y16 VCC internal 1)
		(primitive_site SLICE_X48Y28 SLICEM internal 32)
		(primitive_site SLICE_X48Y29 SLICEM internal 32)
		(primitive_site SLICE_X49Y28 SLICEL internal 25)
		(primitive_site SLICE_X49Y29 SLICEL internal 25)
	)
	(tile 24 30 CLB_X26Y15 CENTER_SMALL 6
		(primitive_site RLL_X26Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y16 VCC internal 1)
		(primitive_site SLICE_X50Y28 SLICEM internal 32)
		(primitive_site SLICE_X50Y29 SLICEM internal 32)
		(primitive_site SLICE_X51Y28 SLICEL internal 25)
		(primitive_site SLICE_X51Y29 SLICEL internal 25)
	)
	(tile 24 31 RIOIS_PCI_X27Y15 RIOIS_PCI 5
		(primitive_site VCC_X29Y16 VCC internal 1)
		(primitive_site RLL_X27Y15 RESERVED_LL internal 8)
		(primitive_site NOPAD69 DIFFM unbonded 29)
		(primitive_site NOPAD68 DIFFS unbonded 29)
		(primitive_site NOPAD67 IOB unbonded 29)
	)
	(tile 24 32 RTERM_X27Y15 RTERM 0
	)
	(tile 25 0 LTERM4B_X0Y14 LTERM4B 0
	)
	(tile 25 1 LIBUFS_PCI_X0Y14 LIBUFS_PCI 5
		(primitive_site VCC_X1Y15 VCC internal 1)
		(primitive_site RLL_X0Y14 RESERVED_LL internal 8)
		(primitive_site NOPAD152 DIFFMI unbonded 29)
		(primitive_site NOPAD151 DIFFSI unbonded 29)
		(primitive_site IPAD147 IBUF unbonded 29)
	)
	(tile 25 2 CLB_X1Y14 CENTER_SMALL 6
		(primitive_site RLL_X1Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y15 VCC internal 1)
		(primitive_site SLICE_X0Y26 SLICEM internal 32)
		(primitive_site SLICE_X0Y27 SLICEM internal 32)
		(primitive_site SLICE_X1Y26 SLICEL internal 25)
		(primitive_site SLICE_X1Y27 SLICEL internal 25)
	)
	(tile 25 3 CLB_X2Y14 CENTER_SMALL 6
		(primitive_site RLL_X2Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y15 VCC internal 1)
		(primitive_site SLICE_X2Y26 SLICEM internal 32)
		(primitive_site SLICE_X2Y27 SLICEM internal 32)
		(primitive_site SLICE_X3Y26 SLICEL internal 25)
		(primitive_site SLICE_X3Y27 SLICEL internal 25)
	)
	(tile 25 4 BRAM0_SMALL_X3Y14 BRAM0_SMALL 2
		(primitive_site RLL_X3Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y15 VCC internal 1)
	)
	(tile 25 5 BRAMSITE2_X4Y14 BRAMSITE2 2
		(primitive_site RAMB16_X0Y2 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y2 MULT18X18SIO internal 115)
	)
	(tile 25 6 BRAM2_FEEDTHRU_X5Y14 BRAM2_FEEDTHRU 0
	)
	(tile 25 7 BRAM2_FEEDTHRU_X6Y14 BRAM2_FEEDTHRU 0
	)
	(tile 25 8 GCLKV_X6Y14 GCLKV 0
	)
	(tile 25 9 CLB_X7Y14 CENTER_SMALL 6
		(primitive_site RLL_X7Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y15 VCC internal 1)
		(primitive_site SLICE_X12Y26 SLICEM internal 32)
		(primitive_site SLICE_X12Y27 SLICEM internal 32)
		(primitive_site SLICE_X13Y26 SLICEL internal 25)
		(primitive_site SLICE_X13Y27 SLICEL internal 25)
	)
	(tile 25 10 CLB_X8Y14 CENTER_SMALL 6
		(primitive_site RLL_X8Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y15 VCC internal 1)
		(primitive_site SLICE_X14Y26 SLICEM internal 32)
		(primitive_site SLICE_X14Y27 SLICEM internal 32)
		(primitive_site SLICE_X15Y26 SLICEL internal 25)
		(primitive_site SLICE_X15Y27 SLICEL internal 25)
	)
	(tile 25 11 CLB_X9Y14 CENTER_SMALL 6
		(primitive_site RLL_X9Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y15 VCC internal 1)
		(primitive_site SLICE_X16Y26 SLICEM internal 32)
		(primitive_site SLICE_X16Y27 SLICEM internal 32)
		(primitive_site SLICE_X17Y26 SLICEL internal 25)
		(primitive_site SLICE_X17Y27 SLICEL internal 25)
	)
	(tile 25 12 CLB_X10Y14 CENTER_SMALL 6
		(primitive_site RLL_X10Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y15 VCC internal 1)
		(primitive_site SLICE_X18Y26 SLICEM internal 32)
		(primitive_site SLICE_X18Y27 SLICEM internal 32)
		(primitive_site SLICE_X19Y26 SLICEL internal 25)
		(primitive_site SLICE_X19Y27 SLICEL internal 25)
	)
	(tile 25 13 CLB_X11Y14 CENTER_SMALL 6
		(primitive_site RLL_X11Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y15 VCC internal 1)
		(primitive_site SLICE_X20Y26 SLICEM internal 32)
		(primitive_site SLICE_X20Y27 SLICEM internal 32)
		(primitive_site SLICE_X21Y26 SLICEL internal 25)
		(primitive_site SLICE_X21Y27 SLICEL internal 25)
	)
	(tile 25 14 CLB_X12Y14 CENTER_SMALL 6
		(primitive_site RLL_X12Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y15 VCC internal 1)
		(primitive_site SLICE_X22Y26 SLICEM internal 32)
		(primitive_site SLICE_X22Y27 SLICEM internal 32)
		(primitive_site SLICE_X23Y26 SLICEL internal 25)
		(primitive_site SLICE_X23Y27 SLICEL internal 25)
	)
	(tile 25 15 CLB_X13Y14 CENTER_SMALL 6
		(primitive_site RLL_X13Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y15 VCC internal 1)
		(primitive_site SLICE_X24Y26 SLICEM internal 32)
		(primitive_site SLICE_X24Y27 SLICEM internal 32)
		(primitive_site SLICE_X25Y26 SLICEL internal 25)
		(primitive_site SLICE_X25Y27 SLICEL internal 25)
	)
	(tile 25 16 CLKV_X13Y14 CLKV 0
	)
	(tile 25 17 CLB_X14Y14 CENTER_SMALL 6
		(primitive_site RLL_X14Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y15 VCC internal 1)
		(primitive_site SLICE_X26Y26 SLICEM internal 32)
		(primitive_site SLICE_X26Y27 SLICEM internal 32)
		(primitive_site SLICE_X27Y26 SLICEL internal 25)
		(primitive_site SLICE_X27Y27 SLICEL internal 25)
	)
	(tile 25 18 CLB_X15Y14 CENTER_SMALL 6
		(primitive_site RLL_X15Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y15 VCC internal 1)
		(primitive_site SLICE_X28Y26 SLICEM internal 32)
		(primitive_site SLICE_X28Y27 SLICEM internal 32)
		(primitive_site SLICE_X29Y26 SLICEL internal 25)
		(primitive_site SLICE_X29Y27 SLICEL internal 25)
	)
	(tile 25 19 CLB_X16Y14 CENTER_SMALL 6
		(primitive_site RLL_X16Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y15 VCC internal 1)
		(primitive_site SLICE_X30Y26 SLICEM internal 32)
		(primitive_site SLICE_X30Y27 SLICEM internal 32)
		(primitive_site SLICE_X31Y26 SLICEL internal 25)
		(primitive_site SLICE_X31Y27 SLICEL internal 25)
	)
	(tile 25 20 CLB_X17Y14 CENTER_SMALL 6
		(primitive_site RLL_X17Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y15 VCC internal 1)
		(primitive_site SLICE_X32Y26 SLICEM internal 32)
		(primitive_site SLICE_X32Y27 SLICEM internal 32)
		(primitive_site SLICE_X33Y26 SLICEL internal 25)
		(primitive_site SLICE_X33Y27 SLICEL internal 25)
	)
	(tile 25 21 CLB_X18Y14 CENTER_SMALL 6
		(primitive_site RLL_X18Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y15 VCC internal 1)
		(primitive_site SLICE_X34Y26 SLICEM internal 32)
		(primitive_site SLICE_X34Y27 SLICEM internal 32)
		(primitive_site SLICE_X35Y26 SLICEL internal 25)
		(primitive_site SLICE_X35Y27 SLICEL internal 25)
	)
	(tile 25 22 CLB_X19Y14 CENTER_SMALL 6
		(primitive_site RLL_X19Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y15 VCC internal 1)
		(primitive_site SLICE_X36Y26 SLICEM internal 32)
		(primitive_site SLICE_X36Y27 SLICEM internal 32)
		(primitive_site SLICE_X37Y26 SLICEL internal 25)
		(primitive_site SLICE_X37Y27 SLICEL internal 25)
	)
	(tile 25 23 CLB_X20Y14 CENTER_SMALL 6
		(primitive_site RLL_X20Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y15 VCC internal 1)
		(primitive_site SLICE_X38Y26 SLICEM internal 32)
		(primitive_site SLICE_X38Y27 SLICEM internal 32)
		(primitive_site SLICE_X39Y26 SLICEL internal 25)
		(primitive_site SLICE_X39Y27 SLICEL internal 25)
	)
	(tile 25 24 GCLKV_X20Y14 GCLKV 0
	)
	(tile 25 25 BRAM0_SMALL_X21Y14 BRAM0_SMALL 2
		(primitive_site RLL_X21Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y15 VCC internal 1)
	)
	(tile 25 26 BRAMSITE2_X22Y14 BRAMSITE2 2
		(primitive_site RAMB16_X1Y2 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y2 MULT18X18SIO internal 115)
	)
	(tile 25 27 BRAM2_FEEDTHRU_X23Y14 BRAM2_FEEDTHRU 0
	)
	(tile 25 28 BRAM2_FEEDTHRU_X24Y14 BRAM2_FEEDTHRU 0
	)
	(tile 25 29 CLB_X25Y14 CENTER_SMALL 6
		(primitive_site RLL_X25Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y15 VCC internal 1)
		(primitive_site SLICE_X48Y26 SLICEM internal 32)
		(primitive_site SLICE_X48Y27 SLICEM internal 32)
		(primitive_site SLICE_X49Y26 SLICEL internal 25)
		(primitive_site SLICE_X49Y27 SLICEL internal 25)
	)
	(tile 25 30 CLB_X26Y14 CENTER_SMALL 6
		(primitive_site RLL_X26Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y15 VCC internal 1)
		(primitive_site SLICE_X50Y26 SLICEM internal 32)
		(primitive_site SLICE_X50Y27 SLICEM internal 32)
		(primitive_site SLICE_X51Y26 SLICEL internal 25)
		(primitive_site SLICE_X51Y27 SLICEL internal 25)
	)
	(tile 25 31 RIOIS_PCI_X27Y14 RIOIS_PCI 5
		(primitive_site VCC_X29Y15 VCC internal 1)
		(primitive_site RLL_X27Y14 RESERVED_LL internal 8)
		(primitive_site P60 DIFFM bonded 29)
		(primitive_site P61 DIFFS bonded 29)
		(primitive_site NOPAD70 IOB unbonded 29)
	)
	(tile 25 32 RTERM4CLKB_X27Y14 RTERM4CLKB 0
	)
	(tile 26 0 EMPTY_GCLKH_X0Y13 EMPTY_GCLKH 0
	)
	(tile 26 1 GCLKH_PCI_CE_S_X0Y13 GCLKH_PCI_CE_S 1
		(primitive_site GLOBALSIG_X1Y2 GLOBALSIG internal 0)
	)
	(tile 26 2 GCLKH_X1Y13 GCLKH 1
		(primitive_site GLOBALSIG_X2Y2 GLOBALSIG internal 0)
	)
	(tile 26 3 GCLKH_X2Y13 GCLKH 1
		(primitive_site GLOBALSIG_X3Y2 GLOBALSIG internal 0)
	)
	(tile 26 4 GCLKH_X3Y13 GCLKH 1
		(primitive_site GLOBALSIG_X4Y2 GLOBALSIG internal 0)
	)
	(tile 26 5 BRAMSITE2_MID_GCLKH_X4Y13 BRAMSITE2_MID_GCLKH 1
		(primitive_site GLOBALSIG_X5Y2 GLOBALSIG internal 0)
	)
	(tile 26 6 BRAM2_MID_GCLKH_FEEDTHRU_X5Y13 BRAM2_MID_GCLKH_FEEDTHRU 1
		(primitive_site GLOBALSIG_X6Y2 GLOBALSIG internal 0)
	)
	(tile 26 7 BRAM2_MID_GCLKH_FEEDTHRUA_X6Y13 BRAM2_MID_GCLKH_FEEDTHRUA 1
		(primitive_site GLOBALSIG_X7Y2 GLOBALSIG internal 0)
	)
	(tile 26 8 GCLKVC_X6Y13 GCLKVC 0
	)
	(tile 26 9 GCLKH_X7Y13 GCLKH 1
		(primitive_site GLOBALSIG_X8Y2 GLOBALSIG internal 0)
	)
	(tile 26 10 GCLKH_X8Y13 GCLKH 1
		(primitive_site GLOBALSIG_X9Y2 GLOBALSIG internal 0)
	)
	(tile 26 11 GCLKH_X9Y13 GCLKH 1
		(primitive_site GLOBALSIG_X10Y2 GLOBALSIG internal 0)
	)
	(tile 26 12 GCLKH_X10Y13 GCLKH 1
		(primitive_site GLOBALSIG_X11Y2 GLOBALSIG internal 0)
	)
	(tile 26 13 GCLKH_X11Y13 GCLKH 1
		(primitive_site GLOBALSIG_X12Y2 GLOBALSIG internal 0)
	)
	(tile 26 14 GCLKH_X12Y13 GCLKH 1
		(primitive_site GLOBALSIG_X13Y2 GLOBALSIG internal 0)
	)
	(tile 26 15 GCLKH_X13Y13 GCLKH 1
		(primitive_site GLOBALSIG_X14Y2 GLOBALSIG internal 0)
	)
	(tile 26 16 CLKVC_X13Y13 CLKVC 0
	)
	(tile 26 17 GCLKH_X14Y13 GCLKH 1
		(primitive_site GLOBALSIG_X16Y2 GLOBALSIG internal 0)
	)
	(tile 26 18 GCLKH_X15Y13 GCLKH 1
		(primitive_site GLOBALSIG_X17Y2 GLOBALSIG internal 0)
	)
	(tile 26 19 GCLKH_X16Y13 GCLKH 1
		(primitive_site GLOBALSIG_X18Y2 GLOBALSIG internal 0)
	)
	(tile 26 20 GCLKH_X17Y13 GCLKH 1
		(primitive_site GLOBALSIG_X19Y2 GLOBALSIG internal 0)
	)
	(tile 26 21 GCLKH_X18Y13 GCLKH 1
		(primitive_site GLOBALSIG_X20Y2 GLOBALSIG internal 0)
	)
	(tile 26 22 GCLKH_X19Y13 GCLKH 1
		(primitive_site GLOBALSIG_X21Y2 GLOBALSIG internal 0)
	)
	(tile 26 23 GCLKH_X20Y13 GCLKH 1
		(primitive_site GLOBALSIG_X22Y2 GLOBALSIG internal 0)
	)
	(tile 26 24 GCLKVC_X20Y13 GCLKVC 0
	)
	(tile 26 25 GCLKH_X21Y13 GCLKH 1
		(primitive_site GLOBALSIG_X23Y2 GLOBALSIG internal 0)
	)
	(tile 26 26 BRAMSITE2_MID_GCLKH_X22Y13 BRAMSITE2_MID_GCLKH 1
		(primitive_site GLOBALSIG_X24Y2 GLOBALSIG internal 0)
	)
	(tile 26 27 BRAM2_MID_GCLKH_FEEDTHRU_X23Y13 BRAM2_MID_GCLKH_FEEDTHRU 1
		(primitive_site GLOBALSIG_X25Y2 GLOBALSIG internal 0)
	)
	(tile 26 28 BRAM2_MID_GCLKH_FEEDTHRUA_X24Y13 BRAM2_MID_GCLKH_FEEDTHRUA 1
		(primitive_site GLOBALSIG_X26Y2 GLOBALSIG internal 0)
	)
	(tile 26 29 GCLKH_X25Y13 GCLKH 1
		(primitive_site GLOBALSIG_X27Y2 GLOBALSIG internal 0)
	)
	(tile 26 30 GCLKH_X26Y13 GCLKH 1
		(primitive_site GLOBALSIG_X28Y2 GLOBALSIG internal 0)
	)
	(tile 26 31 GCLKH_PCI_CE_S_X27Y13 GCLKH_PCI_CE_S 1
		(primitive_site GLOBALSIG_X29Y2 GLOBALSIG internal 0)
	)
	(tile 26 32 EMPTY_GCLKH_X27Y13 EMPTY_GCLKH 0
	)
	(tile 27 0 LTERM_X0Y13 LTERM 0
	)
	(tile 27 1 LIOIS_X0Y13 LIOIS 5
		(primitive_site VCC_X1Y14 VCC internal 1)
		(primitive_site RLL_X0Y13 RESERVED_LL internal 8)
		(primitive_site PAD146 DIFFM unbonded 29)
		(primitive_site PAD145 DIFFS unbonded 29)
		(primitive_site NOPAD150 IOB unbonded 29)
	)
	(tile 27 2 CLB_X1Y13 CENTER_SMALL 6
		(primitive_site RLL_X1Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y14 VCC internal 1)
		(primitive_site SLICE_X0Y24 SLICEM internal 32)
		(primitive_site SLICE_X0Y25 SLICEM internal 32)
		(primitive_site SLICE_X1Y24 SLICEL internal 25)
		(primitive_site SLICE_X1Y25 SLICEL internal 25)
	)
	(tile 27 3 CLB_X2Y13 CENTER_SMALL 6
		(primitive_site RLL_X2Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y14 VCC internal 1)
		(primitive_site SLICE_X2Y24 SLICEM internal 32)
		(primitive_site SLICE_X2Y25 SLICEM internal 32)
		(primitive_site SLICE_X3Y24 SLICEL internal 25)
		(primitive_site SLICE_X3Y25 SLICEL internal 25)
	)
	(tile 27 4 BRAM3_SMALL_X3Y13 BRAM3_SMALL 2
		(primitive_site RLL_X3Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y14 VCC internal 1)
	)
	(tile 27 5 EMPTY_BRAM_X4Y13 EMPTY_BRAM 0
	)
	(tile 27 6 EMPTY_BRAM_X5Y13 EMPTY_BRAM 0
	)
	(tile 27 7 EMPTY_BRAM_X6Y13 EMPTY_BRAM 0
	)
	(tile 27 8 GCLKV_X6Y13 GCLKV 0
	)
	(tile 27 9 CLB_X7Y13 CENTER_SMALL 6
		(primitive_site RLL_X7Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y14 VCC internal 1)
		(primitive_site SLICE_X12Y24 SLICEM internal 32)
		(primitive_site SLICE_X12Y25 SLICEM internal 32)
		(primitive_site SLICE_X13Y24 SLICEL internal 25)
		(primitive_site SLICE_X13Y25 SLICEL internal 25)
	)
	(tile 27 10 CLB_X8Y13 CENTER_SMALL 6
		(primitive_site RLL_X8Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y14 VCC internal 1)
		(primitive_site SLICE_X14Y24 SLICEM internal 32)
		(primitive_site SLICE_X14Y25 SLICEM internal 32)
		(primitive_site SLICE_X15Y24 SLICEL internal 25)
		(primitive_site SLICE_X15Y25 SLICEL internal 25)
	)
	(tile 27 11 CLB_X9Y13 CENTER_SMALL 6
		(primitive_site RLL_X9Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y14 VCC internal 1)
		(primitive_site SLICE_X16Y24 SLICEM internal 32)
		(primitive_site SLICE_X16Y25 SLICEM internal 32)
		(primitive_site SLICE_X17Y24 SLICEL internal 25)
		(primitive_site SLICE_X17Y25 SLICEL internal 25)
	)
	(tile 27 12 CLB_X10Y13 CENTER_SMALL 6
		(primitive_site RLL_X10Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y14 VCC internal 1)
		(primitive_site SLICE_X18Y24 SLICEM internal 32)
		(primitive_site SLICE_X18Y25 SLICEM internal 32)
		(primitive_site SLICE_X19Y24 SLICEL internal 25)
		(primitive_site SLICE_X19Y25 SLICEL internal 25)
	)
	(tile 27 13 CLB_X11Y13 CENTER_SMALL 6
		(primitive_site RLL_X11Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y14 VCC internal 1)
		(primitive_site SLICE_X20Y24 SLICEM internal 32)
		(primitive_site SLICE_X20Y25 SLICEM internal 32)
		(primitive_site SLICE_X21Y24 SLICEL internal 25)
		(primitive_site SLICE_X21Y25 SLICEL internal 25)
	)
	(tile 27 14 CLB_X12Y13 CENTER_SMALL 6
		(primitive_site RLL_X12Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y14 VCC internal 1)
		(primitive_site SLICE_X22Y24 SLICEM internal 32)
		(primitive_site SLICE_X22Y25 SLICEM internal 32)
		(primitive_site SLICE_X23Y24 SLICEL internal 25)
		(primitive_site SLICE_X23Y25 SLICEL internal 25)
	)
	(tile 27 15 CLB_X13Y13 CENTER_SMALL 6
		(primitive_site RLL_X13Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y14 VCC internal 1)
		(primitive_site SLICE_X24Y24 SLICEM internal 32)
		(primitive_site SLICE_X24Y25 SLICEM internal 32)
		(primitive_site SLICE_X25Y24 SLICEL internal 25)
		(primitive_site SLICE_X25Y25 SLICEL internal 25)
	)
	(tile 27 16 CLKV_X13Y13 CLKV 0
	)
	(tile 27 17 CLB_X14Y13 CENTER_SMALL 6
		(primitive_site RLL_X14Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y14 VCC internal 1)
		(primitive_site SLICE_X26Y24 SLICEM internal 32)
		(primitive_site SLICE_X26Y25 SLICEM internal 32)
		(primitive_site SLICE_X27Y24 SLICEL internal 25)
		(primitive_site SLICE_X27Y25 SLICEL internal 25)
	)
	(tile 27 18 CLB_X15Y13 CENTER_SMALL 6
		(primitive_site RLL_X15Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y14 VCC internal 1)
		(primitive_site SLICE_X28Y24 SLICEM internal 32)
		(primitive_site SLICE_X28Y25 SLICEM internal 32)
		(primitive_site SLICE_X29Y24 SLICEL internal 25)
		(primitive_site SLICE_X29Y25 SLICEL internal 25)
	)
	(tile 27 19 CLB_X16Y13 CENTER_SMALL 6
		(primitive_site RLL_X16Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y14 VCC internal 1)
		(primitive_site SLICE_X30Y24 SLICEM internal 32)
		(primitive_site SLICE_X30Y25 SLICEM internal 32)
		(primitive_site SLICE_X31Y24 SLICEL internal 25)
		(primitive_site SLICE_X31Y25 SLICEL internal 25)
	)
	(tile 27 20 CLB_X17Y13 CENTER_SMALL 6
		(primitive_site RLL_X17Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y14 VCC internal 1)
		(primitive_site SLICE_X32Y24 SLICEM internal 32)
		(primitive_site SLICE_X32Y25 SLICEM internal 32)
		(primitive_site SLICE_X33Y24 SLICEL internal 25)
		(primitive_site SLICE_X33Y25 SLICEL internal 25)
	)
	(tile 27 21 CLB_X18Y13 CENTER_SMALL 6
		(primitive_site RLL_X18Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y14 VCC internal 1)
		(primitive_site SLICE_X34Y24 SLICEM internal 32)
		(primitive_site SLICE_X34Y25 SLICEM internal 32)
		(primitive_site SLICE_X35Y24 SLICEL internal 25)
		(primitive_site SLICE_X35Y25 SLICEL internal 25)
	)
	(tile 27 22 CLB_X19Y13 CENTER_SMALL 6
		(primitive_site RLL_X19Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y14 VCC internal 1)
		(primitive_site SLICE_X36Y24 SLICEM internal 32)
		(primitive_site SLICE_X36Y25 SLICEM internal 32)
		(primitive_site SLICE_X37Y24 SLICEL internal 25)
		(primitive_site SLICE_X37Y25 SLICEL internal 25)
	)
	(tile 27 23 CLB_X20Y13 CENTER_SMALL 6
		(primitive_site RLL_X20Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y14 VCC internal 1)
		(primitive_site SLICE_X38Y24 SLICEM internal 32)
		(primitive_site SLICE_X38Y25 SLICEM internal 32)
		(primitive_site SLICE_X39Y24 SLICEL internal 25)
		(primitive_site SLICE_X39Y25 SLICEL internal 25)
	)
	(tile 27 24 GCLKV_X20Y13 GCLKV 0
	)
	(tile 27 25 BRAM3_SMALL_X21Y13 BRAM3_SMALL 2
		(primitive_site RLL_X21Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y14 VCC internal 1)
	)
	(tile 27 26 EMPTY_BRAM_X22Y13 EMPTY_BRAM 0
	)
	(tile 27 27 EMPTY_BRAM_X23Y13 EMPTY_BRAM 0
	)
	(tile 27 28 EMPTY_BRAM_X24Y13 EMPTY_BRAM 0
	)
	(tile 27 29 CLB_X25Y13 CENTER_SMALL 6
		(primitive_site RLL_X25Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y14 VCC internal 1)
		(primitive_site SLICE_X48Y24 SLICEM internal 32)
		(primitive_site SLICE_X48Y25 SLICEM internal 32)
		(primitive_site SLICE_X49Y24 SLICEL internal 25)
		(primitive_site SLICE_X49Y25 SLICEL internal 25)
	)
	(tile 27 30 CLB_X26Y13 CENTER_SMALL 6
		(primitive_site RLL_X26Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y14 VCC internal 1)
		(primitive_site SLICE_X50Y24 SLICEM internal 32)
		(primitive_site SLICE_X50Y25 SLICEM internal 32)
		(primitive_site SLICE_X51Y24 SLICEL internal 25)
		(primitive_site SLICE_X51Y25 SLICEL internal 25)
	)
	(tile 27 31 RIBUFS_X27Y13 RIBUFS 5
		(primitive_site VCC_X29Y14 VCC internal 1)
		(primitive_site RLL_X27Y13 RESERVED_LL internal 8)
		(primitive_site NOPAD72 DIFFMI unbonded 29)
		(primitive_site NOPAD71 DIFFSI unbonded 29)
		(primitive_site IPAD71 IBUF unbonded 29)
	)
	(tile 27 32 RTERM_X27Y13 RTERM 0
	)
	(tile 28 0 LTERM_X0Y12 LTERM 0
	)
	(tile 28 1 LIOIS_X0Y12 LIOIS 5
		(primitive_site VCC_X1Y13 VCC internal 1)
		(primitive_site RLL_X0Y12 RESERVED_LL internal 8)
		(primitive_site NOPAD149 DIFFM unbonded 29)
		(primitive_site NOPAD148 DIFFS unbonded 29)
		(primitive_site NOPAD147 IOB unbonded 29)
	)
	(tile 28 2 CLB_X1Y12 CENTER_SMALL 6
		(primitive_site RLL_X1Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y13 VCC internal 1)
		(primitive_site SLICE_X0Y22 SLICEM internal 32)
		(primitive_site SLICE_X0Y23 SLICEM internal 32)
		(primitive_site SLICE_X1Y22 SLICEL internal 25)
		(primitive_site SLICE_X1Y23 SLICEL internal 25)
	)
	(tile 28 3 CLB_X2Y12 CENTER_SMALL 6
		(primitive_site RLL_X2Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y13 VCC internal 1)
		(primitive_site SLICE_X2Y22 SLICEM internal 32)
		(primitive_site SLICE_X2Y23 SLICEM internal 32)
		(primitive_site SLICE_X3Y22 SLICEL internal 25)
		(primitive_site SLICE_X3Y23 SLICEL internal 25)
	)
	(tile 28 4 BRAM2_SMALL_X3Y12 BRAM2_SMALL 2
		(primitive_site RLL_X3Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y13 VCC internal 1)
	)
	(tile 28 5 EMPTY_BRAM_X4Y12 EMPTY_BRAM 0
	)
	(tile 28 6 EMPTY_BRAM_X5Y12 EMPTY_BRAM 0
	)
	(tile 28 7 EMPTY_BRAM_X6Y12 EMPTY_BRAM 0
	)
	(tile 28 8 GCLKV_X6Y12 GCLKV 0
	)
	(tile 28 9 CLB_X7Y12 CENTER_SMALL 6
		(primitive_site RLL_X7Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y13 VCC internal 1)
		(primitive_site SLICE_X12Y22 SLICEM internal 32)
		(primitive_site SLICE_X12Y23 SLICEM internal 32)
		(primitive_site SLICE_X13Y22 SLICEL internal 25)
		(primitive_site SLICE_X13Y23 SLICEL internal 25)
	)
	(tile 28 10 CLB_X8Y12 CENTER_SMALL 6
		(primitive_site RLL_X8Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y13 VCC internal 1)
		(primitive_site SLICE_X14Y22 SLICEM internal 32)
		(primitive_site SLICE_X14Y23 SLICEM internal 32)
		(primitive_site SLICE_X15Y22 SLICEL internal 25)
		(primitive_site SLICE_X15Y23 SLICEL internal 25)
	)
	(tile 28 11 CLB_X9Y12 CENTER_SMALL 6
		(primitive_site RLL_X9Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y13 VCC internal 1)
		(primitive_site SLICE_X16Y22 SLICEM internal 32)
		(primitive_site SLICE_X16Y23 SLICEM internal 32)
		(primitive_site SLICE_X17Y22 SLICEL internal 25)
		(primitive_site SLICE_X17Y23 SLICEL internal 25)
	)
	(tile 28 12 CLB_X10Y12 CENTER_SMALL 6
		(primitive_site RLL_X10Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y13 VCC internal 1)
		(primitive_site SLICE_X18Y22 SLICEM internal 32)
		(primitive_site SLICE_X18Y23 SLICEM internal 32)
		(primitive_site SLICE_X19Y22 SLICEL internal 25)
		(primitive_site SLICE_X19Y23 SLICEL internal 25)
	)
	(tile 28 13 CLB_X11Y12 CENTER_SMALL 6
		(primitive_site RLL_X11Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y13 VCC internal 1)
		(primitive_site SLICE_X20Y22 SLICEM internal 32)
		(primitive_site SLICE_X20Y23 SLICEM internal 32)
		(primitive_site SLICE_X21Y22 SLICEL internal 25)
		(primitive_site SLICE_X21Y23 SLICEL internal 25)
	)
	(tile 28 14 CLB_X12Y12 CENTER_SMALL 6
		(primitive_site RLL_X12Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y13 VCC internal 1)
		(primitive_site SLICE_X22Y22 SLICEM internal 32)
		(primitive_site SLICE_X22Y23 SLICEM internal 32)
		(primitive_site SLICE_X23Y22 SLICEL internal 25)
		(primitive_site SLICE_X23Y23 SLICEL internal 25)
	)
	(tile 28 15 CLB_X13Y12 CENTER_SMALL 6
		(primitive_site RLL_X13Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y13 VCC internal 1)
		(primitive_site SLICE_X24Y22 SLICEM internal 32)
		(primitive_site SLICE_X24Y23 SLICEM internal 32)
		(primitive_site SLICE_X25Y22 SLICEL internal 25)
		(primitive_site SLICE_X25Y23 SLICEL internal 25)
	)
	(tile 28 16 CLKV_X13Y12 CLKV 0
	)
	(tile 28 17 CLB_X14Y12 CENTER_SMALL 6
		(primitive_site RLL_X14Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y13 VCC internal 1)
		(primitive_site SLICE_X26Y22 SLICEM internal 32)
		(primitive_site SLICE_X26Y23 SLICEM internal 32)
		(primitive_site SLICE_X27Y22 SLICEL internal 25)
		(primitive_site SLICE_X27Y23 SLICEL internal 25)
	)
	(tile 28 18 CLB_X15Y12 CENTER_SMALL 6
		(primitive_site RLL_X15Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y13 VCC internal 1)
		(primitive_site SLICE_X28Y22 SLICEM internal 32)
		(primitive_site SLICE_X28Y23 SLICEM internal 32)
		(primitive_site SLICE_X29Y22 SLICEL internal 25)
		(primitive_site SLICE_X29Y23 SLICEL internal 25)
	)
	(tile 28 19 CLB_X16Y12 CENTER_SMALL 6
		(primitive_site RLL_X16Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y13 VCC internal 1)
		(primitive_site SLICE_X30Y22 SLICEM internal 32)
		(primitive_site SLICE_X30Y23 SLICEM internal 32)
		(primitive_site SLICE_X31Y22 SLICEL internal 25)
		(primitive_site SLICE_X31Y23 SLICEL internal 25)
	)
	(tile 28 20 CLB_X17Y12 CENTER_SMALL 6
		(primitive_site RLL_X17Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y13 VCC internal 1)
		(primitive_site SLICE_X32Y22 SLICEM internal 32)
		(primitive_site SLICE_X32Y23 SLICEM internal 32)
		(primitive_site SLICE_X33Y22 SLICEL internal 25)
		(primitive_site SLICE_X33Y23 SLICEL internal 25)
	)
	(tile 28 21 CLB_X18Y12 CENTER_SMALL 6
		(primitive_site RLL_X18Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y13 VCC internal 1)
		(primitive_site SLICE_X34Y22 SLICEM internal 32)
		(primitive_site SLICE_X34Y23 SLICEM internal 32)
		(primitive_site SLICE_X35Y22 SLICEL internal 25)
		(primitive_site SLICE_X35Y23 SLICEL internal 25)
	)
	(tile 28 22 CLB_X19Y12 CENTER_SMALL 6
		(primitive_site RLL_X19Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y13 VCC internal 1)
		(primitive_site SLICE_X36Y22 SLICEM internal 32)
		(primitive_site SLICE_X36Y23 SLICEM internal 32)
		(primitive_site SLICE_X37Y22 SLICEL internal 25)
		(primitive_site SLICE_X37Y23 SLICEL internal 25)
	)
	(tile 28 23 CLB_X20Y12 CENTER_SMALL 6
		(primitive_site RLL_X20Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y13 VCC internal 1)
		(primitive_site SLICE_X38Y22 SLICEM internal 32)
		(primitive_site SLICE_X38Y23 SLICEM internal 32)
		(primitive_site SLICE_X39Y22 SLICEL internal 25)
		(primitive_site SLICE_X39Y23 SLICEL internal 25)
	)
	(tile 28 24 GCLKV_X20Y12 GCLKV 0
	)
	(tile 28 25 BRAM2_SMALL_X21Y12 BRAM2_SMALL 2
		(primitive_site RLL_X21Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y13 VCC internal 1)
	)
	(tile 28 26 EMPTY_BRAM_X22Y12 EMPTY_BRAM 0
	)
	(tile 28 27 EMPTY_BRAM_X23Y12 EMPTY_BRAM 0
	)
	(tile 28 28 EMPTY_BRAM_X24Y12 EMPTY_BRAM 0
	)
	(tile 28 29 CLB_X25Y12 CENTER_SMALL 6
		(primitive_site RLL_X25Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y13 VCC internal 1)
		(primitive_site SLICE_X48Y22 SLICEM internal 32)
		(primitive_site SLICE_X48Y23 SLICEM internal 32)
		(primitive_site SLICE_X49Y22 SLICEL internal 25)
		(primitive_site SLICE_X49Y23 SLICEL internal 25)
	)
	(tile 28 30 CLB_X26Y12 CENTER_SMALL 6
		(primitive_site RLL_X26Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y13 VCC internal 1)
		(primitive_site SLICE_X50Y22 SLICEM internal 32)
		(primitive_site SLICE_X50Y23 SLICEM internal 32)
		(primitive_site SLICE_X51Y22 SLICEL internal 25)
		(primitive_site SLICE_X51Y23 SLICEL internal 25)
	)
	(tile 28 31 RIOIS_X27Y12 RIOIS 5
		(primitive_site VCC_X29Y13 VCC internal 1)
		(primitive_site RLL_X27Y12 RESERVED_LL internal 8)
		(primitive_site PAD73 DIFFM unbonded 29)
		(primitive_site PAD72 DIFFS unbonded 29)
		(primitive_site NOPAD73 IOB unbonded 29)
	)
	(tile 28 32 RTERM_X27Y12 RTERM 0
	)
	(tile 29 0 LTERM_X0Y11 LTERM 0
	)
	(tile 29 1 LIOIS_X0Y11 LIOIS 5
		(primitive_site VCC_X1Y12 VCC internal 1)
		(primitive_site RLL_X0Y11 RESERVED_LL internal 8)
		(primitive_site PAD144 DIFFM unbonded 29)
		(primitive_site PAD143 DIFFS unbonded 29)
		(primitive_site NOPAD146 IOB unbonded 29)
	)
	(tile 29 2 CLB_X1Y11 CENTER_SMALL 6
		(primitive_site RLL_X1Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y12 VCC internal 1)
		(primitive_site SLICE_X0Y20 SLICEM internal 32)
		(primitive_site SLICE_X0Y21 SLICEM internal 32)
		(primitive_site SLICE_X1Y20 SLICEL internal 25)
		(primitive_site SLICE_X1Y21 SLICEL internal 25)
	)
	(tile 29 3 CLB_X2Y11 CENTER_SMALL 6
		(primitive_site RLL_X2Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y12 VCC internal 1)
		(primitive_site SLICE_X2Y20 SLICEM internal 32)
		(primitive_site SLICE_X2Y21 SLICEM internal 32)
		(primitive_site SLICE_X3Y20 SLICEL internal 25)
		(primitive_site SLICE_X3Y21 SLICEL internal 25)
	)
	(tile 29 4 BRAM1_SMALL_X3Y11 BRAM1_SMALL 2
		(primitive_site RLL_X3Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y12 VCC internal 1)
	)
	(tile 29 5 EMPTY_BRAM_X4Y11 EMPTY_BRAM 0
	)
	(tile 29 6 EMPTY_BRAM_X5Y11 EMPTY_BRAM 0
	)
	(tile 29 7 EMPTY_BRAM_X6Y11 EMPTY_BRAM 0
	)
	(tile 29 8 GCLKV_X6Y11 GCLKV 0
	)
	(tile 29 9 CLB_X7Y11 CENTER_SMALL 6
		(primitive_site RLL_X7Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y12 VCC internal 1)
		(primitive_site SLICE_X12Y20 SLICEM internal 32)
		(primitive_site SLICE_X12Y21 SLICEM internal 32)
		(primitive_site SLICE_X13Y20 SLICEL internal 25)
		(primitive_site SLICE_X13Y21 SLICEL internal 25)
	)
	(tile 29 10 CLB_X8Y11 CENTER_SMALL 6
		(primitive_site RLL_X8Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y12 VCC internal 1)
		(primitive_site SLICE_X14Y20 SLICEM internal 32)
		(primitive_site SLICE_X14Y21 SLICEM internal 32)
		(primitive_site SLICE_X15Y20 SLICEL internal 25)
		(primitive_site SLICE_X15Y21 SLICEL internal 25)
	)
	(tile 29 11 CLB_X9Y11 CENTER_SMALL 6
		(primitive_site RLL_X9Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y12 VCC internal 1)
		(primitive_site SLICE_X16Y20 SLICEM internal 32)
		(primitive_site SLICE_X16Y21 SLICEM internal 32)
		(primitive_site SLICE_X17Y20 SLICEL internal 25)
		(primitive_site SLICE_X17Y21 SLICEL internal 25)
	)
	(tile 29 12 CLB_X10Y11 CENTER_SMALL 6
		(primitive_site RLL_X10Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y12 VCC internal 1)
		(primitive_site SLICE_X18Y20 SLICEM internal 32)
		(primitive_site SLICE_X18Y21 SLICEM internal 32)
		(primitive_site SLICE_X19Y20 SLICEL internal 25)
		(primitive_site SLICE_X19Y21 SLICEL internal 25)
	)
	(tile 29 13 CLB_X11Y11 CENTER_SMALL 6
		(primitive_site RLL_X11Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y12 VCC internal 1)
		(primitive_site SLICE_X20Y20 SLICEM internal 32)
		(primitive_site SLICE_X20Y21 SLICEM internal 32)
		(primitive_site SLICE_X21Y20 SLICEL internal 25)
		(primitive_site SLICE_X21Y21 SLICEL internal 25)
	)
	(tile 29 14 CLB_X12Y11 CENTER_SMALL 6
		(primitive_site RLL_X12Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y12 VCC internal 1)
		(primitive_site SLICE_X22Y20 SLICEM internal 32)
		(primitive_site SLICE_X22Y21 SLICEM internal 32)
		(primitive_site SLICE_X23Y20 SLICEL internal 25)
		(primitive_site SLICE_X23Y21 SLICEL internal 25)
	)
	(tile 29 15 CLB_X13Y11 CENTER_SMALL 6
		(primitive_site RLL_X13Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y12 VCC internal 1)
		(primitive_site SLICE_X24Y20 SLICEM internal 32)
		(primitive_site SLICE_X24Y21 SLICEM internal 32)
		(primitive_site SLICE_X25Y20 SLICEL internal 25)
		(primitive_site SLICE_X25Y21 SLICEL internal 25)
	)
	(tile 29 16 CLKV_X13Y11 CLKV 0
	)
	(tile 29 17 CLB_X14Y11 CENTER_SMALL 6
		(primitive_site RLL_X14Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y12 VCC internal 1)
		(primitive_site SLICE_X26Y20 SLICEM internal 32)
		(primitive_site SLICE_X26Y21 SLICEM internal 32)
		(primitive_site SLICE_X27Y20 SLICEL internal 25)
		(primitive_site SLICE_X27Y21 SLICEL internal 25)
	)
	(tile 29 18 CLB_X15Y11 CENTER_SMALL 6
		(primitive_site RLL_X15Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y12 VCC internal 1)
		(primitive_site SLICE_X28Y20 SLICEM internal 32)
		(primitive_site SLICE_X28Y21 SLICEM internal 32)
		(primitive_site SLICE_X29Y20 SLICEL internal 25)
		(primitive_site SLICE_X29Y21 SLICEL internal 25)
	)
	(tile 29 19 CLB_X16Y11 CENTER_SMALL 6
		(primitive_site RLL_X16Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y12 VCC internal 1)
		(primitive_site SLICE_X30Y20 SLICEM internal 32)
		(primitive_site SLICE_X30Y21 SLICEM internal 32)
		(primitive_site SLICE_X31Y20 SLICEL internal 25)
		(primitive_site SLICE_X31Y21 SLICEL internal 25)
	)
	(tile 29 20 CLB_X17Y11 CENTER_SMALL 6
		(primitive_site RLL_X17Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y12 VCC internal 1)
		(primitive_site SLICE_X32Y20 SLICEM internal 32)
		(primitive_site SLICE_X32Y21 SLICEM internal 32)
		(primitive_site SLICE_X33Y20 SLICEL internal 25)
		(primitive_site SLICE_X33Y21 SLICEL internal 25)
	)
	(tile 29 21 CLB_X18Y11 CENTER_SMALL 6
		(primitive_site RLL_X18Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y12 VCC internal 1)
		(primitive_site SLICE_X34Y20 SLICEM internal 32)
		(primitive_site SLICE_X34Y21 SLICEM internal 32)
		(primitive_site SLICE_X35Y20 SLICEL internal 25)
		(primitive_site SLICE_X35Y21 SLICEL internal 25)
	)
	(tile 29 22 CLB_X19Y11 CENTER_SMALL 6
		(primitive_site RLL_X19Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y12 VCC internal 1)
		(primitive_site SLICE_X36Y20 SLICEM internal 32)
		(primitive_site SLICE_X36Y21 SLICEM internal 32)
		(primitive_site SLICE_X37Y20 SLICEL internal 25)
		(primitive_site SLICE_X37Y21 SLICEL internal 25)
	)
	(tile 29 23 CLB_X20Y11 CENTER_SMALL 6
		(primitive_site RLL_X20Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y12 VCC internal 1)
		(primitive_site SLICE_X38Y20 SLICEM internal 32)
		(primitive_site SLICE_X38Y21 SLICEM internal 32)
		(primitive_site SLICE_X39Y20 SLICEL internal 25)
		(primitive_site SLICE_X39Y21 SLICEL internal 25)
	)
	(tile 29 24 GCLKV_X20Y11 GCLKV 0
	)
	(tile 29 25 BRAM1_SMALL_X21Y11 BRAM1_SMALL 2
		(primitive_site RLL_X21Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y12 VCC internal 1)
	)
	(tile 29 26 EMPTY_BRAM_X22Y11 EMPTY_BRAM 0
	)
	(tile 29 27 EMPTY_BRAM_X23Y11 EMPTY_BRAM 0
	)
	(tile 29 28 EMPTY_BRAM_X24Y11 EMPTY_BRAM 0
	)
	(tile 29 29 CLB_X25Y11 CENTER_SMALL 6
		(primitive_site RLL_X25Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y12 VCC internal 1)
		(primitive_site SLICE_X48Y20 SLICEM internal 32)
		(primitive_site SLICE_X48Y21 SLICEM internal 32)
		(primitive_site SLICE_X49Y20 SLICEL internal 25)
		(primitive_site SLICE_X49Y21 SLICEL internal 25)
	)
	(tile 29 30 CLB_X26Y11 CENTER_SMALL 6
		(primitive_site RLL_X26Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y12 VCC internal 1)
		(primitive_site SLICE_X50Y20 SLICEM internal 32)
		(primitive_site SLICE_X50Y21 SLICEM internal 32)
		(primitive_site SLICE_X51Y20 SLICEL internal 25)
		(primitive_site SLICE_X51Y21 SLICEL internal 25)
	)
	(tile 29 31 RIOIS_X27Y11 RIOIS 5
		(primitive_site VCC_X29Y12 VCC internal 1)
		(primitive_site RLL_X27Y11 RESERVED_LL internal 8)
		(primitive_site NOPAD76 DIFFM unbonded 29)
		(primitive_site NOPAD75 DIFFS unbonded 29)
		(primitive_site NOPAD74 IOB unbonded 29)
	)
	(tile 29 32 RTERM_X27Y11 RTERM 0
	)
	(tile 30 0 LTERM4_X0Y10 LTERM4 0
	)
	(tile 30 1 LIBUFS_X0Y10 LIBUFS 5
		(primitive_site VCC_X1Y11 VCC internal 1)
		(primitive_site RLL_X0Y10 RESERVED_LL internal 8)
		(primitive_site NOPAD145 DIFFMI unbonded 29)
		(primitive_site NOPAD144 DIFFSI unbonded 29)
		(primitive_site IPAD142 IBUF unbonded 29)
	)
	(tile 30 2 CLB_X1Y10 CENTER_SMALL 6
		(primitive_site RLL_X1Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y11 VCC internal 1)
		(primitive_site SLICE_X0Y18 SLICEM internal 32)
		(primitive_site SLICE_X0Y19 SLICEM internal 32)
		(primitive_site SLICE_X1Y18 SLICEL internal 25)
		(primitive_site SLICE_X1Y19 SLICEL internal 25)
	)
	(tile 30 3 CLB_X2Y10 CENTER_SMALL 6
		(primitive_site RLL_X2Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y11 VCC internal 1)
		(primitive_site SLICE_X2Y18 SLICEM internal 32)
		(primitive_site SLICE_X2Y19 SLICEM internal 32)
		(primitive_site SLICE_X3Y18 SLICEL internal 25)
		(primitive_site SLICE_X3Y19 SLICEL internal 25)
	)
	(tile 30 4 BRAM0_SMALL_X3Y10 BRAM0_SMALL 2
		(primitive_site RLL_X3Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y11 VCC internal 1)
	)
	(tile 30 5 BRAMSITE2_X4Y10 BRAMSITE2 2
		(primitive_site RAMB16_X0Y1 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y1 MULT18X18SIO internal 115)
	)
	(tile 30 6 BRAM2_FEEDTHRU_X5Y10 BRAM2_FEEDTHRU 0
	)
	(tile 30 7 BRAM2_FEEDTHRU_X6Y10 BRAM2_FEEDTHRU 0
	)
	(tile 30 8 GCLKV_X6Y10 GCLKV 0
	)
	(tile 30 9 CLB_X7Y10 CENTER_SMALL 6
		(primitive_site RLL_X7Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y11 VCC internal 1)
		(primitive_site SLICE_X12Y18 SLICEM internal 32)
		(primitive_site SLICE_X12Y19 SLICEM internal 32)
		(primitive_site SLICE_X13Y18 SLICEL internal 25)
		(primitive_site SLICE_X13Y19 SLICEL internal 25)
	)
	(tile 30 10 CLB_X8Y10 CENTER_SMALL 6
		(primitive_site RLL_X8Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y11 VCC internal 1)
		(primitive_site SLICE_X14Y18 SLICEM internal 32)
		(primitive_site SLICE_X14Y19 SLICEM internal 32)
		(primitive_site SLICE_X15Y18 SLICEL internal 25)
		(primitive_site SLICE_X15Y19 SLICEL internal 25)
	)
	(tile 30 11 CLB_X9Y10 CENTER_SMALL 6
		(primitive_site RLL_X9Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y11 VCC internal 1)
		(primitive_site SLICE_X16Y18 SLICEM internal 32)
		(primitive_site SLICE_X16Y19 SLICEM internal 32)
		(primitive_site SLICE_X17Y18 SLICEL internal 25)
		(primitive_site SLICE_X17Y19 SLICEL internal 25)
	)
	(tile 30 12 CLB_X10Y10 CENTER_SMALL 6
		(primitive_site RLL_X10Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y11 VCC internal 1)
		(primitive_site SLICE_X18Y18 SLICEM internal 32)
		(primitive_site SLICE_X18Y19 SLICEM internal 32)
		(primitive_site SLICE_X19Y18 SLICEL internal 25)
		(primitive_site SLICE_X19Y19 SLICEL internal 25)
	)
	(tile 30 13 CLB_X11Y10 CENTER_SMALL 6
		(primitive_site RLL_X11Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y11 VCC internal 1)
		(primitive_site SLICE_X20Y18 SLICEM internal 32)
		(primitive_site SLICE_X20Y19 SLICEM internal 32)
		(primitive_site SLICE_X21Y18 SLICEL internal 25)
		(primitive_site SLICE_X21Y19 SLICEL internal 25)
	)
	(tile 30 14 CLB_X12Y10 CENTER_SMALL 6
		(primitive_site RLL_X12Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y11 VCC internal 1)
		(primitive_site SLICE_X22Y18 SLICEM internal 32)
		(primitive_site SLICE_X22Y19 SLICEM internal 32)
		(primitive_site SLICE_X23Y18 SLICEL internal 25)
		(primitive_site SLICE_X23Y19 SLICEL internal 25)
	)
	(tile 30 15 CLB_X13Y10 CENTER_SMALL 6
		(primitive_site RLL_X13Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y11 VCC internal 1)
		(primitive_site SLICE_X24Y18 SLICEM internal 32)
		(primitive_site SLICE_X24Y19 SLICEM internal 32)
		(primitive_site SLICE_X25Y18 SLICEL internal 25)
		(primitive_site SLICE_X25Y19 SLICEL internal 25)
	)
	(tile 30 16 CLKV_X13Y10 CLKV 0
	)
	(tile 30 17 CLB_X14Y10 CENTER_SMALL 6
		(primitive_site RLL_X14Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y11 VCC internal 1)
		(primitive_site SLICE_X26Y18 SLICEM internal 32)
		(primitive_site SLICE_X26Y19 SLICEM internal 32)
		(primitive_site SLICE_X27Y18 SLICEL internal 25)
		(primitive_site SLICE_X27Y19 SLICEL internal 25)
	)
	(tile 30 18 CLB_X15Y10 CENTER_SMALL 6
		(primitive_site RLL_X15Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y11 VCC internal 1)
		(primitive_site SLICE_X28Y18 SLICEM internal 32)
		(primitive_site SLICE_X28Y19 SLICEM internal 32)
		(primitive_site SLICE_X29Y18 SLICEL internal 25)
		(primitive_site SLICE_X29Y19 SLICEL internal 25)
	)
	(tile 30 19 CLB_X16Y10 CENTER_SMALL 6
		(primitive_site RLL_X16Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y11 VCC internal 1)
		(primitive_site SLICE_X30Y18 SLICEM internal 32)
		(primitive_site SLICE_X30Y19 SLICEM internal 32)
		(primitive_site SLICE_X31Y18 SLICEL internal 25)
		(primitive_site SLICE_X31Y19 SLICEL internal 25)
	)
	(tile 30 20 CLB_X17Y10 CENTER_SMALL 6
		(primitive_site RLL_X17Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y11 VCC internal 1)
		(primitive_site SLICE_X32Y18 SLICEM internal 32)
		(primitive_site SLICE_X32Y19 SLICEM internal 32)
		(primitive_site SLICE_X33Y18 SLICEL internal 25)
		(primitive_site SLICE_X33Y19 SLICEL internal 25)
	)
	(tile 30 21 CLB_X18Y10 CENTER_SMALL 6
		(primitive_site RLL_X18Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y11 VCC internal 1)
		(primitive_site SLICE_X34Y18 SLICEM internal 32)
		(primitive_site SLICE_X34Y19 SLICEM internal 32)
		(primitive_site SLICE_X35Y18 SLICEL internal 25)
		(primitive_site SLICE_X35Y19 SLICEL internal 25)
	)
	(tile 30 22 CLB_X19Y10 CENTER_SMALL 6
		(primitive_site RLL_X19Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y11 VCC internal 1)
		(primitive_site SLICE_X36Y18 SLICEM internal 32)
		(primitive_site SLICE_X36Y19 SLICEM internal 32)
		(primitive_site SLICE_X37Y18 SLICEL internal 25)
		(primitive_site SLICE_X37Y19 SLICEL internal 25)
	)
	(tile 30 23 CLB_X20Y10 CENTER_SMALL 6
		(primitive_site RLL_X20Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y11 VCC internal 1)
		(primitive_site SLICE_X38Y18 SLICEM internal 32)
		(primitive_site SLICE_X38Y19 SLICEM internal 32)
		(primitive_site SLICE_X39Y18 SLICEL internal 25)
		(primitive_site SLICE_X39Y19 SLICEL internal 25)
	)
	(tile 30 24 GCLKV_X20Y10 GCLKV 0
	)
	(tile 30 25 BRAM0_SMALL_X21Y10 BRAM0_SMALL 2
		(primitive_site RLL_X21Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y11 VCC internal 1)
	)
	(tile 30 26 BRAMSITE2_X22Y10 BRAMSITE2 2
		(primitive_site RAMB16_X1Y1 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y1 MULT18X18SIO internal 115)
	)
	(tile 30 27 BRAM2_FEEDTHRU_X23Y10 BRAM2_FEEDTHRU 0
	)
	(tile 30 28 BRAM2_FEEDTHRU_X24Y10 BRAM2_FEEDTHRU 0
	)
	(tile 30 29 CLB_X25Y10 CENTER_SMALL 6
		(primitive_site RLL_X25Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y11 VCC internal 1)
		(primitive_site SLICE_X48Y18 SLICEM internal 32)
		(primitive_site SLICE_X48Y19 SLICEM internal 32)
		(primitive_site SLICE_X49Y18 SLICEL internal 25)
		(primitive_site SLICE_X49Y19 SLICEL internal 25)
	)
	(tile 30 30 CLB_X26Y10 CENTER_SMALL 6
		(primitive_site RLL_X26Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y11 VCC internal 1)
		(primitive_site SLICE_X50Y18 SLICEM internal 32)
		(primitive_site SLICE_X50Y19 SLICEM internal 32)
		(primitive_site SLICE_X51Y18 SLICEL internal 25)
		(primitive_site SLICE_X51Y19 SLICEL internal 25)
	)
	(tile 30 31 RIOIS_X27Y10 RIOIS 5
		(primitive_site VCC_X29Y11 VCC internal 1)
		(primitive_site RLL_X27Y10 RESERVED_LL internal 8)
		(primitive_site P57 DIFFM bonded 29)
		(primitive_site P58 DIFFS bonded 29)
		(primitive_site NOPAD77 IOB unbonded 29)
	)
	(tile 30 32 RTERM4_X27Y10 RTERM4 0
	)
	(tile 31 0 LTERM_X0Y9 LTERM 0
	)
	(tile 31 1 LIOIS_BRK_X0Y9 LIOIS_BRK 5
		(primitive_site VCC_X1Y10 VCC internal 1)
		(primitive_site RLL_X0Y9 RESERVED_LL internal 8)
		(primitive_site PAD141 DIFFM unbonded 29)
		(primitive_site PAD140 DIFFS unbonded 29)
		(primitive_site NOPAD143 IOB unbonded 29)
	)
	(tile 31 2 CLB_X1Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X1Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y10 VCC internal 1)
		(primitive_site SLICE_X0Y16 SLICEM internal 32)
		(primitive_site SLICE_X0Y17 SLICEM internal 32)
		(primitive_site SLICE_X1Y16 SLICEL internal 25)
		(primitive_site SLICE_X1Y17 SLICEL internal 25)
	)
	(tile 31 3 CLB_X2Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X2Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y10 VCC internal 1)
		(primitive_site SLICE_X2Y16 SLICEM internal 32)
		(primitive_site SLICE_X2Y17 SLICEM internal 32)
		(primitive_site SLICE_X3Y16 SLICEL internal 25)
		(primitive_site SLICE_X3Y17 SLICEL internal 25)
	)
	(tile 31 4 BRAM3_SMALL_BRK_X3Y9 BRAM3_SMALL_BRK 2
		(primitive_site RLL_X3Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y10 VCC internal 1)
	)
	(tile 31 5 EMPTY_BRAM_X4Y9 EMPTY_BRAM 0
	)
	(tile 31 6 EMPTY_BRAM_X5Y9 EMPTY_BRAM 0
	)
	(tile 31 7 EMPTY_BRAM_X6Y9 EMPTY_BRAM 0
	)
	(tile 31 8 GCLKV_X6Y9 GCLKV 0
	)
	(tile 31 9 CLB_X7Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X7Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y10 VCC internal 1)
		(primitive_site SLICE_X12Y16 SLICEM internal 32)
		(primitive_site SLICE_X12Y17 SLICEM internal 32)
		(primitive_site SLICE_X13Y16 SLICEL internal 25)
		(primitive_site SLICE_X13Y17 SLICEL internal 25)
	)
	(tile 31 10 CLB_X8Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X8Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y10 VCC internal 1)
		(primitive_site SLICE_X14Y16 SLICEM internal 32)
		(primitive_site SLICE_X14Y17 SLICEM internal 32)
		(primitive_site SLICE_X15Y16 SLICEL internal 25)
		(primitive_site SLICE_X15Y17 SLICEL internal 25)
	)
	(tile 31 11 CLB_X9Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X9Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y10 VCC internal 1)
		(primitive_site SLICE_X16Y16 SLICEM internal 32)
		(primitive_site SLICE_X16Y17 SLICEM internal 32)
		(primitive_site SLICE_X17Y16 SLICEL internal 25)
		(primitive_site SLICE_X17Y17 SLICEL internal 25)
	)
	(tile 31 12 CLB_X10Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X10Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y10 VCC internal 1)
		(primitive_site SLICE_X18Y16 SLICEM internal 32)
		(primitive_site SLICE_X18Y17 SLICEM internal 32)
		(primitive_site SLICE_X19Y16 SLICEL internal 25)
		(primitive_site SLICE_X19Y17 SLICEL internal 25)
	)
	(tile 31 13 CLB_X11Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X11Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y10 VCC internal 1)
		(primitive_site SLICE_X20Y16 SLICEM internal 32)
		(primitive_site SLICE_X20Y17 SLICEM internal 32)
		(primitive_site SLICE_X21Y16 SLICEL internal 25)
		(primitive_site SLICE_X21Y17 SLICEL internal 25)
	)
	(tile 31 14 CLB_X12Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X12Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y10 VCC internal 1)
		(primitive_site SLICE_X22Y16 SLICEM internal 32)
		(primitive_site SLICE_X22Y17 SLICEM internal 32)
		(primitive_site SLICE_X23Y16 SLICEL internal 25)
		(primitive_site SLICE_X23Y17 SLICEL internal 25)
	)
	(tile 31 15 CLB_X13Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X13Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y10 VCC internal 1)
		(primitive_site SLICE_X24Y16 SLICEM internal 32)
		(primitive_site SLICE_X24Y17 SLICEM internal 32)
		(primitive_site SLICE_X25Y16 SLICEL internal 25)
		(primitive_site SLICE_X25Y17 SLICEL internal 25)
	)
	(tile 31 16 CLKV_X13Y9 CLKV 0
	)
	(tile 31 17 CLB_X14Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X14Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y10 VCC internal 1)
		(primitive_site SLICE_X26Y16 SLICEM internal 32)
		(primitive_site SLICE_X26Y17 SLICEM internal 32)
		(primitive_site SLICE_X27Y16 SLICEL internal 25)
		(primitive_site SLICE_X27Y17 SLICEL internal 25)
	)
	(tile 31 18 CLB_X15Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X15Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y10 VCC internal 1)
		(primitive_site SLICE_X28Y16 SLICEM internal 32)
		(primitive_site SLICE_X28Y17 SLICEM internal 32)
		(primitive_site SLICE_X29Y16 SLICEL internal 25)
		(primitive_site SLICE_X29Y17 SLICEL internal 25)
	)
	(tile 31 19 CLB_X16Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X16Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y10 VCC internal 1)
		(primitive_site SLICE_X30Y16 SLICEM internal 32)
		(primitive_site SLICE_X30Y17 SLICEM internal 32)
		(primitive_site SLICE_X31Y16 SLICEL internal 25)
		(primitive_site SLICE_X31Y17 SLICEL internal 25)
	)
	(tile 31 20 CLB_X17Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X17Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y10 VCC internal 1)
		(primitive_site SLICE_X32Y16 SLICEM internal 32)
		(primitive_site SLICE_X32Y17 SLICEM internal 32)
		(primitive_site SLICE_X33Y16 SLICEL internal 25)
		(primitive_site SLICE_X33Y17 SLICEL internal 25)
	)
	(tile 31 21 CLB_X18Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X18Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y10 VCC internal 1)
		(primitive_site SLICE_X34Y16 SLICEM internal 32)
		(primitive_site SLICE_X34Y17 SLICEM internal 32)
		(primitive_site SLICE_X35Y16 SLICEL internal 25)
		(primitive_site SLICE_X35Y17 SLICEL internal 25)
	)
	(tile 31 22 CLB_X19Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X19Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y10 VCC internal 1)
		(primitive_site SLICE_X36Y16 SLICEM internal 32)
		(primitive_site SLICE_X36Y17 SLICEM internal 32)
		(primitive_site SLICE_X37Y16 SLICEL internal 25)
		(primitive_site SLICE_X37Y17 SLICEL internal 25)
	)
	(tile 31 23 CLB_X20Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X20Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y10 VCC internal 1)
		(primitive_site SLICE_X38Y16 SLICEM internal 32)
		(primitive_site SLICE_X38Y17 SLICEM internal 32)
		(primitive_site SLICE_X39Y16 SLICEL internal 25)
		(primitive_site SLICE_X39Y17 SLICEL internal 25)
	)
	(tile 31 24 GCLKV_X20Y9 GCLKV 0
	)
	(tile 31 25 BRAM3_SMALL_BRK_X21Y9 BRAM3_SMALL_BRK 2
		(primitive_site RLL_X21Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y10 VCC internal 1)
	)
	(tile 31 26 EMPTY_BRAM_X22Y9 EMPTY_BRAM 0
	)
	(tile 31 27 EMPTY_BRAM_X23Y9 EMPTY_BRAM 0
	)
	(tile 31 28 EMPTY_BRAM_X24Y9 EMPTY_BRAM 0
	)
	(tile 31 29 CLB_X25Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X25Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y10 VCC internal 1)
		(primitive_site SLICE_X48Y16 SLICEM internal 32)
		(primitive_site SLICE_X48Y17 SLICEM internal 32)
		(primitive_site SLICE_X49Y16 SLICEL internal 25)
		(primitive_site SLICE_X49Y17 SLICEL internal 25)
	)
	(tile 31 30 CLB_X26Y9 CENTER_SMALL_BRK 6
		(primitive_site RLL_X26Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y10 VCC internal 1)
		(primitive_site SLICE_X50Y16 SLICEM internal 32)
		(primitive_site SLICE_X50Y17 SLICEM internal 32)
		(primitive_site SLICE_X51Y16 SLICEL internal 25)
		(primitive_site SLICE_X51Y17 SLICEL internal 25)
	)
	(tile 31 31 RIBUFS_BRK_X27Y9 RIBUFS_BRK 5
		(primitive_site VCC_X29Y10 VCC internal 1)
		(primitive_site RLL_X27Y9 RESERVED_LL internal 8)
		(primitive_site NOPAD79 DIFFMI unbonded 29)
		(primitive_site NOPAD78 DIFFSI unbonded 29)
		(primitive_site IPAD76 IBUF unbonded 29)
	)
	(tile 31 32 RTERM_X27Y9 RTERM 0
	)
	(tile 32 0 LTERM_X0Y8 LTERM 0
	)
	(tile 32 1 LIOIS_X0Y8 LIOIS 5
		(primitive_site VCC_X1Y9 VCC internal 1)
		(primitive_site RLL_X0Y8 RESERVED_LL internal 8)
		(primitive_site NOPAD142 DIFFM unbonded 29)
		(primitive_site NOPAD141 DIFFS unbonded 29)
		(primitive_site NOPAD140 IOB unbonded 29)
	)
	(tile 32 2 CLB_X1Y8 CENTER_SMALL 6
		(primitive_site RLL_X1Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y9 VCC internal 1)
		(primitive_site SLICE_X0Y14 SLICEM internal 32)
		(primitive_site SLICE_X0Y15 SLICEM internal 32)
		(primitive_site SLICE_X1Y14 SLICEL internal 25)
		(primitive_site SLICE_X1Y15 SLICEL internal 25)
	)
	(tile 32 3 CLB_X2Y8 CENTER_SMALL 6
		(primitive_site RLL_X2Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y9 VCC internal 1)
		(primitive_site SLICE_X2Y14 SLICEM internal 32)
		(primitive_site SLICE_X2Y15 SLICEM internal 32)
		(primitive_site SLICE_X3Y14 SLICEL internal 25)
		(primitive_site SLICE_X3Y15 SLICEL internal 25)
	)
	(tile 32 4 BRAM2_SMALL_X3Y8 BRAM2_SMALL 2
		(primitive_site RLL_X3Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y9 VCC internal 1)
	)
	(tile 32 5 EMPTY_BRAM_X4Y8 EMPTY_BRAM 0
	)
	(tile 32 6 EMPTY_BRAM_X5Y8 EMPTY_BRAM 0
	)
	(tile 32 7 EMPTY_BRAM_X6Y8 EMPTY_BRAM 0
	)
	(tile 32 8 GCLKV_X6Y8 GCLKV 0
	)
	(tile 32 9 CLB_X7Y8 CENTER_SMALL 6
		(primitive_site RLL_X7Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y9 VCC internal 1)
		(primitive_site SLICE_X12Y14 SLICEM internal 32)
		(primitive_site SLICE_X12Y15 SLICEM internal 32)
		(primitive_site SLICE_X13Y14 SLICEL internal 25)
		(primitive_site SLICE_X13Y15 SLICEL internal 25)
	)
	(tile 32 10 CLB_X8Y8 CENTER_SMALL 6
		(primitive_site RLL_X8Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y9 VCC internal 1)
		(primitive_site SLICE_X14Y14 SLICEM internal 32)
		(primitive_site SLICE_X14Y15 SLICEM internal 32)
		(primitive_site SLICE_X15Y14 SLICEL internal 25)
		(primitive_site SLICE_X15Y15 SLICEL internal 25)
	)
	(tile 32 11 CLB_X9Y8 CENTER_SMALL 6
		(primitive_site RLL_X9Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y9 VCC internal 1)
		(primitive_site SLICE_X16Y14 SLICEM internal 32)
		(primitive_site SLICE_X16Y15 SLICEM internal 32)
		(primitive_site SLICE_X17Y14 SLICEL internal 25)
		(primitive_site SLICE_X17Y15 SLICEL internal 25)
	)
	(tile 32 12 CLB_X10Y8 CENTER_SMALL 6
		(primitive_site RLL_X10Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y9 VCC internal 1)
		(primitive_site SLICE_X18Y14 SLICEM internal 32)
		(primitive_site SLICE_X18Y15 SLICEM internal 32)
		(primitive_site SLICE_X19Y14 SLICEL internal 25)
		(primitive_site SLICE_X19Y15 SLICEL internal 25)
	)
	(tile 32 13 CLB_X11Y8 CENTER_SMALL 6
		(primitive_site RLL_X11Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y9 VCC internal 1)
		(primitive_site SLICE_X20Y14 SLICEM internal 32)
		(primitive_site SLICE_X20Y15 SLICEM internal 32)
		(primitive_site SLICE_X21Y14 SLICEL internal 25)
		(primitive_site SLICE_X21Y15 SLICEL internal 25)
	)
	(tile 32 14 CLB_X12Y8 CENTER_SMALL 6
		(primitive_site RLL_X12Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y9 VCC internal 1)
		(primitive_site SLICE_X22Y14 SLICEM internal 32)
		(primitive_site SLICE_X22Y15 SLICEM internal 32)
		(primitive_site SLICE_X23Y14 SLICEL internal 25)
		(primitive_site SLICE_X23Y15 SLICEL internal 25)
	)
	(tile 32 15 CLB_X13Y8 CENTER_SMALL 6
		(primitive_site RLL_X13Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y9 VCC internal 1)
		(primitive_site SLICE_X24Y14 SLICEM internal 32)
		(primitive_site SLICE_X24Y15 SLICEM internal 32)
		(primitive_site SLICE_X25Y14 SLICEL internal 25)
		(primitive_site SLICE_X25Y15 SLICEL internal 25)
	)
	(tile 32 16 CLKV_X13Y8 CLKV 0
	)
	(tile 32 17 CLB_X14Y8 CENTER_SMALL 6
		(primitive_site RLL_X14Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y9 VCC internal 1)
		(primitive_site SLICE_X26Y14 SLICEM internal 32)
		(primitive_site SLICE_X26Y15 SLICEM internal 32)
		(primitive_site SLICE_X27Y14 SLICEL internal 25)
		(primitive_site SLICE_X27Y15 SLICEL internal 25)
	)
	(tile 32 18 CLB_X15Y8 CENTER_SMALL 6
		(primitive_site RLL_X15Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y9 VCC internal 1)
		(primitive_site SLICE_X28Y14 SLICEM internal 32)
		(primitive_site SLICE_X28Y15 SLICEM internal 32)
		(primitive_site SLICE_X29Y14 SLICEL internal 25)
		(primitive_site SLICE_X29Y15 SLICEL internal 25)
	)
	(tile 32 19 CLB_X16Y8 CENTER_SMALL 6
		(primitive_site RLL_X16Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y9 VCC internal 1)
		(primitive_site SLICE_X30Y14 SLICEM internal 32)
		(primitive_site SLICE_X30Y15 SLICEM internal 32)
		(primitive_site SLICE_X31Y14 SLICEL internal 25)
		(primitive_site SLICE_X31Y15 SLICEL internal 25)
	)
	(tile 32 20 CLB_X17Y8 CENTER_SMALL 6
		(primitive_site RLL_X17Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y9 VCC internal 1)
		(primitive_site SLICE_X32Y14 SLICEM internal 32)
		(primitive_site SLICE_X32Y15 SLICEM internal 32)
		(primitive_site SLICE_X33Y14 SLICEL internal 25)
		(primitive_site SLICE_X33Y15 SLICEL internal 25)
	)
	(tile 32 21 CLB_X18Y8 CENTER_SMALL 6
		(primitive_site RLL_X18Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y9 VCC internal 1)
		(primitive_site SLICE_X34Y14 SLICEM internal 32)
		(primitive_site SLICE_X34Y15 SLICEM internal 32)
		(primitive_site SLICE_X35Y14 SLICEL internal 25)
		(primitive_site SLICE_X35Y15 SLICEL internal 25)
	)
	(tile 32 22 CLB_X19Y8 CENTER_SMALL 6
		(primitive_site RLL_X19Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y9 VCC internal 1)
		(primitive_site SLICE_X36Y14 SLICEM internal 32)
		(primitive_site SLICE_X36Y15 SLICEM internal 32)
		(primitive_site SLICE_X37Y14 SLICEL internal 25)
		(primitive_site SLICE_X37Y15 SLICEL internal 25)
	)
	(tile 32 23 CLB_X20Y8 CENTER_SMALL 6
		(primitive_site RLL_X20Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y9 VCC internal 1)
		(primitive_site SLICE_X38Y14 SLICEM internal 32)
		(primitive_site SLICE_X38Y15 SLICEM internal 32)
		(primitive_site SLICE_X39Y14 SLICEL internal 25)
		(primitive_site SLICE_X39Y15 SLICEL internal 25)
	)
	(tile 32 24 GCLKV_X20Y8 GCLKV 0
	)
	(tile 32 25 BRAM2_SMALL_X21Y8 BRAM2_SMALL 2
		(primitive_site RLL_X21Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y9 VCC internal 1)
	)
	(tile 32 26 EMPTY_BRAM_X22Y8 EMPTY_BRAM 0
	)
	(tile 32 27 EMPTY_BRAM_X23Y8 EMPTY_BRAM 0
	)
	(tile 32 28 EMPTY_BRAM_X24Y8 EMPTY_BRAM 0
	)
	(tile 32 29 CLB_X25Y8 CENTER_SMALL 6
		(primitive_site RLL_X25Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y9 VCC internal 1)
		(primitive_site SLICE_X48Y14 SLICEM internal 32)
		(primitive_site SLICE_X48Y15 SLICEM internal 32)
		(primitive_site SLICE_X49Y14 SLICEL internal 25)
		(primitive_site SLICE_X49Y15 SLICEL internal 25)
	)
	(tile 32 30 CLB_X26Y8 CENTER_SMALL 6
		(primitive_site RLL_X26Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y9 VCC internal 1)
		(primitive_site SLICE_X50Y14 SLICEM internal 32)
		(primitive_site SLICE_X50Y15 SLICEM internal 32)
		(primitive_site SLICE_X51Y14 SLICEL internal 25)
		(primitive_site SLICE_X51Y15 SLICEL internal 25)
	)
	(tile 32 31 RIOIS_X27Y8 RIOIS 5
		(primitive_site VCC_X29Y9 VCC internal 1)
		(primitive_site RLL_X27Y8 RESERVED_LL internal 8)
		(primitive_site PAD78 DIFFM unbonded 29)
		(primitive_site PAD77 DIFFS unbonded 29)
		(primitive_site NOPAD80 IOB unbonded 29)
	)
	(tile 32 32 RTERM_X27Y8 RTERM 0
	)
	(tile 33 0 LTERM_X0Y7 LTERM 0
	)
	(tile 33 1 LIOIS_X0Y7 LIOIS 5
		(primitive_site VCC_X1Y8 VCC internal 1)
		(primitive_site RLL_X0Y7 RESERVED_LL internal 8)
		(primitive_site PAD139 DIFFM unbonded 29)
		(primitive_site PAD138 DIFFS unbonded 29)
		(primitive_site NOPAD139 IOB unbonded 29)
	)
	(tile 33 2 CLB_X1Y7 CENTER_SMALL 6
		(primitive_site RLL_X1Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y8 VCC internal 1)
		(primitive_site SLICE_X0Y12 SLICEM internal 32)
		(primitive_site SLICE_X0Y13 SLICEM internal 32)
		(primitive_site SLICE_X1Y12 SLICEL internal 25)
		(primitive_site SLICE_X1Y13 SLICEL internal 25)
	)
	(tile 33 3 CLB_X2Y7 CENTER_SMALL 6
		(primitive_site RLL_X2Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y8 VCC internal 1)
		(primitive_site SLICE_X2Y12 SLICEM internal 32)
		(primitive_site SLICE_X2Y13 SLICEM internal 32)
		(primitive_site SLICE_X3Y12 SLICEL internal 25)
		(primitive_site SLICE_X3Y13 SLICEL internal 25)
	)
	(tile 33 4 BRAM1_SMALL_X3Y7 BRAM1_SMALL 2
		(primitive_site RLL_X3Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y8 VCC internal 1)
	)
	(tile 33 5 EMPTY_BRAM_X4Y7 EMPTY_BRAM 0
	)
	(tile 33 6 EMPTY_BRAM_X5Y7 EMPTY_BRAM 0
	)
	(tile 33 7 EMPTY_BRAM_X6Y7 EMPTY_BRAM 0
	)
	(tile 33 8 GCLKV_X6Y7 GCLKV 0
	)
	(tile 33 9 CLB_X7Y7 CENTER_SMALL 6
		(primitive_site RLL_X7Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y8 VCC internal 1)
		(primitive_site SLICE_X12Y12 SLICEM internal 32)
		(primitive_site SLICE_X12Y13 SLICEM internal 32)
		(primitive_site SLICE_X13Y12 SLICEL internal 25)
		(primitive_site SLICE_X13Y13 SLICEL internal 25)
	)
	(tile 33 10 CLB_X8Y7 CENTER_SMALL 6
		(primitive_site RLL_X8Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y8 VCC internal 1)
		(primitive_site SLICE_X14Y12 SLICEM internal 32)
		(primitive_site SLICE_X14Y13 SLICEM internal 32)
		(primitive_site SLICE_X15Y12 SLICEL internal 25)
		(primitive_site SLICE_X15Y13 SLICEL internal 25)
	)
	(tile 33 11 CLB_X9Y7 CENTER_SMALL 6
		(primitive_site RLL_X9Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y8 VCC internal 1)
		(primitive_site SLICE_X16Y12 SLICEM internal 32)
		(primitive_site SLICE_X16Y13 SLICEM internal 32)
		(primitive_site SLICE_X17Y12 SLICEL internal 25)
		(primitive_site SLICE_X17Y13 SLICEL internal 25)
	)
	(tile 33 12 CLB_X10Y7 CENTER_SMALL 6
		(primitive_site RLL_X10Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y8 VCC internal 1)
		(primitive_site SLICE_X18Y12 SLICEM internal 32)
		(primitive_site SLICE_X18Y13 SLICEM internal 32)
		(primitive_site SLICE_X19Y12 SLICEL internal 25)
		(primitive_site SLICE_X19Y13 SLICEL internal 25)
	)
	(tile 33 13 CLB_X11Y7 CENTER_SMALL 6
		(primitive_site RLL_X11Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y8 VCC internal 1)
		(primitive_site SLICE_X20Y12 SLICEM internal 32)
		(primitive_site SLICE_X20Y13 SLICEM internal 32)
		(primitive_site SLICE_X21Y12 SLICEL internal 25)
		(primitive_site SLICE_X21Y13 SLICEL internal 25)
	)
	(tile 33 14 CLB_X12Y7 CENTER_SMALL 6
		(primitive_site RLL_X12Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y8 VCC internal 1)
		(primitive_site SLICE_X22Y12 SLICEM internal 32)
		(primitive_site SLICE_X22Y13 SLICEM internal 32)
		(primitive_site SLICE_X23Y12 SLICEL internal 25)
		(primitive_site SLICE_X23Y13 SLICEL internal 25)
	)
	(tile 33 15 CLB_X13Y7 CENTER_SMALL 6
		(primitive_site RLL_X13Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y8 VCC internal 1)
		(primitive_site SLICE_X24Y12 SLICEM internal 32)
		(primitive_site SLICE_X24Y13 SLICEM internal 32)
		(primitive_site SLICE_X25Y12 SLICEL internal 25)
		(primitive_site SLICE_X25Y13 SLICEL internal 25)
	)
	(tile 33 16 CLKV_X13Y7 CLKV 0
	)
	(tile 33 17 CLB_X14Y7 CENTER_SMALL 6
		(primitive_site RLL_X14Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y8 VCC internal 1)
		(primitive_site SLICE_X26Y12 SLICEM internal 32)
		(primitive_site SLICE_X26Y13 SLICEM internal 32)
		(primitive_site SLICE_X27Y12 SLICEL internal 25)
		(primitive_site SLICE_X27Y13 SLICEL internal 25)
	)
	(tile 33 18 CLB_X15Y7 CENTER_SMALL 6
		(primitive_site RLL_X15Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y8 VCC internal 1)
		(primitive_site SLICE_X28Y12 SLICEM internal 32)
		(primitive_site SLICE_X28Y13 SLICEM internal 32)
		(primitive_site SLICE_X29Y12 SLICEL internal 25)
		(primitive_site SLICE_X29Y13 SLICEL internal 25)
	)
	(tile 33 19 CLB_X16Y7 CENTER_SMALL 6
		(primitive_site RLL_X16Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y8 VCC internal 1)
		(primitive_site SLICE_X30Y12 SLICEM internal 32)
		(primitive_site SLICE_X30Y13 SLICEM internal 32)
		(primitive_site SLICE_X31Y12 SLICEL internal 25)
		(primitive_site SLICE_X31Y13 SLICEL internal 25)
	)
	(tile 33 20 CLB_X17Y7 CENTER_SMALL 6
		(primitive_site RLL_X17Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y8 VCC internal 1)
		(primitive_site SLICE_X32Y12 SLICEM internal 32)
		(primitive_site SLICE_X32Y13 SLICEM internal 32)
		(primitive_site SLICE_X33Y12 SLICEL internal 25)
		(primitive_site SLICE_X33Y13 SLICEL internal 25)
	)
	(tile 33 21 CLB_X18Y7 CENTER_SMALL 6
		(primitive_site RLL_X18Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y8 VCC internal 1)
		(primitive_site SLICE_X34Y12 SLICEM internal 32)
		(primitive_site SLICE_X34Y13 SLICEM internal 32)
		(primitive_site SLICE_X35Y12 SLICEL internal 25)
		(primitive_site SLICE_X35Y13 SLICEL internal 25)
	)
	(tile 33 22 CLB_X19Y7 CENTER_SMALL 6
		(primitive_site RLL_X19Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y8 VCC internal 1)
		(primitive_site SLICE_X36Y12 SLICEM internal 32)
		(primitive_site SLICE_X36Y13 SLICEM internal 32)
		(primitive_site SLICE_X37Y12 SLICEL internal 25)
		(primitive_site SLICE_X37Y13 SLICEL internal 25)
	)
	(tile 33 23 CLB_X20Y7 CENTER_SMALL 6
		(primitive_site RLL_X20Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y8 VCC internal 1)
		(primitive_site SLICE_X38Y12 SLICEM internal 32)
		(primitive_site SLICE_X38Y13 SLICEM internal 32)
		(primitive_site SLICE_X39Y12 SLICEL internal 25)
		(primitive_site SLICE_X39Y13 SLICEL internal 25)
	)
	(tile 33 24 GCLKV_X20Y7 GCLKV 0
	)
	(tile 33 25 BRAM1_SMALL_X21Y7 BRAM1_SMALL 2
		(primitive_site RLL_X21Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y8 VCC internal 1)
	)
	(tile 33 26 EMPTY_BRAM_X22Y7 EMPTY_BRAM 0
	)
	(tile 33 27 EMPTY_BRAM_X23Y7 EMPTY_BRAM 0
	)
	(tile 33 28 EMPTY_BRAM_X24Y7 EMPTY_BRAM 0
	)
	(tile 33 29 CLB_X25Y7 CENTER_SMALL 6
		(primitive_site RLL_X25Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y8 VCC internal 1)
		(primitive_site SLICE_X48Y12 SLICEM internal 32)
		(primitive_site SLICE_X48Y13 SLICEM internal 32)
		(primitive_site SLICE_X49Y12 SLICEL internal 25)
		(primitive_site SLICE_X49Y13 SLICEL internal 25)
	)
	(tile 33 30 CLB_X26Y7 CENTER_SMALL 6
		(primitive_site RLL_X26Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y8 VCC internal 1)
		(primitive_site SLICE_X50Y12 SLICEM internal 32)
		(primitive_site SLICE_X50Y13 SLICEM internal 32)
		(primitive_site SLICE_X51Y12 SLICEL internal 25)
		(primitive_site SLICE_X51Y13 SLICEL internal 25)
	)
	(tile 33 31 RIOIS_X27Y7 RIOIS 5
		(primitive_site VCC_X29Y8 VCC internal 1)
		(primitive_site RLL_X27Y7 RESERVED_LL internal 8)
		(primitive_site NOPAD83 DIFFM unbonded 29)
		(primitive_site NOPAD82 DIFFS unbonded 29)
		(primitive_site NOPAD81 IOB unbonded 29)
	)
	(tile 33 32 RTERM_X27Y7 RTERM 0
	)
	(tile 34 0 LTERM4_X0Y6 LTERM4 0
	)
	(tile 34 1 LIBUFS_X0Y6 LIBUFS 5
		(primitive_site VCC_X1Y7 VCC internal 1)
		(primitive_site RLL_X0Y6 RESERVED_LL internal 8)
		(primitive_site NOPAD138 DIFFMI unbonded 29)
		(primitive_site NOPAD137 DIFFSI unbonded 29)
		(primitive_site IPAD137 IBUF unbonded 29)
	)
	(tile 34 2 CLB_X1Y6 CENTER_SMALL 6
		(primitive_site RLL_X1Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y7 VCC internal 1)
		(primitive_site SLICE_X0Y10 SLICEM internal 32)
		(primitive_site SLICE_X0Y11 SLICEM internal 32)
		(primitive_site SLICE_X1Y10 SLICEL internal 25)
		(primitive_site SLICE_X1Y11 SLICEL internal 25)
	)
	(tile 34 3 CLB_X2Y6 CENTER_SMALL 6
		(primitive_site RLL_X2Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y7 VCC internal 1)
		(primitive_site SLICE_X2Y10 SLICEM internal 32)
		(primitive_site SLICE_X2Y11 SLICEM internal 32)
		(primitive_site SLICE_X3Y10 SLICEL internal 25)
		(primitive_site SLICE_X3Y11 SLICEL internal 25)
	)
	(tile 34 4 BRAM0_SMALL_X3Y6 BRAM0_SMALL 2
		(primitive_site RLL_X3Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y7 VCC internal 1)
	)
	(tile 34 5 BRAMSITE2_BRK_X4Y6 BRAMSITE2_BRK 2
		(primitive_site RAMB16_X0Y0 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y0 MULT18X18SIO internal 115)
	)
	(tile 34 6 BRAM2_FEEDTHRU_BRK_X5Y6 BRAM2_FEEDTHRU_BRK 0
	)
	(tile 34 7 BRAM2_FEEDTHRU_BRK_X6Y6 BRAM2_FEEDTHRU_BRK 0
	)
	(tile 34 8 GCLKV_X6Y6 GCLKV 0
	)
	(tile 34 9 CLB_X7Y6 CENTER_SMALL 6
		(primitive_site RLL_X7Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y7 VCC internal 1)
		(primitive_site SLICE_X12Y10 SLICEM internal 32)
		(primitive_site SLICE_X12Y11 SLICEM internal 32)
		(primitive_site SLICE_X13Y10 SLICEL internal 25)
		(primitive_site SLICE_X13Y11 SLICEL internal 25)
	)
	(tile 34 10 CLB_X8Y6 CENTER_SMALL 6
		(primitive_site RLL_X8Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y7 VCC internal 1)
		(primitive_site SLICE_X14Y10 SLICEM internal 32)
		(primitive_site SLICE_X14Y11 SLICEM internal 32)
		(primitive_site SLICE_X15Y10 SLICEL internal 25)
		(primitive_site SLICE_X15Y11 SLICEL internal 25)
	)
	(tile 34 11 CLB_X9Y6 CENTER_SMALL 6
		(primitive_site RLL_X9Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y7 VCC internal 1)
		(primitive_site SLICE_X16Y10 SLICEM internal 32)
		(primitive_site SLICE_X16Y11 SLICEM internal 32)
		(primitive_site SLICE_X17Y10 SLICEL internal 25)
		(primitive_site SLICE_X17Y11 SLICEL internal 25)
	)
	(tile 34 12 CLB_X10Y6 CENTER_SMALL 6
		(primitive_site RLL_X10Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y7 VCC internal 1)
		(primitive_site SLICE_X18Y10 SLICEM internal 32)
		(primitive_site SLICE_X18Y11 SLICEM internal 32)
		(primitive_site SLICE_X19Y10 SLICEL internal 25)
		(primitive_site SLICE_X19Y11 SLICEL internal 25)
	)
	(tile 34 13 CLB_X11Y6 CENTER_SMALL 6
		(primitive_site RLL_X11Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y7 VCC internal 1)
		(primitive_site SLICE_X20Y10 SLICEM internal 32)
		(primitive_site SLICE_X20Y11 SLICEM internal 32)
		(primitive_site SLICE_X21Y10 SLICEL internal 25)
		(primitive_site SLICE_X21Y11 SLICEL internal 25)
	)
	(tile 34 14 CLB_X12Y6 CENTER_SMALL 6
		(primitive_site RLL_X12Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y7 VCC internal 1)
		(primitive_site SLICE_X22Y10 SLICEM internal 32)
		(primitive_site SLICE_X22Y11 SLICEM internal 32)
		(primitive_site SLICE_X23Y10 SLICEL internal 25)
		(primitive_site SLICE_X23Y11 SLICEL internal 25)
	)
	(tile 34 15 CLB_X13Y6 CENTER_SMALL 6
		(primitive_site RLL_X13Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y7 VCC internal 1)
		(primitive_site SLICE_X24Y10 SLICEM internal 32)
		(primitive_site SLICE_X24Y11 SLICEM internal 32)
		(primitive_site SLICE_X25Y10 SLICEL internal 25)
		(primitive_site SLICE_X25Y11 SLICEL internal 25)
	)
	(tile 34 16 CLKV_X13Y6 CLKV 0
	)
	(tile 34 17 CLB_X14Y6 CENTER_SMALL 6
		(primitive_site RLL_X14Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y7 VCC internal 1)
		(primitive_site SLICE_X26Y10 SLICEM internal 32)
		(primitive_site SLICE_X26Y11 SLICEM internal 32)
		(primitive_site SLICE_X27Y10 SLICEL internal 25)
		(primitive_site SLICE_X27Y11 SLICEL internal 25)
	)
	(tile 34 18 CLB_X15Y6 CENTER_SMALL 6
		(primitive_site RLL_X15Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y7 VCC internal 1)
		(primitive_site SLICE_X28Y10 SLICEM internal 32)
		(primitive_site SLICE_X28Y11 SLICEM internal 32)
		(primitive_site SLICE_X29Y10 SLICEL internal 25)
		(primitive_site SLICE_X29Y11 SLICEL internal 25)
	)
	(tile 34 19 CLB_X16Y6 CENTER_SMALL 6
		(primitive_site RLL_X16Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y7 VCC internal 1)
		(primitive_site SLICE_X30Y10 SLICEM internal 32)
		(primitive_site SLICE_X30Y11 SLICEM internal 32)
		(primitive_site SLICE_X31Y10 SLICEL internal 25)
		(primitive_site SLICE_X31Y11 SLICEL internal 25)
	)
	(tile 34 20 CLB_X17Y6 CENTER_SMALL 6
		(primitive_site RLL_X17Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y7 VCC internal 1)
		(primitive_site SLICE_X32Y10 SLICEM internal 32)
		(primitive_site SLICE_X32Y11 SLICEM internal 32)
		(primitive_site SLICE_X33Y10 SLICEL internal 25)
		(primitive_site SLICE_X33Y11 SLICEL internal 25)
	)
	(tile 34 21 CLB_X18Y6 CENTER_SMALL 6
		(primitive_site RLL_X18Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y7 VCC internal 1)
		(primitive_site SLICE_X34Y10 SLICEM internal 32)
		(primitive_site SLICE_X34Y11 SLICEM internal 32)
		(primitive_site SLICE_X35Y10 SLICEL internal 25)
		(primitive_site SLICE_X35Y11 SLICEL internal 25)
	)
	(tile 34 22 CLB_X19Y6 CENTER_SMALL 6
		(primitive_site RLL_X19Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y7 VCC internal 1)
		(primitive_site SLICE_X36Y10 SLICEM internal 32)
		(primitive_site SLICE_X36Y11 SLICEM internal 32)
		(primitive_site SLICE_X37Y10 SLICEL internal 25)
		(primitive_site SLICE_X37Y11 SLICEL internal 25)
	)
	(tile 34 23 CLB_X20Y6 CENTER_SMALL 6
		(primitive_site RLL_X20Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y7 VCC internal 1)
		(primitive_site SLICE_X38Y10 SLICEM internal 32)
		(primitive_site SLICE_X38Y11 SLICEM internal 32)
		(primitive_site SLICE_X39Y10 SLICEL internal 25)
		(primitive_site SLICE_X39Y11 SLICEL internal 25)
	)
	(tile 34 24 GCLKV_X20Y6 GCLKV 0
	)
	(tile 34 25 BRAM0_SMALL_X21Y6 BRAM0_SMALL 2
		(primitive_site RLL_X21Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y7 VCC internal 1)
	)
	(tile 34 26 BRAMSITE2_BRK_X22Y6 BRAMSITE2_BRK 2
		(primitive_site RAMB16_X1Y0 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y0 MULT18X18SIO internal 115)
	)
	(tile 34 27 BRAM2_FEEDTHRU_BRK_X23Y6 BRAM2_FEEDTHRU_BRK 0
	)
	(tile 34 28 BRAM2_FEEDTHRU_BRK_X24Y6 BRAM2_FEEDTHRU_BRK 0
	)
	(tile 34 29 CLB_X25Y6 CENTER_SMALL 6
		(primitive_site RLL_X25Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y7 VCC internal 1)
		(primitive_site SLICE_X48Y10 SLICEM internal 32)
		(primitive_site SLICE_X48Y11 SLICEM internal 32)
		(primitive_site SLICE_X49Y10 SLICEL internal 25)
		(primitive_site SLICE_X49Y11 SLICEL internal 25)
	)
	(tile 34 30 CLB_X26Y6 CENTER_SMALL 6
		(primitive_site RLL_X26Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y7 VCC internal 1)
		(primitive_site SLICE_X50Y10 SLICEM internal 32)
		(primitive_site SLICE_X50Y11 SLICEM internal 32)
		(primitive_site SLICE_X51Y10 SLICEL internal 25)
		(primitive_site SLICE_X51Y11 SLICEL internal 25)
	)
	(tile 34 31 RIOIS_X27Y6 RIOIS 5
		(primitive_site VCC_X29Y7 VCC internal 1)
		(primitive_site RLL_X27Y6 RESERVED_LL internal 8)
		(primitive_site PAD80 DIFFM unbonded 29)
		(primitive_site PAD79 DIFFS unbonded 29)
		(primitive_site NOPAD84 IOB unbonded 29)
	)
	(tile 34 32 RTERM4_X27Y6 RTERM4 0
	)
	(tile 35 0 EMPTY_GCLKH_X0Y5 EMPTY_GCLKH 0
	)
	(tile 35 1 GCLKH_PCI_CE_S_X0Y5 GCLKH_PCI_CE_S 1
		(primitive_site GLOBALSIG_X1Y1 GLOBALSIG internal 0)
	)
	(tile 35 2 GCLKH_X1Y5 GCLKH 1
		(primitive_site GLOBALSIG_X2Y1 GLOBALSIG internal 0)
	)
	(tile 35 3 GCLKH_X2Y5 GCLKH 1
		(primitive_site GLOBALSIG_X3Y1 GLOBALSIG internal 0)
	)
	(tile 35 4 GCLKH_X3Y5 GCLKH 1
		(primitive_site GLOBALSIG_X4Y1 GLOBALSIG internal 0)
	)
	(tile 35 5 BRAMSITE2_DN_GCLKH_X4Y5 BRAMSITE2_DN_GCLKH 1
		(primitive_site GLOBALSIG_X5Y1 GLOBALSIG internal 0)
	)
	(tile 35 6 BRAM2_DN_GCLKH_FEEDTHRU_X5Y5 BRAM2_DN_GCLKH_FEEDTHRU 1
		(primitive_site GLOBALSIG_X6Y1 GLOBALSIG internal 0)
	)
	(tile 35 7 BRAM2_DN_GCLKH_FEEDTHRUA_X6Y5 BRAM2_DN_GCLKH_FEEDTHRUA 1
		(primitive_site GLOBALSIG_X7Y1 GLOBALSIG internal 0)
	)
	(tile 35 8 GCLKVC_X6Y5 GCLKVC 0
	)
	(tile 35 9 GCLKH_X7Y5 GCLKH 1
		(primitive_site GLOBALSIG_X8Y1 GLOBALSIG internal 0)
	)
	(tile 35 10 GCLKH_X8Y5 GCLKH 1
		(primitive_site GLOBALSIG_X9Y1 GLOBALSIG internal 0)
	)
	(tile 35 11 GCLKH_X9Y5 GCLKH 1
		(primitive_site GLOBALSIG_X10Y1 GLOBALSIG internal 0)
	)
	(tile 35 12 GCLKH_X10Y5 GCLKH 1
		(primitive_site GLOBALSIG_X11Y1 GLOBALSIG internal 0)
	)
	(tile 35 13 GCLKH_X11Y5 GCLKH 1
		(primitive_site GLOBALSIG_X12Y1 GLOBALSIG internal 0)
	)
	(tile 35 14 GCLKH_X12Y5 GCLKH 1
		(primitive_site GLOBALSIG_X13Y1 GLOBALSIG internal 0)
	)
	(tile 35 15 GCLKH_X13Y5 GCLKH 1
		(primitive_site GLOBALSIG_X14Y1 GLOBALSIG internal 0)
	)
	(tile 35 16 CLKVC_X13Y5 CLKVC 0
	)
	(tile 35 17 GCLKH_X14Y5 GCLKH 1
		(primitive_site GLOBALSIG_X16Y1 GLOBALSIG internal 0)
	)
	(tile 35 18 GCLKH_X15Y5 GCLKH 1
		(primitive_site GLOBALSIG_X17Y1 GLOBALSIG internal 0)
	)
	(tile 35 19 GCLKH_X16Y5 GCLKH 1
		(primitive_site GLOBALSIG_X18Y1 GLOBALSIG internal 0)
	)
	(tile 35 20 GCLKH_X17Y5 GCLKH 1
		(primitive_site GLOBALSIG_X19Y1 GLOBALSIG internal 0)
	)
	(tile 35 21 GCLKH_X18Y5 GCLKH 1
		(primitive_site GLOBALSIG_X20Y1 GLOBALSIG internal 0)
	)
	(tile 35 22 GCLKH_X19Y5 GCLKH 1
		(primitive_site GLOBALSIG_X21Y1 GLOBALSIG internal 0)
	)
	(tile 35 23 GCLKH_X20Y5 GCLKH 1
		(primitive_site GLOBALSIG_X22Y1 GLOBALSIG internal 0)
	)
	(tile 35 24 GCLKVC_X20Y5 GCLKVC 0
	)
	(tile 35 25 GCLKH_X21Y5 GCLKH 1
		(primitive_site GLOBALSIG_X23Y1 GLOBALSIG internal 0)
	)
	(tile 35 26 BRAMSITE2_DN_GCLKH_X22Y5 BRAMSITE2_DN_GCLKH 1
		(primitive_site GLOBALSIG_X24Y1 GLOBALSIG internal 0)
	)
	(tile 35 27 BRAM2_DN_GCLKH_FEEDTHRU_X23Y5 BRAM2_DN_GCLKH_FEEDTHRU 1
		(primitive_site GLOBALSIG_X25Y1 GLOBALSIG internal 0)
	)
	(tile 35 28 BRAM2_DN_GCLKH_FEEDTHRUA_X24Y5 BRAM2_DN_GCLKH_FEEDTHRUA 1
		(primitive_site GLOBALSIG_X26Y1 GLOBALSIG internal 0)
	)
	(tile 35 29 GCLKH_X25Y5 GCLKH 1
		(primitive_site GLOBALSIG_X27Y1 GLOBALSIG internal 0)
	)
	(tile 35 30 GCLKH_X26Y5 GCLKH 1
		(primitive_site GLOBALSIG_X28Y1 GLOBALSIG internal 0)
	)
	(tile 35 31 GCLKH_PCI_CE_S_X27Y5 GCLKH_PCI_CE_S 1
		(primitive_site GLOBALSIG_X29Y1 GLOBALSIG internal 0)
	)
	(tile 35 32 EMPTY_GCLKH_X27Y5 EMPTY_GCLKH 0
	)
	(tile 36 0 LTERM1_X0Y5 LTERM1 0
	)
	(tile 36 1 LIOIS_X0Y5 LIOIS 5
		(primitive_site VCC_X1Y6 VCC internal 1)
		(primitive_site RLL_X0Y5 RESERVED_LL internal 8)
		(primitive_site NOPAD136 DIFFM unbonded 29)
		(primitive_site NOPAD135 DIFFS unbonded 29)
		(primitive_site PAD136 IOB unbonded 29)
	)
	(tile 36 2 CLB_X1Y5 CENTER_SMALL 6
		(primitive_site RLL_X1Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y6 VCC internal 1)
		(primitive_site SLICE_X0Y8 SLICEM internal 32)
		(primitive_site SLICE_X0Y9 SLICEM internal 32)
		(primitive_site SLICE_X1Y8 SLICEL internal 25)
		(primitive_site SLICE_X1Y9 SLICEL internal 25)
	)
	(tile 36 3 CLB_X2Y5 CENTER_SMALL 6
		(primitive_site RLL_X2Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y6 VCC internal 1)
		(primitive_site SLICE_X2Y8 SLICEM internal 32)
		(primitive_site SLICE_X2Y9 SLICEM internal 32)
		(primitive_site SLICE_X3Y8 SLICEL internal 25)
		(primitive_site SLICE_X3Y9 SLICEL internal 25)
	)
	(tile 36 4 COB_NO_TERM_X3Y5 COB_NO_TERM 0
	)
	(tile 36 5 COB_TERM_B_X4Y5 COB_TERM_B 0
	)
	(tile 36 6 COB_TERM_B_X5Y5 COB_TERM_B 0
	)
	(tile 36 7 COB_TERM_B_X6Y5 COB_TERM_B 0
	)
	(tile 36 8 GCLKV_X6Y5 GCLKV 0
	)
	(tile 36 9 CLB_X7Y5 CENTER_SMALL 6
		(primitive_site RLL_X7Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y6 VCC internal 1)
		(primitive_site SLICE_X12Y8 SLICEM internal 32)
		(primitive_site SLICE_X12Y9 SLICEM internal 32)
		(primitive_site SLICE_X13Y8 SLICEL internal 25)
		(primitive_site SLICE_X13Y9 SLICEL internal 25)
	)
	(tile 36 10 CLB_X8Y5 CENTER_SMALL 6
		(primitive_site RLL_X8Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y6 VCC internal 1)
		(primitive_site SLICE_X14Y8 SLICEM internal 32)
		(primitive_site SLICE_X14Y9 SLICEM internal 32)
		(primitive_site SLICE_X15Y8 SLICEL internal 25)
		(primitive_site SLICE_X15Y9 SLICEL internal 25)
	)
	(tile 36 11 CLB_X9Y5 CENTER_SMALL 6
		(primitive_site RLL_X9Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y6 VCC internal 1)
		(primitive_site SLICE_X16Y8 SLICEM internal 32)
		(primitive_site SLICE_X16Y9 SLICEM internal 32)
		(primitive_site SLICE_X17Y8 SLICEL internal 25)
		(primitive_site SLICE_X17Y9 SLICEL internal 25)
	)
	(tile 36 12 CLB_X10Y5 CENTER_SMALL 6
		(primitive_site RLL_X10Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y6 VCC internal 1)
		(primitive_site SLICE_X18Y8 SLICEM internal 32)
		(primitive_site SLICE_X18Y9 SLICEM internal 32)
		(primitive_site SLICE_X19Y8 SLICEL internal 25)
		(primitive_site SLICE_X19Y9 SLICEL internal 25)
	)
	(tile 36 13 CLB_X11Y5 CENTER_SMALL 6
		(primitive_site RLL_X11Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X12Y6 VCC internal 1)
		(primitive_site SLICE_X20Y8 SLICEM internal 32)
		(primitive_site SLICE_X20Y9 SLICEM internal 32)
		(primitive_site SLICE_X21Y8 SLICEL internal 25)
		(primitive_site SLICE_X21Y9 SLICEL internal 25)
	)
	(tile 36 14 CLB_X12Y5 CENTER_SMALL 6
		(primitive_site RLL_X12Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y6 VCC internal 1)
		(primitive_site SLICE_X22Y8 SLICEM internal 32)
		(primitive_site SLICE_X22Y9 SLICEM internal 32)
		(primitive_site SLICE_X23Y8 SLICEL internal 25)
		(primitive_site SLICE_X23Y9 SLICEL internal 25)
	)
	(tile 36 15 CLB_X13Y5 CENTER_SMALL 6
		(primitive_site RLL_X13Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y6 VCC internal 1)
		(primitive_site SLICE_X24Y8 SLICEM internal 32)
		(primitive_site SLICE_X24Y9 SLICEM internal 32)
		(primitive_site SLICE_X25Y8 SLICEL internal 25)
		(primitive_site SLICE_X25Y9 SLICEL internal 25)
	)
	(tile 36 16 CLKV_X13Y5 CLKV 0
	)
	(tile 36 17 CLB_X14Y5 CENTER_SMALL 6
		(primitive_site RLL_X14Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y6 VCC internal 1)
		(primitive_site SLICE_X26Y8 SLICEM internal 32)
		(primitive_site SLICE_X26Y9 SLICEM internal 32)
		(primitive_site SLICE_X27Y8 SLICEL internal 25)
		(primitive_site SLICE_X27Y9 SLICEL internal 25)
	)
	(tile 36 18 CLB_X15Y5 CENTER_SMALL 6
		(primitive_site RLL_X15Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y6 VCC internal 1)
		(primitive_site SLICE_X28Y8 SLICEM internal 32)
		(primitive_site SLICE_X28Y9 SLICEM internal 32)
		(primitive_site SLICE_X29Y8 SLICEL internal 25)
		(primitive_site SLICE_X29Y9 SLICEL internal 25)
	)
	(tile 36 19 CLB_X16Y5 CENTER_SMALL 6
		(primitive_site RLL_X16Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y6 VCC internal 1)
		(primitive_site SLICE_X30Y8 SLICEM internal 32)
		(primitive_site SLICE_X30Y9 SLICEM internal 32)
		(primitive_site SLICE_X31Y8 SLICEL internal 25)
		(primitive_site SLICE_X31Y9 SLICEL internal 25)
	)
	(tile 36 20 CLB_X17Y5 CENTER_SMALL 6
		(primitive_site RLL_X17Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y6 VCC internal 1)
		(primitive_site SLICE_X32Y8 SLICEM internal 32)
		(primitive_site SLICE_X32Y9 SLICEM internal 32)
		(primitive_site SLICE_X33Y8 SLICEL internal 25)
		(primitive_site SLICE_X33Y9 SLICEL internal 25)
	)
	(tile 36 21 CLB_X18Y5 CENTER_SMALL 6
		(primitive_site RLL_X18Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y6 VCC internal 1)
		(primitive_site SLICE_X34Y8 SLICEM internal 32)
		(primitive_site SLICE_X34Y9 SLICEM internal 32)
		(primitive_site SLICE_X35Y8 SLICEL internal 25)
		(primitive_site SLICE_X35Y9 SLICEL internal 25)
	)
	(tile 36 22 CLB_X19Y5 CENTER_SMALL 6
		(primitive_site RLL_X19Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y6 VCC internal 1)
		(primitive_site SLICE_X36Y8 SLICEM internal 32)
		(primitive_site SLICE_X36Y9 SLICEM internal 32)
		(primitive_site SLICE_X37Y8 SLICEL internal 25)
		(primitive_site SLICE_X37Y9 SLICEL internal 25)
	)
	(tile 36 23 CLB_X20Y5 CENTER_SMALL 6
		(primitive_site RLL_X20Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y6 VCC internal 1)
		(primitive_site SLICE_X38Y8 SLICEM internal 32)
		(primitive_site SLICE_X38Y9 SLICEM internal 32)
		(primitive_site SLICE_X39Y8 SLICEL internal 25)
		(primitive_site SLICE_X39Y9 SLICEL internal 25)
	)
	(tile 36 24 GCLKV_X20Y5 GCLKV 0
	)
	(tile 36 25 COB_NO_TERM_X21Y5 COB_NO_TERM 0
	)
	(tile 36 26 COB_TERM_B_X22Y5 COB_TERM_B 0
	)
	(tile 36 27 COB_TERM_B_X23Y5 COB_TERM_B 0
	)
	(tile 36 28 COB_TERM_B_X24Y5 COB_TERM_B 0
	)
	(tile 36 29 CLB_X25Y5 CENTER_SMALL 6
		(primitive_site RLL_X25Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y6 VCC internal 1)
		(primitive_site SLICE_X48Y8 SLICEM internal 32)
		(primitive_site SLICE_X48Y9 SLICEM internal 32)
		(primitive_site SLICE_X49Y8 SLICEL internal 25)
		(primitive_site SLICE_X49Y9 SLICEL internal 25)
	)
	(tile 36 30 CLB_X26Y5 CENTER_SMALL 6
		(primitive_site RLL_X26Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y6 VCC internal 1)
		(primitive_site SLICE_X50Y8 SLICEM internal 32)
		(primitive_site SLICE_X50Y9 SLICEM internal 32)
		(primitive_site SLICE_X51Y8 SLICEL internal 25)
		(primitive_site SLICE_X51Y9 SLICEL internal 25)
	)
	(tile 36 31 RIOIS_X27Y5 RIOIS 5
		(primitive_site VCC_X29Y6 VCC internal 1)
		(primitive_site RLL_X27Y5 RESERVED_LL internal 8)
		(primitive_site NOPAD86 DIFFM unbonded 29)
		(primitive_site NOPAD85 DIFFS unbonded 29)
		(primitive_site PAD81 IOB unbonded 29)
	)
	(tile 36 32 RTERM1_X27Y5 RTERM1 0
	)
	(tile 37 0 LTERM_X0Y4 LTERM 0
	)
	(tile 37 1 LIOIS_X0Y4 LIOIS 5
		(primitive_site VCC_X1Y5 VCC internal 1)
		(primitive_site RLL_X0Y4 RESERVED_LL internal 8)
		(primitive_site PAD135 DIFFM unbonded 29)
		(primitive_site PAD134 DIFFS unbonded 29)
		(primitive_site NOPAD134 IOB unbonded 29)
	)
	(tile 37 2 CLB_X1Y4 CENTER_SMALL 6
		(primitive_site RLL_X1Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y5 VCC internal 1)
		(primitive_site SLICE_X0Y6 SLICEM internal 32)
		(primitive_site SLICE_X0Y7 SLICEM internal 32)
		(primitive_site SLICE_X1Y6 SLICEL internal 25)
		(primitive_site SLICE_X1Y7 SLICEL internal 25)
	)
	(tile 37 3 CLB_X2Y4 CENTER_SMALL 6
		(primitive_site RLL_X2Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y5 VCC internal 1)
		(primitive_site SLICE_X2Y6 SLICEM internal 32)
		(primitive_site SLICE_X2Y7 SLICEM internal 32)
		(primitive_site SLICE_X3Y6 SLICEL internal 25)
		(primitive_site SLICE_X3Y7 SLICEL internal 25)
	)
	(tile 37 4 CLB_X3Y4 CENTER_SMALL 6
		(primitive_site RLL_X3Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y5 VCC internal 1)
		(primitive_site SLICE_X4Y6 SLICEM internal 32)
		(primitive_site SLICE_X4Y7 SLICEM internal 32)
		(primitive_site SLICE_X5Y6 SLICEL internal 25)
		(primitive_site SLICE_X5Y7 SLICEL internal 25)
	)
	(tile 37 5 CLB_X4Y4 CENTER_SMALL 6
		(primitive_site RLL_X4Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y5 VCC internal 1)
		(primitive_site SLICE_X6Y6 SLICEM internal 32)
		(primitive_site SLICE_X6Y7 SLICEM internal 32)
		(primitive_site SLICE_X7Y6 SLICEL internal 25)
		(primitive_site SLICE_X7Y7 SLICEL internal 25)
	)
	(tile 37 6 CLB_X5Y4 CENTER_SMALL 6
		(primitive_site RLL_X5Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y5 VCC internal 1)
		(primitive_site SLICE_X8Y6 SLICEM internal 32)
		(primitive_site SLICE_X8Y7 SLICEM internal 32)
		(primitive_site SLICE_X9Y6 SLICEL internal 25)
		(primitive_site SLICE_X9Y7 SLICEL internal 25)
	)
	(tile 37 7 CLB_X6Y4 CENTER_SMALL 6
		(primitive_site RLL_X6Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y5 VCC internal 1)
		(primitive_site SLICE_X10Y6 SLICEM internal 32)
		(primitive_site SLICE_X10Y7 SLICEM internal 32)
		(primitive_site SLICE_X11Y6 SLICEL internal 25)
		(primitive_site SLICE_X11Y7 SLICEL internal 25)
	)
	(tile 37 8 GCLKV_X6Y4 GCLKV 0
	)
	(tile 37 9 CLB_X7Y4 CENTER_SMALL 6
		(primitive_site RLL_X7Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y5 VCC internal 1)
		(primitive_site SLICE_X12Y6 SLICEM internal 32)
		(primitive_site SLICE_X12Y7 SLICEM internal 32)
		(primitive_site SLICE_X13Y6 SLICEL internal 25)
		(primitive_site SLICE_X13Y7 SLICEL internal 25)
	)
	(tile 37 10 CLB_X8Y4 CENTER_SMALL 6
		(primitive_site RLL_X8Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y5 VCC internal 1)
		(primitive_site SLICE_X14Y6 SLICEM internal 32)
		(primitive_site SLICE_X14Y7 SLICEM internal 32)
		(primitive_site SLICE_X15Y6 SLICEL internal 25)
		(primitive_site SLICE_X15Y7 SLICEL internal 25)
	)
	(tile 37 11 CLB_X9Y4 CENTER_SMALL 6
		(primitive_site RLL_X9Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y5 VCC internal 1)
		(primitive_site SLICE_X16Y6 SLICEM internal 32)
		(primitive_site SLICE_X16Y7 SLICEM internal 32)
		(primitive_site SLICE_X17Y6 SLICEL internal 25)
		(primitive_site SLICE_X17Y7 SLICEL internal 25)
	)
	(tile 37 12 DCM_TERM_NOMEM_X10Y4 DCM_TERM_NOMEM 0
	)
	(tile 37 13 DCM_TERM_X11Y4 DCM_TERM 0
	)
	(tile 37 14 DCM_TERM_X12Y4 DCM_TERM 0
	)
	(tile 37 15 DCM_TERM_X13Y4 DCM_TERM 0
	)
	(tile 37 16 CLKV_X13Y4 CLKV 0
	)
	(tile 37 17 DCM_TERM_NOMEM_X14Y4 DCM_TERM_NOMEM 0
	)
	(tile 37 18 DCM_TERM_X15Y4 DCM_TERM 0
	)
	(tile 37 19 DCM_TERM_X16Y4 DCM_TERM 0
	)
	(tile 37 20 DCM_TERM_X17Y4 DCM_TERM 0
	)
	(tile 37 21 CLB_X18Y4 CENTER_SMALL 6
		(primitive_site RLL_X18Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y5 VCC internal 1)
		(primitive_site SLICE_X34Y6 SLICEM internal 32)
		(primitive_site SLICE_X34Y7 SLICEM internal 32)
		(primitive_site SLICE_X35Y6 SLICEL internal 25)
		(primitive_site SLICE_X35Y7 SLICEL internal 25)
	)
	(tile 37 22 CLB_X19Y4 CENTER_SMALL 6
		(primitive_site RLL_X19Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y5 VCC internal 1)
		(primitive_site SLICE_X36Y6 SLICEM internal 32)
		(primitive_site SLICE_X36Y7 SLICEM internal 32)
		(primitive_site SLICE_X37Y6 SLICEL internal 25)
		(primitive_site SLICE_X37Y7 SLICEL internal 25)
	)
	(tile 37 23 CLB_X20Y4 CENTER_SMALL 6
		(primitive_site RLL_X20Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y5 VCC internal 1)
		(primitive_site SLICE_X38Y6 SLICEM internal 32)
		(primitive_site SLICE_X38Y7 SLICEM internal 32)
		(primitive_site SLICE_X39Y6 SLICEL internal 25)
		(primitive_site SLICE_X39Y7 SLICEL internal 25)
	)
	(tile 37 24 GCLKV_X20Y4 GCLKV 0
	)
	(tile 37 25 CLB_X21Y4 CENTER_SMALL 6
		(primitive_site RLL_X21Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y5 VCC internal 1)
		(primitive_site SLICE_X40Y6 SLICEM internal 32)
		(primitive_site SLICE_X40Y7 SLICEM internal 32)
		(primitive_site SLICE_X41Y6 SLICEL internal 25)
		(primitive_site SLICE_X41Y7 SLICEL internal 25)
	)
	(tile 37 26 CLB_X22Y4 CENTER_SMALL 6
		(primitive_site RLL_X22Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X24Y5 VCC internal 1)
		(primitive_site SLICE_X42Y6 SLICEM internal 32)
		(primitive_site SLICE_X42Y7 SLICEM internal 32)
		(primitive_site SLICE_X43Y6 SLICEL internal 25)
		(primitive_site SLICE_X43Y7 SLICEL internal 25)
	)
	(tile 37 27 CLB_X23Y4 CENTER_SMALL 6
		(primitive_site RLL_X23Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X25Y5 VCC internal 1)
		(primitive_site SLICE_X44Y6 SLICEM internal 32)
		(primitive_site SLICE_X44Y7 SLICEM internal 32)
		(primitive_site SLICE_X45Y6 SLICEL internal 25)
		(primitive_site SLICE_X45Y7 SLICEL internal 25)
	)
	(tile 37 28 CLB_X24Y4 CENTER_SMALL 6
		(primitive_site RLL_X24Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X26Y5 VCC internal 1)
		(primitive_site SLICE_X46Y6 SLICEM internal 32)
		(primitive_site SLICE_X46Y7 SLICEM internal 32)
		(primitive_site SLICE_X47Y6 SLICEL internal 25)
		(primitive_site SLICE_X47Y7 SLICEL internal 25)
	)
	(tile 37 29 CLB_X25Y4 CENTER_SMALL 6
		(primitive_site RLL_X25Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y5 VCC internal 1)
		(primitive_site SLICE_X48Y6 SLICEM internal 32)
		(primitive_site SLICE_X48Y7 SLICEM internal 32)
		(primitive_site SLICE_X49Y6 SLICEL internal 25)
		(primitive_site SLICE_X49Y7 SLICEL internal 25)
	)
	(tile 37 30 CLB_X26Y4 CENTER_SMALL 6
		(primitive_site RLL_X26Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y5 VCC internal 1)
		(primitive_site SLICE_X50Y6 SLICEM internal 32)
		(primitive_site SLICE_X50Y7 SLICEM internal 32)
		(primitive_site SLICE_X51Y6 SLICEL internal 25)
		(primitive_site SLICE_X51Y7 SLICEL internal 25)
	)
	(tile 37 31 RIBUFS_X27Y4 RIBUFS 5
		(primitive_site VCC_X29Y5 VCC internal 1)
		(primitive_site RLL_X27Y4 RESERVED_LL internal 8)
		(primitive_site NOPAD88 DIFFMI unbonded 29)
		(primitive_site NOPAD87 DIFFSI unbonded 29)
		(primitive_site IPAD82 IBUF unbonded 29)
	)
	(tile 37 32 RTERM_X27Y4 RTERM 0
	)
	(tile 38 0 LTERM_X0Y3 LTERM 0
	)
	(tile 38 1 LIOIS_X0Y3 LIOIS 5
		(primitive_site VCC_X1Y4 VCC internal 1)
		(primitive_site RLL_X0Y3 RESERVED_LL internal 8)
		(primitive_site NOPAD133 DIFFM unbonded 29)
		(primitive_site NOPAD132 DIFFS unbonded 29)
		(primitive_site NOPAD131 IOB unbonded 29)
	)
	(tile 38 2 CLB_X1Y3 CENTER_SMALL 6
		(primitive_site RLL_X1Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y4 VCC internal 1)
		(primitive_site SLICE_X0Y4 SLICEM internal 32)
		(primitive_site SLICE_X0Y5 SLICEM internal 32)
		(primitive_site SLICE_X1Y4 SLICEL internal 25)
		(primitive_site SLICE_X1Y5 SLICEL internal 25)
	)
	(tile 38 3 CLB_X2Y3 CENTER_SMALL 6
		(primitive_site RLL_X2Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y4 VCC internal 1)
		(primitive_site SLICE_X2Y4 SLICEM internal 32)
		(primitive_site SLICE_X2Y5 SLICEM internal 32)
		(primitive_site SLICE_X3Y4 SLICEL internal 25)
		(primitive_site SLICE_X3Y5 SLICEL internal 25)
	)
	(tile 38 4 CLB_X3Y3 CENTER_SMALL 6
		(primitive_site RLL_X3Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y4 VCC internal 1)
		(primitive_site SLICE_X4Y4 SLICEM internal 32)
		(primitive_site SLICE_X4Y5 SLICEM internal 32)
		(primitive_site SLICE_X5Y4 SLICEL internal 25)
		(primitive_site SLICE_X5Y5 SLICEL internal 25)
	)
	(tile 38 5 CLB_X4Y3 CENTER_SMALL 6
		(primitive_site RLL_X4Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y4 VCC internal 1)
		(primitive_site SLICE_X6Y4 SLICEM internal 32)
		(primitive_site SLICE_X6Y5 SLICEM internal 32)
		(primitive_site SLICE_X7Y4 SLICEL internal 25)
		(primitive_site SLICE_X7Y5 SLICEL internal 25)
	)
	(tile 38 6 CLB_X5Y3 CENTER_SMALL 6
		(primitive_site RLL_X5Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y4 VCC internal 1)
		(primitive_site SLICE_X8Y4 SLICEM internal 32)
		(primitive_site SLICE_X8Y5 SLICEM internal 32)
		(primitive_site SLICE_X9Y4 SLICEL internal 25)
		(primitive_site SLICE_X9Y5 SLICEL internal 25)
	)
	(tile 38 7 CLB_X6Y3 CENTER_SMALL 6
		(primitive_site RLL_X6Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y4 VCC internal 1)
		(primitive_site SLICE_X10Y4 SLICEM internal 32)
		(primitive_site SLICE_X10Y5 SLICEM internal 32)
		(primitive_site SLICE_X11Y4 SLICEL internal 25)
		(primitive_site SLICE_X11Y5 SLICEL internal 25)
	)
	(tile 38 8 GCLKV_X6Y3 GCLKV 0
	)
	(tile 38 9 CLB_X7Y3 CENTER_SMALL 6
		(primitive_site RLL_X7Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y4 VCC internal 1)
		(primitive_site SLICE_X12Y4 SLICEM internal 32)
		(primitive_site SLICE_X12Y5 SLICEM internal 32)
		(primitive_site SLICE_X13Y4 SLICEL internal 25)
		(primitive_site SLICE_X13Y5 SLICEL internal 25)
	)
	(tile 38 10 CLB_X8Y3 CENTER_SMALL 6
		(primitive_site RLL_X8Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y4 VCC internal 1)
		(primitive_site SLICE_X14Y4 SLICEM internal 32)
		(primitive_site SLICE_X14Y5 SLICEM internal 32)
		(primitive_site SLICE_X15Y4 SLICEL internal 25)
		(primitive_site SLICE_X15Y5 SLICEL internal 25)
	)
	(tile 38 11 CLB_X9Y3 CENTER_SMALL 6
		(primitive_site RLL_X9Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y4 VCC internal 1)
		(primitive_site SLICE_X16Y4 SLICEM internal 32)
		(primitive_site SLICE_X16Y5 SLICEM internal 32)
		(primitive_site SLICE_X17Y4 SLICEL internal 25)
		(primitive_site SLICE_X17Y5 SLICEL internal 25)
	)
	(tile 38 12 DCM_TERM_NOMEM_X10Y3 DCM_TERM_NOMEM 0
	)
	(tile 38 13 DCM_TERM_X11Y3 DCM_TERM 0
	)
	(tile 38 14 DCM_TERM_X12Y3 DCM_TERM 0
	)
	(tile 38 15 DCM_TERM_X13Y3 DCM_TERM 0
	)
	(tile 38 16 CLKV_X13Y3 CLKV 0
	)
	(tile 38 17 DCM_TERM_NOMEM_X14Y3 DCM_TERM_NOMEM 0
	)
	(tile 38 18 DCM_TERM_X15Y3 DCM_TERM 0
	)
	(tile 38 19 DCM_TERM_X16Y3 DCM_TERM 0
	)
	(tile 38 20 DCM_TERM_X17Y3 DCM_TERM 0
	)
	(tile 38 21 CLB_X18Y3 CENTER_SMALL 6
		(primitive_site RLL_X18Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y4 VCC internal 1)
		(primitive_site SLICE_X34Y4 SLICEM internal 32)
		(primitive_site SLICE_X34Y5 SLICEM internal 32)
		(primitive_site SLICE_X35Y4 SLICEL internal 25)
		(primitive_site SLICE_X35Y5 SLICEL internal 25)
	)
	(tile 38 22 CLB_X19Y3 CENTER_SMALL 6
		(primitive_site RLL_X19Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y4 VCC internal 1)
		(primitive_site SLICE_X36Y4 SLICEM internal 32)
		(primitive_site SLICE_X36Y5 SLICEM internal 32)
		(primitive_site SLICE_X37Y4 SLICEL internal 25)
		(primitive_site SLICE_X37Y5 SLICEL internal 25)
	)
	(tile 38 23 CLB_X20Y3 CENTER_SMALL 6
		(primitive_site RLL_X20Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y4 VCC internal 1)
		(primitive_site SLICE_X38Y4 SLICEM internal 32)
		(primitive_site SLICE_X38Y5 SLICEM internal 32)
		(primitive_site SLICE_X39Y4 SLICEL internal 25)
		(primitive_site SLICE_X39Y5 SLICEL internal 25)
	)
	(tile 38 24 GCLKV_X20Y3 GCLKV 0
	)
	(tile 38 25 CLB_X21Y3 CENTER_SMALL 6
		(primitive_site RLL_X21Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y4 VCC internal 1)
		(primitive_site SLICE_X40Y4 SLICEM internal 32)
		(primitive_site SLICE_X40Y5 SLICEM internal 32)
		(primitive_site SLICE_X41Y4 SLICEL internal 25)
		(primitive_site SLICE_X41Y5 SLICEL internal 25)
	)
	(tile 38 26 CLB_X22Y3 CENTER_SMALL 6
		(primitive_site RLL_X22Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X24Y4 VCC internal 1)
		(primitive_site SLICE_X42Y4 SLICEM internal 32)
		(primitive_site SLICE_X42Y5 SLICEM internal 32)
		(primitive_site SLICE_X43Y4 SLICEL internal 25)
		(primitive_site SLICE_X43Y5 SLICEL internal 25)
	)
	(tile 38 27 CLB_X23Y3 CENTER_SMALL 6
		(primitive_site RLL_X23Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X25Y4 VCC internal 1)
		(primitive_site SLICE_X44Y4 SLICEM internal 32)
		(primitive_site SLICE_X44Y5 SLICEM internal 32)
		(primitive_site SLICE_X45Y4 SLICEL internal 25)
		(primitive_site SLICE_X45Y5 SLICEL internal 25)
	)
	(tile 38 28 CLB_X24Y3 CENTER_SMALL 6
		(primitive_site RLL_X24Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X26Y4 VCC internal 1)
		(primitive_site SLICE_X46Y4 SLICEM internal 32)
		(primitive_site SLICE_X46Y5 SLICEM internal 32)
		(primitive_site SLICE_X47Y4 SLICEL internal 25)
		(primitive_site SLICE_X47Y5 SLICEL internal 25)
	)
	(tile 38 29 CLB_X25Y3 CENTER_SMALL 6
		(primitive_site RLL_X25Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y4 VCC internal 1)
		(primitive_site SLICE_X48Y4 SLICEM internal 32)
		(primitive_site SLICE_X48Y5 SLICEM internal 32)
		(primitive_site SLICE_X49Y4 SLICEL internal 25)
		(primitive_site SLICE_X49Y5 SLICEL internal 25)
	)
	(tile 38 30 CLB_X26Y3 CENTER_SMALL 6
		(primitive_site RLL_X26Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y4 VCC internal 1)
		(primitive_site SLICE_X50Y4 SLICEM internal 32)
		(primitive_site SLICE_X50Y5 SLICEM internal 32)
		(primitive_site SLICE_X51Y4 SLICEL internal 25)
		(primitive_site SLICE_X51Y5 SLICEL internal 25)
	)
	(tile 38 31 RIOIS_X27Y3 RIOIS 5
		(primitive_site VCC_X29Y4 VCC internal 1)
		(primitive_site RLL_X27Y3 RESERVED_LL internal 8)
		(primitive_site PAD84 DIFFM unbonded 29)
		(primitive_site PAD83 DIFFS unbonded 29)
		(primitive_site NOPAD89 IOB unbonded 29)
	)
	(tile 38 32 RTERM_X27Y3 RTERM 0
	)
	(tile 39 0 LTERM_X0Y2 LTERM 0
	)
	(tile 39 1 LIOIS_X0Y2 LIOIS 5
		(primitive_site VCC_X1Y3 VCC internal 1)
		(primitive_site RLL_X0Y2 RESERVED_LL internal 8)
		(primitive_site P22 DIFFM bonded 29)
		(primitive_site P23 DIFFS bonded 29)
		(primitive_site NOPAD130 IOB unbonded 29)
	)
	(tile 39 2 CLB_X1Y2 CENTER_SMALL 6
		(primitive_site RLL_X1Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y3 VCC internal 1)
		(primitive_site SLICE_X0Y2 SLICEM internal 32)
		(primitive_site SLICE_X0Y3 SLICEM internal 32)
		(primitive_site SLICE_X1Y2 SLICEL internal 25)
		(primitive_site SLICE_X1Y3 SLICEL internal 25)
	)
	(tile 39 3 CLB_X2Y2 CENTER_SMALL 6
		(primitive_site RLL_X2Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y3 VCC internal 1)
		(primitive_site SLICE_X2Y2 SLICEM internal 32)
		(primitive_site SLICE_X2Y3 SLICEM internal 32)
		(primitive_site SLICE_X3Y2 SLICEL internal 25)
		(primitive_site SLICE_X3Y3 SLICEL internal 25)
	)
	(tile 39 4 CLB_X3Y2 CENTER_SMALL 6
		(primitive_site RLL_X3Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y3 VCC internal 1)
		(primitive_site SLICE_X4Y2 SLICEM internal 32)
		(primitive_site SLICE_X4Y3 SLICEM internal 32)
		(primitive_site SLICE_X5Y2 SLICEL internal 25)
		(primitive_site SLICE_X5Y3 SLICEL internal 25)
	)
	(tile 39 5 CLB_X4Y2 CENTER_SMALL 6
		(primitive_site RLL_X4Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y3 VCC internal 1)
		(primitive_site SLICE_X6Y2 SLICEM internal 32)
		(primitive_site SLICE_X6Y3 SLICEM internal 32)
		(primitive_site SLICE_X7Y2 SLICEL internal 25)
		(primitive_site SLICE_X7Y3 SLICEL internal 25)
	)
	(tile 39 6 CLB_X5Y2 CENTER_SMALL 6
		(primitive_site RLL_X5Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y3 VCC internal 1)
		(primitive_site SLICE_X8Y2 SLICEM internal 32)
		(primitive_site SLICE_X8Y3 SLICEM internal 32)
		(primitive_site SLICE_X9Y2 SLICEL internal 25)
		(primitive_site SLICE_X9Y3 SLICEL internal 25)
	)
	(tile 39 7 CLB_X6Y2 CENTER_SMALL 6
		(primitive_site RLL_X6Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y3 VCC internal 1)
		(primitive_site SLICE_X10Y2 SLICEM internal 32)
		(primitive_site SLICE_X10Y3 SLICEM internal 32)
		(primitive_site SLICE_X11Y2 SLICEL internal 25)
		(primitive_site SLICE_X11Y3 SLICEL internal 25)
	)
	(tile 39 8 GCLKV_X6Y2 GCLKV 0
	)
	(tile 39 9 CLB_X7Y2 CENTER_SMALL 6
		(primitive_site RLL_X7Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y3 VCC internal 1)
		(primitive_site SLICE_X12Y2 SLICEM internal 32)
		(primitive_site SLICE_X12Y3 SLICEM internal 32)
		(primitive_site SLICE_X13Y2 SLICEL internal 25)
		(primitive_site SLICE_X13Y3 SLICEL internal 25)
	)
	(tile 39 10 CLB_X8Y2 CENTER_SMALL 6
		(primitive_site RLL_X8Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y3 VCC internal 1)
		(primitive_site SLICE_X14Y2 SLICEM internal 32)
		(primitive_site SLICE_X14Y3 SLICEM internal 32)
		(primitive_site SLICE_X15Y2 SLICEL internal 25)
		(primitive_site SLICE_X15Y3 SLICEL internal 25)
	)
	(tile 39 11 CLB_X9Y2 CENTER_SMALL 6
		(primitive_site RLL_X9Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y3 VCC internal 1)
		(primitive_site SLICE_X16Y2 SLICEM internal 32)
		(primitive_site SLICE_X16Y3 SLICEM internal 32)
		(primitive_site SLICE_X17Y2 SLICEL internal 25)
		(primitive_site SLICE_X17Y3 SLICEL internal 25)
	)
	(tile 39 12 DCM_TERM_NOMEM_X10Y2 DCM_TERM_NOMEM 0
	)
	(tile 39 13 DCM_TERM_X11Y2 DCM_TERM 0
	)
	(tile 39 14 DCM_TERM_X12Y2 DCM_TERM 0
	)
	(tile 39 15 DCM_TERM_X13Y2 DCM_TERM 0
	)
	(tile 39 16 CLKV_X13Y2 CLKV 0
	)
	(tile 39 17 DCM_TERM_NOMEM_X14Y2 DCM_TERM_NOMEM 0
	)
	(tile 39 18 DCM_TERM_X15Y2 DCM_TERM 0
	)
	(tile 39 19 DCM_TERM_X16Y2 DCM_TERM 0
	)
	(tile 39 20 DCM_TERM_X17Y2 DCM_TERM 0
	)
	(tile 39 21 CLB_X18Y2 CENTER_SMALL 6
		(primitive_site RLL_X18Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y3 VCC internal 1)
		(primitive_site SLICE_X34Y2 SLICEM internal 32)
		(primitive_site SLICE_X34Y3 SLICEM internal 32)
		(primitive_site SLICE_X35Y2 SLICEL internal 25)
		(primitive_site SLICE_X35Y3 SLICEL internal 25)
	)
	(tile 39 22 CLB_X19Y2 CENTER_SMALL 6
		(primitive_site RLL_X19Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y3 VCC internal 1)
		(primitive_site SLICE_X36Y2 SLICEM internal 32)
		(primitive_site SLICE_X36Y3 SLICEM internal 32)
		(primitive_site SLICE_X37Y2 SLICEL internal 25)
		(primitive_site SLICE_X37Y3 SLICEL internal 25)
	)
	(tile 39 23 CLB_X20Y2 CENTER_SMALL 6
		(primitive_site RLL_X20Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y3 VCC internal 1)
		(primitive_site SLICE_X38Y2 SLICEM internal 32)
		(primitive_site SLICE_X38Y3 SLICEM internal 32)
		(primitive_site SLICE_X39Y2 SLICEL internal 25)
		(primitive_site SLICE_X39Y3 SLICEL internal 25)
	)
	(tile 39 24 GCLKV_X20Y2 GCLKV 0
	)
	(tile 39 25 CLB_X21Y2 CENTER_SMALL 6
		(primitive_site RLL_X21Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y3 VCC internal 1)
		(primitive_site SLICE_X40Y2 SLICEM internal 32)
		(primitive_site SLICE_X40Y3 SLICEM internal 32)
		(primitive_site SLICE_X41Y2 SLICEL internal 25)
		(primitive_site SLICE_X41Y3 SLICEL internal 25)
	)
	(tile 39 26 CLB_X22Y2 CENTER_SMALL 6
		(primitive_site RLL_X22Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X24Y3 VCC internal 1)
		(primitive_site SLICE_X42Y2 SLICEM internal 32)
		(primitive_site SLICE_X42Y3 SLICEM internal 32)
		(primitive_site SLICE_X43Y2 SLICEL internal 25)
		(primitive_site SLICE_X43Y3 SLICEL internal 25)
	)
	(tile 39 27 CLB_X23Y2 CENTER_SMALL 6
		(primitive_site RLL_X23Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X25Y3 VCC internal 1)
		(primitive_site SLICE_X44Y2 SLICEM internal 32)
		(primitive_site SLICE_X44Y3 SLICEM internal 32)
		(primitive_site SLICE_X45Y2 SLICEL internal 25)
		(primitive_site SLICE_X45Y3 SLICEL internal 25)
	)
	(tile 39 28 CLB_X24Y2 CENTER_SMALL 6
		(primitive_site RLL_X24Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X26Y3 VCC internal 1)
		(primitive_site SLICE_X46Y2 SLICEM internal 32)
		(primitive_site SLICE_X46Y3 SLICEM internal 32)
		(primitive_site SLICE_X47Y2 SLICEL internal 25)
		(primitive_site SLICE_X47Y3 SLICEL internal 25)
	)
	(tile 39 29 CLB_X25Y2 CENTER_SMALL 6
		(primitive_site RLL_X25Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y3 VCC internal 1)
		(primitive_site SLICE_X48Y2 SLICEM internal 32)
		(primitive_site SLICE_X48Y3 SLICEM internal 32)
		(primitive_site SLICE_X49Y2 SLICEL internal 25)
		(primitive_site SLICE_X49Y3 SLICEL internal 25)
	)
	(tile 39 30 CLB_X26Y2 CENTER_SMALL 6
		(primitive_site RLL_X26Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y3 VCC internal 1)
		(primitive_site SLICE_X50Y2 SLICEM internal 32)
		(primitive_site SLICE_X50Y3 SLICEM internal 32)
		(primitive_site SLICE_X51Y2 SLICEL internal 25)
		(primitive_site SLICE_X51Y3 SLICEL internal 25)
	)
	(tile 39 31 RIOIS_X27Y2 RIOIS 5
		(primitive_site VCC_X29Y3 VCC internal 1)
		(primitive_site RLL_X27Y2 RESERVED_LL internal 8)
		(primitive_site NOPAD92 DIFFM unbonded 29)
		(primitive_site NOPAD91 DIFFS unbonded 29)
		(primitive_site NOPAD90 IOB unbonded 29)
	)
	(tile 39 32 RTERM_X27Y2 RTERM 0
	)
	(tile 40 0 LTERM4_X0Y1 LTERM4 0
	)
	(tile 40 1 LIBUFS_X0Y1 LIBUFS 5
		(primitive_site VCC_X1Y2 VCC internal 1)
		(primitive_site RLL_X0Y1 RESERVED_LL internal 8)
		(primitive_site NOPAD129 DIFFMI unbonded 29)
		(primitive_site NOPAD128 DIFFSI unbonded 29)
		(primitive_site IPAD131 IBUF unbonded 29)
	)
	(tile 40 2 CLB_X1Y1 CENTER_SMALL 6
		(primitive_site RLL_X1Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y2 VCC internal 1)
		(primitive_site SLICE_X0Y0 SLICEM internal 32)
		(primitive_site SLICE_X0Y1 SLICEM internal 32)
		(primitive_site SLICE_X1Y0 SLICEL internal 25)
		(primitive_site SLICE_X1Y1 SLICEL internal 25)
	)
	(tile 40 3 CLB_X2Y1 CENTER_SMALL 6
		(primitive_site RLL_X2Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y2 VCC internal 1)
		(primitive_site SLICE_X2Y0 SLICEM internal 32)
		(primitive_site SLICE_X2Y1 SLICEM internal 32)
		(primitive_site SLICE_X3Y0 SLICEL internal 25)
		(primitive_site SLICE_X3Y1 SLICEL internal 25)
	)
	(tile 40 4 CLB_X3Y1 CENTER_SMALL 6
		(primitive_site RLL_X3Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y2 VCC internal 1)
		(primitive_site SLICE_X4Y0 SLICEM internal 32)
		(primitive_site SLICE_X4Y1 SLICEM internal 32)
		(primitive_site SLICE_X5Y0 SLICEL internal 25)
		(primitive_site SLICE_X5Y1 SLICEL internal 25)
	)
	(tile 40 5 CLB_X4Y1 CENTER_SMALL 6
		(primitive_site RLL_X4Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y2 VCC internal 1)
		(primitive_site SLICE_X6Y0 SLICEM internal 32)
		(primitive_site SLICE_X6Y1 SLICEM internal 32)
		(primitive_site SLICE_X7Y0 SLICEL internal 25)
		(primitive_site SLICE_X7Y1 SLICEL internal 25)
	)
	(tile 40 6 CLB_X5Y1 CENTER_SMALL 6
		(primitive_site RLL_X5Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y2 VCC internal 1)
		(primitive_site SLICE_X8Y0 SLICEM internal 32)
		(primitive_site SLICE_X8Y1 SLICEM internal 32)
		(primitive_site SLICE_X9Y0 SLICEL internal 25)
		(primitive_site SLICE_X9Y1 SLICEL internal 25)
	)
	(tile 40 7 CLB_X6Y1 CENTER_SMALL 6
		(primitive_site RLL_X6Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y2 VCC internal 1)
		(primitive_site SLICE_X10Y0 SLICEM internal 32)
		(primitive_site SLICE_X10Y1 SLICEM internal 32)
		(primitive_site SLICE_X11Y0 SLICEL internal 25)
		(primitive_site SLICE_X11Y1 SLICEL internal 25)
	)
	(tile 40 8 GCLKV_X6Y1 GCLKV 0
	)
	(tile 40 9 CLB_X7Y1 CENTER_SMALL 6
		(primitive_site RLL_X7Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y2 VCC internal 1)
		(primitive_site SLICE_X12Y0 SLICEM internal 32)
		(primitive_site SLICE_X12Y1 SLICEM internal 32)
		(primitive_site SLICE_X13Y0 SLICEL internal 25)
		(primitive_site SLICE_X13Y1 SLICEL internal 25)
	)
	(tile 40 10 CLB_X8Y1 CENTER_SMALL 6
		(primitive_site RLL_X8Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y2 VCC internal 1)
		(primitive_site SLICE_X14Y0 SLICEM internal 32)
		(primitive_site SLICE_X14Y1 SLICEM internal 32)
		(primitive_site SLICE_X15Y0 SLICEL internal 25)
		(primitive_site SLICE_X15Y1 SLICEL internal 25)
	)
	(tile 40 11 CLB_X9Y1 CENTER_SMALL 6
		(primitive_site RLL_X9Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y2 VCC internal 1)
		(primitive_site SLICE_X16Y0 SLICEM internal 32)
		(primitive_site SLICE_X16Y1 SLICEM internal 32)
		(primitive_site SLICE_X17Y0 SLICEL internal 25)
		(primitive_site SLICE_X17Y1 SLICEL internal 25)
	)
	(tile 40 12 DCM_BL_TERM_X10Y1 DCM_BL_TERM 0
	)
	(tile 40 13 DCM_TERM_X11Y1 DCM_TERM 0
	)
	(tile 40 14 DCM_TERM_X12Y1 DCM_TERM 0
	)
	(tile 40 15 DCM_BL_CENTER_X13Y1 DCM_BL_CENTER 3
		(primitive_site RLL_X13Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y2 VCC internal 1)
		(primitive_site DCM_X0Y0 DCM internal 41)
	)
	(tile 40 16 CLKV_X13Y1 CLKV 0
	)
	(tile 40 17 DCM_BR_CENTER_X14Y1 DCM_BR_CENTER 3
		(primitive_site RLL_X14Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y2 VCC internal 1)
		(primitive_site DCM_X1Y0 DCM internal 41)
	)
	(tile 40 18 DCM_TERM_X15Y1 DCM_TERM 0
	)
	(tile 40 19 DCM_TERM_X16Y1 DCM_TERM 0
	)
	(tile 40 20 DCM_TERM_X17Y1 DCM_TERM 0
	)
	(tile 40 21 CLB_X18Y1 CENTER_SMALL 6
		(primitive_site RLL_X18Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y2 VCC internal 1)
		(primitive_site SLICE_X34Y0 SLICEM internal 32)
		(primitive_site SLICE_X34Y1 SLICEM internal 32)
		(primitive_site SLICE_X35Y0 SLICEL internal 25)
		(primitive_site SLICE_X35Y1 SLICEL internal 25)
	)
	(tile 40 22 CLB_X19Y1 CENTER_SMALL 6
		(primitive_site RLL_X19Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y2 VCC internal 1)
		(primitive_site SLICE_X36Y0 SLICEM internal 32)
		(primitive_site SLICE_X36Y1 SLICEM internal 32)
		(primitive_site SLICE_X37Y0 SLICEL internal 25)
		(primitive_site SLICE_X37Y1 SLICEL internal 25)
	)
	(tile 40 23 CLB_X20Y1 CENTER_SMALL 6
		(primitive_site RLL_X20Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y2 VCC internal 1)
		(primitive_site SLICE_X38Y0 SLICEM internal 32)
		(primitive_site SLICE_X38Y1 SLICEM internal 32)
		(primitive_site SLICE_X39Y0 SLICEL internal 25)
		(primitive_site SLICE_X39Y1 SLICEL internal 25)
	)
	(tile 40 24 GCLKV_X20Y1 GCLKV 0
	)
	(tile 40 25 CLB_X21Y1 CENTER_SMALL 6
		(primitive_site RLL_X21Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y2 VCC internal 1)
		(primitive_site SLICE_X40Y0 SLICEM internal 32)
		(primitive_site SLICE_X40Y1 SLICEM internal 32)
		(primitive_site SLICE_X41Y0 SLICEL internal 25)
		(primitive_site SLICE_X41Y1 SLICEL internal 25)
	)
	(tile 40 26 CLB_X22Y1 CENTER_SMALL 6
		(primitive_site RLL_X22Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X24Y2 VCC internal 1)
		(primitive_site SLICE_X42Y0 SLICEM internal 32)
		(primitive_site SLICE_X42Y1 SLICEM internal 32)
		(primitive_site SLICE_X43Y0 SLICEL internal 25)
		(primitive_site SLICE_X43Y1 SLICEL internal 25)
	)
	(tile 40 27 CLB_X23Y1 CENTER_SMALL 6
		(primitive_site RLL_X23Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X25Y2 VCC internal 1)
		(primitive_site SLICE_X44Y0 SLICEM internal 32)
		(primitive_site SLICE_X44Y1 SLICEM internal 32)
		(primitive_site SLICE_X45Y0 SLICEL internal 25)
		(primitive_site SLICE_X45Y1 SLICEL internal 25)
	)
	(tile 40 28 CLB_X24Y1 CENTER_SMALL 6
		(primitive_site RLL_X24Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X26Y2 VCC internal 1)
		(primitive_site SLICE_X46Y0 SLICEM internal 32)
		(primitive_site SLICE_X46Y1 SLICEM internal 32)
		(primitive_site SLICE_X47Y0 SLICEL internal 25)
		(primitive_site SLICE_X47Y1 SLICEL internal 25)
	)
	(tile 40 29 CLB_X25Y1 CENTER_SMALL 6
		(primitive_site RLL_X25Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X27Y2 VCC internal 1)
		(primitive_site SLICE_X48Y0 SLICEM internal 32)
		(primitive_site SLICE_X48Y1 SLICEM internal 32)
		(primitive_site SLICE_X49Y0 SLICEL internal 25)
		(primitive_site SLICE_X49Y1 SLICEL internal 25)
	)
	(tile 40 30 CLB_X26Y1 CENTER_SMALL 6
		(primitive_site RLL_X26Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X28Y2 VCC internal 1)
		(primitive_site SLICE_X50Y0 SLICEM internal 32)
		(primitive_site SLICE_X50Y1 SLICEM internal 32)
		(primitive_site SLICE_X51Y0 SLICEL internal 25)
		(primitive_site SLICE_X51Y1 SLICEL internal 25)
	)
	(tile 40 31 RIOIS_X27Y1 RIOIS 5
		(primitive_site VCC_X29Y2 VCC internal 1)
		(primitive_site RLL_X27Y1 RESERVED_LL internal 8)
		(primitive_site P53 DIFFM bonded 29)
		(primitive_site P54 DIFFS bonded 29)
		(primitive_site NOPAD93 IOB unbonded 29)
	)
	(tile 40 32 RTERM4_X27Y1 RTERM4 0
	)
	(tile 41 0 CNR_LBTERM_X0Y0 CNR_LBTERM 0
	)
	(tile 41 1 LL_X0Y0 LL 2
		(primitive_site RLL_X0Y0 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y1 VCC internal 1)
	)
	(tile 41 2 BIBUFS_X1Y0 BIBUFS 6
		(primitive_site VCC_X2Y1 VCC internal 1)
		(primitive_site RLL_X1Y0 RESERVED_LL internal 8)
		(primitive_site NOPAD127 DIFFMI unbonded 29)
		(primitive_site NOPAD126 DIFFSI unbonded 29)
		(primitive_site IPAD130 IBUF unbonded 29)
		(primitive_site RANDOR_X0Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 3 BIOIS_X2Y0 BIOIS 6
		(primitive_site VCC_X3Y1 VCC internal 1)
		(primitive_site RLL_X2Y0 RESERVED_LL internal 8)
		(primitive_site P24 DIFFM bonded 29)
		(primitive_site P25 DIFFS bonded 29)
		(primitive_site NOPAD125 IOB unbonded 29)
		(primitive_site RANDOR_X1Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 4 BIBUFS_X3Y0 BIBUFS 6
		(primitive_site VCC_X4Y1 VCC internal 1)
		(primitive_site RLL_X3Y0 RESERVED_LL internal 8)
		(primitive_site IPAD127 DIFFMI unbonded 29)
		(primitive_site IPAD126 DIFFSI unbonded 29)
		(primitive_site NOPAD124 IBUF unbonded 29)
		(primitive_site RANDOR_X2Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 5 BIOIS_X4Y0 BIOIS 6
		(primitive_site VCC_X5Y1 VCC internal 1)
		(primitive_site RLL_X4Y0 RESERVED_LL internal 8)
		(primitive_site P26 DIFFM bonded 29)
		(primitive_site P27 DIFFS bonded 29)
		(primitive_site NOPAD123 IOB unbonded 29)
		(primitive_site RANDOR_X3Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 6 BIOIS_X5Y0 BIOIS 6
		(primitive_site VCC_X6Y1 VCC internal 1)
		(primitive_site RLL_X5Y0 RESERVED_LL internal 8)
		(primitive_site NOPAD122 DIFFM unbonded 29)
		(primitive_site NOPAD121 DIFFS unbonded 29)
		(primitive_site PAD123 IOB unbonded 29)
		(primitive_site RANDOR_X4Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 7 BIOIS_X6Y0 BIOIS 6
		(primitive_site VCC_X7Y1 VCC internal 1)
		(primitive_site RLL_X6Y0 RESERVED_LL internal 8)
		(primitive_site PAD122 DIFFM unbonded 29)
		(primitive_site PAD121 DIFFS unbonded 29)
		(primitive_site NOPAD120 IOB unbonded 29)
		(primitive_site RANDOR_X5Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 8 GCLKV_IOIS_X6Y0 GCLKV_IOIS 0
	)
	(tile 41 9 BIOIS_X7Y0 BIOIS 6
		(primitive_site VCC_X8Y1 VCC internal 1)
		(primitive_site RLL_X7Y0 RESERVED_LL internal 8)
		(primitive_site PAD120 DIFFM unbonded 29)
		(primitive_site PAD119 DIFFS unbonded 29)
		(primitive_site NOPAD119 IOB unbonded 29)
		(primitive_site RANDOR_X6Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 10 BIBUFS_X8Y0 BIBUFS 6
		(primitive_site VCC_X9Y1 VCC internal 1)
		(primitive_site RLL_X8Y0 RESERVED_LL internal 8)
		(primitive_site NOPAD118 DIFFMI unbonded 29)
		(primitive_site NOPAD117 DIFFSI unbonded 29)
		(primitive_site IPAD118 IBUF unbonded 29)
		(primitive_site RANDOR_X7Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 11 BIOIS_X9Y0 BIOIS 6
		(primitive_site VCC_X10Y1 VCC internal 1)
		(primitive_site RLL_X9Y0 RESERVED_LL internal 8)
		(primitive_site PAD117 DIFFM unbonded 29)
		(primitive_site PAD116 DIFFS unbonded 29)
		(primitive_site NOPAD116 IOB unbonded 29)
		(primitive_site RANDOR_X8Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 12 BIBUFS_X10Y0 BIBUFS 6
		(primitive_site VCC_X11Y1 VCC internal 1)
		(primitive_site RLL_X10Y0 RESERVED_LL internal 8)
		(primitive_site IPAD115 DIFFMI unbonded 29)
		(primitive_site P30 DIFFSI bonded 29)
		(primitive_site NOPAD115 IBUF unbonded 29)
		(primitive_site RANDOR_X9Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 13 BIOIS_X11Y0 BIOIS 6
		(primitive_site VCC_X12Y1 VCC internal 1)
		(primitive_site RLL_X11Y0 RESERVED_LL internal 8)
		(primitive_site P32 DIFFM bonded 29)
		(primitive_site P33 DIFFS bonded 29)
		(primitive_site NOPAD114 IOB unbonded 29)
		(primitive_site RANDOR_X10Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 14 BIOIS_X12Y0 BIOIS 6
		(primitive_site VCC_X13Y1 VCC internal 1)
		(primitive_site RLL_X12Y0 RESERVED_LL internal 8)
		(primitive_site NOPAD113 DIFFM unbonded 29)
		(primitive_site NOPAD112 DIFFS unbonded 29)
		(primitive_site P34 IOB bonded 29)
		(primitive_site RANDOR_X11Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 15 BIOIS_X13Y0 BIOIS 6
		(primitive_site VCC_X14Y1 VCC internal 1)
		(primitive_site RLL_X13Y0 RESERVED_LL internal 8)
		(primitive_site P35 DIFFM bonded 29)
		(primitive_site P36 DIFFS bonded 29)
		(primitive_site NOPAD111 IOB unbonded 29)
		(primitive_site RANDOR_X12Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 16 EMPTY_CLKC_X13Y0 EMPTY_CLKC 0
	)
	(tile 41 17 BIBUFS_X14Y0 BIBUFS 6
		(primitive_site VCC_X16Y1 VCC internal 1)
		(primitive_site RLL_X14Y0 RESERVED_LL internal 8)
		(primitive_site P38 DIFFMI bonded 29)
		(primitive_site P39 DIFFSI bonded 29)
		(primitive_site NOPAD110 IBUF unbonded 29)
		(primitive_site RANDOR_X13Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 18 BIOIS_X15Y0 BIOIS 6
		(primitive_site VCC_X17Y1 VCC internal 1)
		(primitive_site RLL_X15Y0 RESERVED_LL internal 8)
		(primitive_site P40 DIFFM bonded 29)
		(primitive_site P41 DIFFS bonded 29)
		(primitive_site NOPAD109 IOB unbonded 29)
		(primitive_site RANDOR_X14Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 19 BIOIS_X16Y0 BIOIS 6
		(primitive_site VCC_X18Y1 VCC internal 1)
		(primitive_site RLL_X16Y0 RESERVED_LL internal 8)
		(primitive_site NOPAD108 DIFFM unbonded 29)
		(primitive_site NOPAD107 DIFFS unbonded 29)
		(primitive_site P42 IOB bonded 29)
		(primitive_site RANDOR_X15Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 20 BIOIS_X17Y0 BIOIS 6
		(primitive_site VCC_X19Y1 VCC internal 1)
		(primitive_site RLL_X17Y0 RESERVED_LL internal 8)
		(primitive_site P43 DIFFM bonded 29)
		(primitive_site P44 DIFFS bonded 29)
		(primitive_site NOPAD106 IOB unbonded 29)
		(primitive_site RANDOR_X16Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 21 BIOIS_X18Y0 BIOIS 6
		(primitive_site VCC_X20Y1 VCC internal 1)
		(primitive_site RLL_X18Y0 RESERVED_LL internal 8)
		(primitive_site PAD101 DIFFM unbonded 29)
		(primitive_site PAD100 DIFFS unbonded 29)
		(primitive_site NOPAD105 IOB unbonded 29)
		(primitive_site RANDOR_X17Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 22 BIBUFS_X19Y0 BIBUFS 6
		(primitive_site VCC_X21Y1 VCC internal 1)
		(primitive_site RLL_X19Y0 RESERVED_LL internal 8)
		(primitive_site NOPAD104 DIFFMI unbonded 29)
		(primitive_site NOPAD103 DIFFSI unbonded 29)
		(primitive_site IPAD99 IBUF unbonded 29)
		(primitive_site RANDOR_X18Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 23 BIOIS_X20Y0 BIOIS 6
		(primitive_site VCC_X22Y1 VCC internal 1)
		(primitive_site RLL_X20Y0 RESERVED_LL internal 8)
		(primitive_site PAD98 DIFFM unbonded 29)
		(primitive_site PAD97 DIFFS unbonded 29)
		(primitive_site NOPAD102 IOB unbonded 29)
		(primitive_site RANDOR_X19Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 24 GCLKV_IOIS_X20Y0 GCLKV_IOIS 0
	)
	(tile 41 25 BIBUFS_X21Y0 BIBUFS 6
		(primitive_site VCC_X23Y1 VCC internal 1)
		(primitive_site RLL_X21Y0 RESERVED_LL internal 8)
		(primitive_site IPAD96 DIFFMI unbonded 29)
		(primitive_site IPAD95 DIFFSI unbonded 29)
		(primitive_site NOPAD101 IBUF unbonded 29)
		(primitive_site RANDOR_X20Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 26 BIOIS_X22Y0 BIOIS 6
		(primitive_site VCC_X24Y1 VCC internal 1)
		(primitive_site RLL_X22Y0 RESERVED_LL internal 8)
		(primitive_site PAD94 DIFFM unbonded 29)
		(primitive_site PAD93 DIFFS unbonded 29)
		(primitive_site NOPAD100 IOB unbonded 29)
		(primitive_site RANDOR_X21Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 27 BIOIS_X23Y0 BIOIS 6
		(primitive_site VCC_X25Y1 VCC internal 1)
		(primitive_site RLL_X23Y0 RESERVED_LL internal 8)
		(primitive_site NOPAD99 DIFFM unbonded 29)
		(primitive_site NOPAD98 DIFFS unbonded 29)
		(primitive_site PAD92 IOB unbonded 29)
		(primitive_site RANDOR_X22Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 28 BIOIS_X24Y0 BIOIS 6
		(primitive_site VCC_X26Y1 VCC internal 1)
		(primitive_site RLL_X24Y0 RESERVED_LL internal 8)
		(primitive_site P47 DIFFM bonded 29)
		(primitive_site P48 DIFFS bonded 29)
		(primitive_site NOPAD97 IOB unbonded 29)
		(primitive_site RANDOR_X23Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 29 BIBUFS_X25Y0 BIBUFS 6
		(primitive_site VCC_X27Y1 VCC internal 1)
		(primitive_site RLL_X25Y0 RESERVED_LL internal 8)
		(primitive_site NOPAD96 DIFFMI unbonded 29)
		(primitive_site NOPAD95 DIFFSI unbonded 29)
		(primitive_site IPAD89 IBUF unbonded 29)
		(primitive_site RANDOR_X24Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 30 BIOIS_X26Y0 BIOIS 6
		(primitive_site VCC_X28Y1 VCC internal 1)
		(primitive_site RLL_X26Y0 RESERVED_LL internal 8)
		(primitive_site P49 DIFFM bonded 29)
		(primitive_site P50 DIFFS bonded 29)
		(primitive_site NOPAD94 IOB unbonded 29)
		(primitive_site RANDOR_X25Y0 RESERVED_ANDOR internal 4)
	)
	(tile 41 31 LR_X27Y0 LR 5
		(primitive_site RLL_X27Y0 RESERVED_LL internal 8)
		(primitive_site STARTUP STARTUP internal 4)
		(primitive_site ICAP ICAP internal 20)
		(primitive_site CAPTURE CAPTURE internal 2)
		(primitive_site VCC_X29Y1 VCC internal 1)
	)
	(tile 41 32 CNR_RBTERM_X27Y0 CNR_RBTERM 0
	)
	(tile 42 0 EMPTY_CNR_X0Y0 EMPTY_CNR 0
	)
	(tile 42 1 CNR_BTERM_X0Y0 CNR_BTERM 0
	)
	(tile 42 2 BTERM2_X1Y0 BTERM2 0
	)
	(tile 42 3 BTERM_X2Y0 BTERM 0
	)
	(tile 42 4 BTERM4_X3Y0 BTERM4 0
	)
	(tile 42 5 BTERM_X4Y0 BTERM 0
	)
	(tile 42 6 BTERM_X5Y0 BTERM 0
	)
	(tile 42 7 BTERM_X6Y0 BTERM 0
	)
	(tile 42 8 BGCLKVTERM_X6Y0 BGCLKVTERM 0
	)
	(tile 42 9 BTERM3_X7Y0 BTERM3 0
	)
	(tile 42 10 BTERM_X8Y0 BTERM 0
	)
	(tile 42 11 BTERM_X9Y0 BTERM 0
	)
	(tile 42 12 BTERM4_X10Y0 BTERM4 0
	)
	(tile 42 13 BTERMCLKA_X11Y0 BTERMCLKA 0
	)
	(tile 42 14 BTERM_X12Y0 BTERM 0
	)
	(tile 42 15 BTERMCLKB_X13Y0 BTERMCLKB 0
	)
	(tile 42 16 CLKB_X13Y0 CLKB 6
		(primitive_site GLOBALSIG_X15Y0 GLOBALSIG internal 0)
		(primitive_site BUFGMUX_X1Y0 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X1Y1 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y0 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y1 BUFGMUX internal 4)
		(primitive_site VCC_X15Y0 VCC internal 1)
	)
	(tile 42 17 BTERM4CLK_X14Y0 BTERM4CLK 0
	)
	(tile 42 18 BTERMCLK_X15Y0 BTERMCLK 0
	)
	(tile 42 19 BTERM_X16Y0 BTERM 0
	)
	(tile 42 20 BTERM_X17Y0 BTERM 0
	)
	(tile 42 21 BTERM3_X18Y0 BTERM3 0
	)
	(tile 42 22 BTERM_X19Y0 BTERM 0
	)
	(tile 42 23 BTERM_X20Y0 BTERM 0
	)
	(tile 42 24 BGCLKVTERM_X20Y0 BGCLKVTERM 0
	)
	(tile 42 25 BTERM4_X21Y0 BTERM4 0
	)
	(tile 42 26 BTERM_X22Y0 BTERM 0
	)
	(tile 42 27 BTERM_X23Y0 BTERM 0
	)
	(tile 42 28 BTERM_X24Y0 BTERM 0
	)
	(tile 42 29 BTERM2_X25Y0 BTERM2 0
	)
	(tile 42 30 BTERM_X26Y0 BTERM 0
	)
	(tile 42 31 CNR_BTERM_X27Y0 CNR_BTERM 0
	)
	(tile 42 32 EMPTY_CNR_X32Y0 EMPTY_CNR 0
	)
)
(primitive_defs 25
	(primitive_def BSCAN 11 12
		(pin RESET RESET output)
		(pin DRCK1 DRCK1 output)
		(pin DRCK2 DRCK2 output)
		(pin SHIFT SHIFT output)
		(pin TDI TDI output)
		(pin TDO1 TDO1 input)
		(pin TDO2 TDO2 input)
		(pin UPDATE UPDATE output)
		(pin SEL1 SEL1 output)
		(pin SEL2 SEL2 output)
		(pin CAPTURE CAPTURE output)
		(element TDO1 1
			(pin TDO1 output)
			(conn TDO1 TDO1 ==> BSCAN_BLACKBOX TDO1)
		)
		(element TDO2 1
			(pin TDO2 output)
			(conn TDO2 TDO2 ==> BSCAN_BLACKBOX TDO2)
		)
		(element SEL2 1
			(pin SEL2 input)
			(conn SEL2 SEL2 <== BSCAN_BLACKBOX SEL2)
		)
		(element SEL1 1
			(pin SEL1 input)
			(conn SEL1 SEL1 <== BSCAN_BLACKBOX SEL1)
		)
		(element RESET 1
			(pin RESET input)
			(conn RESET RESET <== BSCAN_BLACKBOX RESET)
		)
		(element CAPTURE 1
			(pin CAPTURE input)
			(conn CAPTURE CAPTURE <== BSCAN_BLACKBOX CAPTURE)
		)
		(element DRCK1 1
			(pin DRCK1 input)
			(conn DRCK1 DRCK1 <== BSCAN_BLACKBOX DRCK1)
		)
		(element DRCK2 1
			(pin DRCK2 input)
			(conn DRCK2 DRCK2 <== BSCAN_BLACKBOX DRCK2)
		)
		(element UPDATE 1
			(pin UPDATE input)
			(conn UPDATE UPDATE <== BSCAN_BLACKBOX UPDATE)
		)
		(element SHIFT 1
			(pin SHIFT input)
			(conn SHIFT SHIFT <== BSCAN_BLACKBOX SHIFT)
		)
		(element TDI 1
			(pin TDI input)
			(conn TDI TDI <== BSCAN_BLACKBOX TDI)
		)
		(element BSCAN_BLACKBOX 11 # BEL
			(pin TDO2 input)
			(pin TDO1 input)
			(pin SEL2 output)
			(pin SEL1 output)
			(pin TDI output)
			(pin SHIFT output)
			(pin UPDATE output)
			(pin DRCK2 output)
			(pin DRCK1 output)
			(pin RESET output)
			(pin CAPTURE output)
			(conn BSCAN_BLACKBOX SEL2 ==> SEL2 SEL2)
			(conn BSCAN_BLACKBOX SEL1 ==> SEL1 SEL1)
			(conn BSCAN_BLACKBOX TDI ==> TDI TDI)
			(conn BSCAN_BLACKBOX SHIFT ==> SHIFT SHIFT)
			(conn BSCAN_BLACKBOX UPDATE ==> UPDATE UPDATE)
			(conn BSCAN_BLACKBOX DRCK2 ==> DRCK2 DRCK2)
			(conn BSCAN_BLACKBOX DRCK1 ==> DRCK1 DRCK1)
			(conn BSCAN_BLACKBOX RESET ==> RESET RESET)
			(conn BSCAN_BLACKBOX CAPTURE ==> CAPTURE CAPTURE)
			(conn BSCAN_BLACKBOX TDO2 <== TDO2 TDO2)
			(conn BSCAN_BLACKBOX TDO1 <== TDO1 TDO1)
		)
	)
	(primitive_def BUFGMUX 4 10
		(pin I0 I0 input)
		(pin I1 I1 input)
		(pin S S input)
		(pin O O output)
		(element O 1
			(pin O input)
			(conn O O <== GCLK_BUFFER OUT)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> I1_USED 0)
		)
		(element S 1
			(pin S output)
			(conn S S ==> SINV S_B)
			(conn S S ==> SINV S)
		)
		(element SINV 3
			(pin S_B input)
			(pin S input)
			(pin OUT output)
			(cfg S_B S)
			(conn SINV OUT ==> GCLKMUX S)
			(conn SINV S_B <== S S)
			(conn SINV S <== S S)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> I0_USED 0)
		)
		(element GCLK_BUFFER 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn GCLK_BUFFER OUT ==> O O)
			(conn GCLK_BUFFER IN <== GCLKMUX OUT)
		)
		(element DISABLE_ATTR 0
			(cfg HIGH LOW)
		)
		(element I1_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn I1_USED OUT ==> GCLKMUX I1)
			(conn I1_USED 0 <== I1 I1)
		)
		(element I0_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn I0_USED OUT ==> GCLKMUX I0)
			(conn I0_USED 0 <== I0 I0)
		)
		(element GCLKMUX 4 # BEL
			(pin S input)
			(pin I0 input)
			(pin I1 input)
			(pin OUT output)
			(conn GCLKMUX OUT ==> GCLK_BUFFER IN)
			(conn GCLKMUX S <== SINV OUT)
			(conn GCLKMUX I0 <== I0_USED OUT)
			(conn GCLKMUX I1 <== I1_USED OUT)
		)
	)
	(primitive_def CAPTURE 2 6
		(pin CAP CAP input)
		(pin CLK CLK input)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CAP 1
			(pin CAP output)
			(conn CAP CAP ==> CAPINV CAP_B)
			(conn CAP CAP ==> CAPINV CAP)
		)
		(element CAPTURE_BLACKBOX 2 # BEL
			(pin CLK input)
			(pin CAP input)
			(conn CAPTURE_BLACKBOX CLK <== CLKINV OUT)
			(conn CAPTURE_BLACKBOX CAP <== CAPINV OUT)
		)
		(element ONESHOT_ATTR 0
			(cfg ONE_SHOT)
		)
		(element CAPINV 3
			(pin CAP_B input)
			(pin CAP input)
			(pin OUT output)
			(cfg CAP_B CAP)
			(conn CAPINV OUT ==> CAPTURE_BLACKBOX CAP)
			(conn CAPINV CAP_B <== CAP CAP)
			(conn CAPINV CAP <== CAP CAP)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> CAPTURE_BLACKBOX CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
	)
	(primitive_def DCI 13 15
		(pin HI_LO_N HI_LO_N input)
		(pin HI_LO_P HI_LO_P input)
		(pin DCI_RESET DCI_RESET input)
		(pin DCI_CLK DCI_CLK input)
		(pin DCI_DONE DCI_DONE output)
		(pin N_OR_P N_OR_P output)
		(pin ADDRESS0 ADDRESS0 output)
		(pin ADDRESS1 ADDRESS1 output)
		(pin ADDRESS2 ADDRESS2 output)
		(pin UPDATE UPDATE output)
		(pin SCLK SCLK output)
		(pin DATA DATA output)
		(pin IOUPDATE IOUPDATE output)
		(element DCI 13 # BEL
			(pin DCI_CLK input)
			(pin DCI_RESET input)
			(pin HI_LO_P input)
			(pin HI_LO_N input)
			(pin DCI_DONE output)
			(pin N_OR_P output)
			(pin ADDRESS0 output)
			(pin ADDRESS1 output)
			(pin ADDRESS2 output)
			(pin UPDATE output)
			(pin IOUPDATE output)
			(pin SCLK output)
			(pin DATA output)
			(conn DCI DCI_DONE ==> DCI_DONE DCI_DONE)
			(conn DCI N_OR_P ==> N_OR_P N_OR_P)
			(conn DCI ADDRESS0 ==> ADDRESS0 ADDRESS0)
			(conn DCI ADDRESS1 ==> ADDRESS1 ADDRESS1)
			(conn DCI ADDRESS2 ==> ADDRESS2 ADDRESS2)
			(conn DCI UPDATE ==> UPDATE UPDATE)
			(conn DCI IOUPDATE ==> IOUPDATE IOUPDATE)
			(conn DCI SCLK ==> SCLK SCLK)
			(conn DCI DATA ==> DATA DATA)
			(conn DCI DCI_CLK <== DCI_CLK DCI_CLK)
			(conn DCI DCI_RESET <== DCI_RESET DCI_RESET)
			(conn DCI HI_LO_P <== HI_LO_P HI_LO_P)
			(conn DCI HI_LO_N <== HI_LO_N HI_LO_N)
		)
		(element HI_LO_N 1
			(pin HI_LO_N output)
			(conn HI_LO_N HI_LO_N ==> DCI HI_LO_N)
		)
		(element HI_LO_P 1
			(pin HI_LO_P output)
			(conn HI_LO_P HI_LO_P ==> DCI HI_LO_P)
		)
		(element DCI_RESET 1
			(pin DCI_RESET output)
			(conn DCI_RESET DCI_RESET ==> DCI DCI_RESET)
		)
		(element DCI_CLK 1
			(pin DCI_CLK output)
			(conn DCI_CLK DCI_CLK ==> DCI DCI_CLK)
		)
		(element DATA 1
			(pin DATA input)
			(conn DATA DATA <== DCI DATA)
		)
		(element SCLK 1
			(pin SCLK input)
			(conn SCLK SCLK <== DCI SCLK)
		)
		(element UPDATE 1
			(pin UPDATE input)
			(conn UPDATE UPDATE <== DCI UPDATE)
		)
		(element IOUPDATE 1
			(pin IOUPDATE input)
			(conn IOUPDATE IOUPDATE <== DCI IOUPDATE)
		)
		(element ADDRESS2 1
			(pin ADDRESS2 input)
			(conn ADDRESS2 ADDRESS2 <== DCI ADDRESS2)
		)
		(element ADDRESS1 1
			(pin ADDRESS1 input)
			(conn ADDRESS1 ADDRESS1 <== DCI ADDRESS1)
		)
		(element ADDRESS0 1
			(pin ADDRESS0 input)
			(conn ADDRESS0 ADDRESS0 <== DCI ADDRESS0)
		)
		(element N_OR_P 1
			(pin N_OR_P input)
			(conn N_OR_P N_OR_P <== DCI N_OR_P)
		)
		(element DCI_DONE 1
			(pin DCI_DONE input)
			(conn DCI_DONE DCI_DONE <== DCI DCI_DONE)
		)
		(element FORCE_DONE_HIGH 0
			(cfg FORCE_DONE_HIGH)
		)
	)
	(primitive_def DCIRESET 1 2
		(pin RST RST input)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> DCIRESET RST)
		)
		(element DCIRESET 1 # BEL
			(pin RST input)
			(conn DCIRESET RST <== RST RST)
		)
	)
	(primitive_def DCM 41 74
		(pin CLKIN CLKIN input)
		(pin CLKFB CLKFB input)
		(pin CTLMODE CTLMODE input)
		(pin CTLSEL2 CTLSEL2 input)
		(pin CTLSEL1 CTLSEL1 input)
		(pin CTLSEL0 CTLSEL0 input)
		(pin CTLGO CTLGO input)
		(pin CTLOSC1 CTLOSC1 input)
		(pin CTLOSC2 CTLOSC2 input)
		(pin RST RST input)
		(pin PSINCDEC PSINCDEC input)
		(pin PSEN PSEN input)
		(pin PSCLK PSCLK input)
		(pin STSADRS3 STSADRS3 input)
		(pin STSADRS2 STSADRS2 input)
		(pin STSADRS1 STSADRS1 input)
		(pin STSADRS0 STSADRS0 input)
		(pin FREEZEDFS FREEZEDFS input)
		(pin FREEZEDLL FREEZEDLL input)
		(pin CONCUR CONCUR output)
		(pin PSDONE PSDONE output)
		(pin STATUS0 STATUS0 output)
		(pin STATUS1 STATUS1 output)
		(pin STATUS2 STATUS2 output)
		(pin STATUS3 STATUS3 output)
		(pin STATUS4 STATUS4 output)
		(pin STATUS5 STATUS5 output)
		(pin STATUS6 STATUS6 output)
		(pin STATUS7 STATUS7 output)
		(pin LOCKED LOCKED output)
		(pin CLKFX180 CLKFX180 output)
		(pin CLKFX CLKFX output)
		(pin CLKDV CLKDV output)
		(pin CLK2X180 CLK2X180 output)
		(pin CLK2X CLK2X output)
		(pin CLK270 CLK270 output)
		(pin CLK180 CLK180 output)
		(pin CLK90 CLK90 output)
		(pin CLK0 CLK0 output)
		(pin DSSEN DSSEN input)
		(pin STSADRS4 STSADRS4 input)
		(element CLKFB 1
			(pin CLKFB output)
			(conn CLKFB CLKFB ==> DCM CLKFB)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> DCM CLKIN)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element DSSEN 1
			(pin DSSEN output)
			(conn DSSEN DSSEN ==> DSSENINV DSSEN_B)
			(conn DSSEN DSSEN ==> DSSENINV DSSEN)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCM LOCKED)
		)
		(element CLK0 1
			(pin CLK0 input)
			(conn CLK0 CLK0 <== DCM CLK0)
		)
		(element CLK180 1
			(pin CLK180 input)
			(conn CLK180 CLK180 <== DCM CLK180)
		)
		(element CLK90 1
			(pin CLK90 input)
			(conn CLK90 CLK90 <== DCM CLK90)
		)
		(element CLK270 1
			(pin CLK270 input)
			(conn CLK270 CLK270 <== DCM CLK270)
		)
		(element CLK2X 1
			(pin CLK2X input)
			(conn CLK2X CLK2X <== DCM CLK2X)
		)
		(element CLKDV 1
			(pin CLKDV input)
			(conn CLKDV CLKDV <== DCM CLKDV)
		)
		(element DLL_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element DFS_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element CLK2X180 1
			(pin CLK2X180 input)
			(conn CLK2X180 CLK2X180 <== DCM CLK2X180)
		)
		(element STARTUP_WAIT 0
			(cfg STARTUP_WAIT)
		)
		(element DUTY_CYCLE_CORRECTION 0
			(cfg TRUE FALSE)
		)
		(element FACTORY_JF2 0
			(cfg 0X80 0XC0 0XE0 0XF0 0XF8 0XFC 0XFE 0XFF)
		)
		(element FACTORY_JF1 0
			(cfg 0X80 0XC0 0XE0 0XF0 0XF8 0XFC 0XFE 0XFF)
		)
		(element CLKDV_DIVIDE 0
			(cfg 1_5 2 2_5 3 3_5 4 4_5 5 5_5 6 6_5 7 7_5 8 9 10 11 12 13 14 15 16)
		)
		(element FREEZEDLLINV 3
			(pin FREEZEDLL_B input)
			(pin FREEZEDLL input)
			(pin OUT output)
			(cfg FREEZEDLL_B FREEZEDLL)
			(conn FREEZEDLLINV OUT ==> DCM FREEZEDLL)
			(conn FREEZEDLLINV FREEZEDLL_B <== FREEZEDLL FREEZEDLL)
			(conn FREEZEDLLINV FREEZEDLL <== FREEZEDLL FREEZEDLL)
		)
		(element FREEZEDFSINV 3
			(pin FREEZEDFS_B input)
			(pin FREEZEDFS input)
			(pin OUT output)
			(cfg FREEZEDFS_B FREEZEDFS)
			(conn FREEZEDFSINV OUT ==> DCM FREEZEDFS)
			(conn FREEZEDFSINV FREEZEDFS_B <== FREEZEDFS FREEZEDFS)
			(conn FREEZEDFSINV FREEZEDFS <== FREEZEDFS FREEZEDFS)
		)
		(element STSADRS0INV 3
			(pin STSADRS0_B input)
			(pin STSADRS0 input)
			(pin OUT output)
			(cfg STSADRS0_B STSADRS0)
			(conn STSADRS0INV OUT ==> DCM STSADRS0)
			(conn STSADRS0INV STSADRS0_B <== STSADRS0 STSADRS0)
			(conn STSADRS0INV STSADRS0 <== STSADRS0 STSADRS0)
		)
		(element STSADRS1INV 3
			(pin STSADRS1_B input)
			(pin STSADRS1 input)
			(pin OUT output)
			(cfg STSADRS1_B STSADRS1)
			(conn STSADRS1INV OUT ==> DCM STSADRS1)
			(conn STSADRS1INV STSADRS1_B <== STSADRS1 STSADRS1)
			(conn STSADRS1INV STSADRS1 <== STSADRS1 STSADRS1)
		)
		(element STSADRS2INV 3
			(pin STSADRS2_B input)
			(pin STSADRS2 input)
			(pin OUT output)
			(cfg STSADRS2_B STSADRS2)
			(conn STSADRS2INV OUT ==> DCM STSADRS2)
			(conn STSADRS2INV STSADRS2_B <== STSADRS2 STSADRS2)
			(conn STSADRS2INV STSADRS2 <== STSADRS2 STSADRS2)
		)
		(element STSADRS3INV 3
			(pin STSADRS3_B input)
			(pin STSADRS3 input)
			(pin OUT output)
			(cfg STSADRS3_B STSADRS3)
			(conn STSADRS3INV OUT ==> DCM STSADRS3)
			(conn STSADRS3INV STSADRS3_B <== STSADRS3 STSADRS3)
			(conn STSADRS3INV STSADRS3 <== STSADRS3 STSADRS3)
		)
		(element STSADRS4INV 3
			(pin STSADRS4_B input)
			(pin STSADRS4 input)
			(pin OUT output)
			(cfg STSADRS4_B STSADRS4)
			(conn STSADRS4INV OUT ==> DCM STSADRS4)
			(conn STSADRS4INV STSADRS4_B <== STSADRS4 STSADRS4)
			(conn STSADRS4INV STSADRS4 <== STSADRS4 STSADRS4)
		)
		(element PSCLKINV 3
			(pin PSCLK_B input)
			(pin PSCLK input)
			(pin OUT output)
			(cfg PSCLK_B PSCLK)
			(conn PSCLKINV OUT ==> DCM PSCLK)
			(conn PSCLKINV PSCLK_B <== PSCLK PSCLK)
			(conn PSCLKINV PSCLK <== PSCLK PSCLK)
		)
		(element PSENINV 3
			(pin PSEN_B input)
			(pin PSEN input)
			(pin OUT output)
			(cfg PSEN_B PSEN)
			(conn PSENINV OUT ==> DCM PSEN)
			(conn PSENINV PSEN_B <== PSEN PSEN)
			(conn PSENINV PSEN <== PSEN PSEN)
		)
		(element PSINCDECINV 3
			(pin PSINCDEC_B input)
			(pin PSINCDEC input)
			(pin OUT output)
			(cfg PSINCDEC_B PSINCDEC)
			(conn PSINCDECINV OUT ==> DCM PSINCDEC)
			(conn PSINCDECINV PSINCDEC_B <== PSINCDEC PSINCDEC)
			(conn PSINCDECINV PSINCDEC <== PSINCDEC PSINCDEC)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> DCM RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element DSSENINV 3
			(pin DSSEN_B input)
			(pin DSSEN input)
			(pin OUT output)
			(cfg DSSEN_B DSSEN)
			(conn DSSENINV OUT ==> DCM DSSEN)
			(conn DSSENINV DSSEN_B <== DSSEN DSSEN)
			(conn DSSENINV DSSEN <== DSSEN DSSEN)
		)
		(element CTLOSC2INV 3
			(pin CTLOSC2_B input)
			(pin CTLOSC2 input)
			(pin OUT output)
			(cfg CTLOSC2_B CTLOSC2)
			(conn CTLOSC2INV OUT ==> DCM CTLOSC2)
			(conn CTLOSC2INV CTLOSC2_B <== CTLOSC2 CTLOSC2)
			(conn CTLOSC2INV CTLOSC2 <== CTLOSC2 CTLOSC2)
		)
		(element CTLOSC1INV 3
			(pin CTLOSC1_B input)
			(pin CTLOSC1 input)
			(pin OUT output)
			(cfg CTLOSC1_B CTLOSC1)
			(conn CTLOSC1INV OUT ==> DCM CTLOSC1)
			(conn CTLOSC1INV CTLOSC1_B <== CTLOSC1 CTLOSC1)
			(conn CTLOSC1INV CTLOSC1 <== CTLOSC1 CTLOSC1)
		)
		(element CTLGOINV 3
			(pin CTLGO_B input)
			(pin CTLGO input)
			(pin OUT output)
			(cfg CTLGO_B CTLGO)
			(conn CTLGOINV OUT ==> DCM CTLGO)
			(conn CTLGOINV CTLGO_B <== CTLGO CTLGO)
			(conn CTLGOINV CTLGO <== CTLGO CTLGO)
		)
		(element CTLSEL0INV 3
			(pin CTLSEL0_B input)
			(pin CTLSEL0 input)
			(pin OUT output)
			(cfg CTLSEL0_B CTLSEL0)
			(conn CTLSEL0INV OUT ==> DCM CTLSEL0)
			(conn CTLSEL0INV CTLSEL0_B <== CTLSEL0 CTLSEL0)
			(conn CTLSEL0INV CTLSEL0 <== CTLSEL0 CTLSEL0)
		)
		(element CTLSEL1INV 3
			(pin CTLSEL1_B input)
			(pin CTLSEL1 input)
			(pin OUT output)
			(cfg CTLSEL1_B CTLSEL1)
			(conn CTLSEL1INV OUT ==> DCM CTLSEL1)
			(conn CTLSEL1INV CTLSEL1_B <== CTLSEL1 CTLSEL1)
			(conn CTLSEL1INV CTLSEL1 <== CTLSEL1 CTLSEL1)
		)
		(element CTLSEL2INV 3
			(pin CTLSEL2_B input)
			(pin CTLSEL2 input)
			(pin OUT output)
			(cfg CTLSEL2_B CTLSEL2)
			(conn CTLSEL2INV OUT ==> DCM CTLSEL2)
			(conn CTLSEL2INV CTLSEL2_B <== CTLSEL2 CTLSEL2)
			(conn CTLSEL2INV CTLSEL2 <== CTLSEL2 CTLSEL2)
		)
		(element CTLMODEINV 3
			(pin CTLMODE_B input)
			(pin CTLMODE input)
			(pin OUT output)
			(cfg CTLMODE_B CTLMODE)
			(conn CTLMODEINV OUT ==> DCM CTLMODE)
			(conn CTLMODEINV CTLMODE_B <== CTLMODE CTLMODE)
			(conn CTLMODEINV CTLMODE <== CTLMODE CTLMODE)
		)
		(element CLK_FEEDBACK 0
			(cfg 1X 2X)
		)
		(element CLKFX 1
			(pin CLKFX input)
			(conn CLKFX CLKFX <== DCM CLKFX)
		)
		(element CLKFX180 1
			(pin CLKFX180 input)
			(conn CLKFX180 CLKFX180 <== DCM CLKFX180)
		)
		(element STATUS7 1
			(pin STATUS7 input)
			(conn STATUS7 STATUS7 <== DCM STATUS7)
		)
		(element STATUS6 1
			(pin STATUS6 input)
			(conn STATUS6 STATUS6 <== DCM STATUS6)
		)
		(element STATUS5 1
			(pin STATUS5 input)
			(conn STATUS5 STATUS5 <== DCM STATUS5)
		)
		(element STATUS4 1
			(pin STATUS4 input)
			(conn STATUS4 STATUS4 <== DCM STATUS4)
		)
		(element STATUS3 1
			(pin STATUS3 input)
			(conn STATUS3 STATUS3 <== DCM STATUS3)
		)
		(element STATUS2 1
			(pin STATUS2 input)
			(conn STATUS2 STATUS2 <== DCM STATUS2)
		)
		(element STATUS1 1
			(pin STATUS1 input)
			(conn STATUS1 STATUS1 <== DCM STATUS1)
		)
		(element STATUS0 1
			(pin STATUS0 input)
			(conn STATUS0 STATUS0 <== DCM STATUS0)
		)
		(element PSDONE 1
			(pin PSDONE input)
			(conn PSDONE PSDONE <== DCM PSDONE)
		)
		(element CONCUR 1
			(pin CONCUR input)
			(conn CONCUR CONCUR <== DCM CONCUR)
		)
		(element CTLMODE 1
			(pin CTLMODE output)
			(conn CTLMODE CTLMODE ==> CTLMODEINV CTLMODE_B)
			(conn CTLMODE CTLMODE ==> CTLMODEINV CTLMODE)
		)
		(element CTLSEL2 1
			(pin CTLSEL2 output)
			(conn CTLSEL2 CTLSEL2 ==> CTLSEL2INV CTLSEL2_B)
			(conn CTLSEL2 CTLSEL2 ==> CTLSEL2INV CTLSEL2)
		)
		(element CTLSEL1 1
			(pin CTLSEL1 output)
			(conn CTLSEL1 CTLSEL1 ==> CTLSEL1INV CTLSEL1_B)
			(conn CTLSEL1 CTLSEL1 ==> CTLSEL1INV CTLSEL1)
		)
		(element CTLSEL0 1
			(pin CTLSEL0 output)
			(conn CTLSEL0 CTLSEL0 ==> CTLSEL0INV CTLSEL0_B)
			(conn CTLSEL0 CTLSEL0 ==> CTLSEL0INV CTLSEL0)
		)
		(element CTLGO 1
			(pin CTLGO output)
			(conn CTLGO CTLGO ==> CTLGOINV CTLGO_B)
			(conn CTLGO CTLGO ==> CTLGOINV CTLGO)
		)
		(element CTLOSC1 1
			(pin CTLOSC1 output)
			(conn CTLOSC1 CTLOSC1 ==> CTLOSC1INV CTLOSC1_B)
			(conn CTLOSC1 CTLOSC1 ==> CTLOSC1INV CTLOSC1)
		)
		(element CTLOSC2 1
			(pin CTLOSC2 output)
			(conn CTLOSC2 CTLOSC2 ==> CTLOSC2INV CTLOSC2_B)
			(conn CTLOSC2 CTLOSC2 ==> CTLOSC2INV CTLOSC2)
		)
		(element PSINCDEC 1
			(pin PSINCDEC output)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC_B)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC)
		)
		(element PSEN 1
			(pin PSEN output)
			(conn PSEN PSEN ==> PSENINV PSEN_B)
			(conn PSEN PSEN ==> PSENINV PSEN)
		)
		(element PSCLK 1
			(pin PSCLK output)
			(conn PSCLK PSCLK ==> PSCLKINV PSCLK_B)
			(conn PSCLK PSCLK ==> PSCLKINV PSCLK)
		)
		(element FREEZEDLL 1
			(pin FREEZEDLL output)
			(conn FREEZEDLL FREEZEDLL ==> FREEZEDLLINV FREEZEDLL_B)
			(conn FREEZEDLL FREEZEDLL ==> FREEZEDLLINV FREEZEDLL)
		)
		(element FREEZEDFS 1
			(pin FREEZEDFS output)
			(conn FREEZEDFS FREEZEDFS ==> FREEZEDFSINV FREEZEDFS_B)
			(conn FREEZEDFS FREEZEDFS ==> FREEZEDFSINV FREEZEDFS)
		)
		(element STSADRS0 1
			(pin STSADRS0 output)
			(conn STSADRS0 STSADRS0 ==> STSADRS0INV STSADRS0_B)
			(conn STSADRS0 STSADRS0 ==> STSADRS0INV STSADRS0)
		)
		(element STSADRS1 1
			(pin STSADRS1 output)
			(conn STSADRS1 STSADRS1 ==> STSADRS1INV STSADRS1_B)
			(conn STSADRS1 STSADRS1 ==> STSADRS1INV STSADRS1)
		)
		(element STSADRS2 1
			(pin STSADRS2 output)
			(conn STSADRS2 STSADRS2 ==> STSADRS2INV STSADRS2_B)
			(conn STSADRS2 STSADRS2 ==> STSADRS2INV STSADRS2)
		)
		(element STSADRS3 1
			(pin STSADRS3 output)
			(conn STSADRS3 STSADRS3 ==> STSADRS3INV STSADRS3_B)
			(conn STSADRS3 STSADRS3 ==> STSADRS3INV STSADRS3)
		)
		(element STSADRS4 1
			(pin STSADRS4 output)
			(conn STSADRS4 STSADRS4 ==> STSADRS4INV STSADRS4_B)
			(conn STSADRS4 STSADRS4 ==> STSADRS4INV STSADRS4)
		)
		(element CLKOUT_PHASE_SHIFT 0
			(cfg NONE FIXED VARIABLE)
		)
		(element CLKIN_DIVIDE_BY_2 0
			(cfg CLKIN_DIVIDE_BY_2)
		)
		(element VERY_HIGH_FREQUENCY 0
			(cfg VERY_HIGH_FREQUENCY)
		)
		(element DSS_MODE 0
			(cfg NONE SPREAD_2 SPREAD_4 SPREAD_6 SPREAD_8)
		)
		(element DCM 41 # BEL
			(pin FREEZEDLL input)
			(pin FREEZEDFS input)
			(pin STSADRS0 input)
			(pin STSADRS1 input)
			(pin STSADRS2 input)
			(pin STSADRS3 input)
			(pin STSADRS4 input)
			(pin PSCLK input)
			(pin PSEN input)
			(pin PSINCDEC input)
			(pin DSSEN input)
			(pin RST input)
			(pin CTLOSC2 input)
			(pin CTLOSC1 input)
			(pin CTLGO input)
			(pin CTLSEL0 input)
			(pin CTLSEL1 input)
			(pin CTLSEL2 input)
			(pin CTLMODE input)
			(pin CLKFB input)
			(pin CLKIN input)
			(pin CONCUR output)
			(pin PSDONE output)
			(pin STATUS0 output)
			(pin STATUS1 output)
			(pin STATUS2 output)
			(pin STATUS3 output)
			(pin STATUS4 output)
			(pin STATUS5 output)
			(pin STATUS6 output)
			(pin STATUS7 output)
			(pin LOCKED output)
			(pin CLKFX180 output)
			(pin CLKFX output)
			(pin CLKDV output)
			(pin CLK2X180 output)
			(pin CLK2X output)
			(pin CLK270 output)
			(pin CLK180 output)
			(pin CLK90 output)
			(pin CLK0 output)
			(conn DCM CONCUR ==> CONCUR CONCUR)
			(conn DCM PSDONE ==> PSDONE PSDONE)
			(conn DCM STATUS0 ==> STATUS0 STATUS0)
			(conn DCM STATUS1 ==> STATUS1 STATUS1)
			(conn DCM STATUS2 ==> STATUS2 STATUS2)
			(conn DCM STATUS3 ==> STATUS3 STATUS3)
			(conn DCM STATUS4 ==> STATUS4 STATUS4)
			(conn DCM STATUS5 ==> STATUS5 STATUS5)
			(conn DCM STATUS6 ==> STATUS6 STATUS6)
			(conn DCM STATUS7 ==> STATUS7 STATUS7)
			(conn DCM LOCKED ==> LOCKED LOCKED)
			(conn DCM CLKFX180 ==> CLKFX180 CLKFX180)
			(conn DCM CLKFX ==> CLKFX CLKFX)
			(conn DCM CLKDV ==> CLKDV CLKDV)
			(conn DCM CLK2X180 ==> CLK2X180 CLK2X180)
			(conn DCM CLK2X ==> CLK2X CLK2X)
			(conn DCM CLK270 ==> CLK270 CLK270)
			(conn DCM CLK180 ==> CLK180 CLK180)
			(conn DCM CLK90 ==> CLK90 CLK90)
			(conn DCM CLK0 ==> CLK0 CLK0)
			(conn DCM FREEZEDLL <== FREEZEDLLINV OUT)
			(conn DCM FREEZEDFS <== FREEZEDFSINV OUT)
			(conn DCM STSADRS0 <== STSADRS0INV OUT)
			(conn DCM STSADRS1 <== STSADRS1INV OUT)
			(conn DCM STSADRS2 <== STSADRS2INV OUT)
			(conn DCM STSADRS3 <== STSADRS3INV OUT)
			(conn DCM STSADRS4 <== STSADRS4INV OUT)
			(conn DCM PSCLK <== PSCLKINV OUT)
			(conn DCM PSEN <== PSENINV OUT)
			(conn DCM PSINCDEC <== PSINCDECINV OUT)
			(conn DCM DSSEN <== DSSENINV OUT)
			(conn DCM RST <== RSTINV OUT)
			(conn DCM CTLOSC2 <== CTLOSC2INV OUT)
			(conn DCM CTLOSC1 <== CTLOSC1INV OUT)
			(conn DCM CTLGO <== CTLGOINV OUT)
			(conn DCM CTLSEL0 <== CTLSEL0INV OUT)
			(conn DCM CTLSEL1 <== CTLSEL1INV OUT)
			(conn DCM CTLSEL2 <== CTLSEL2INV OUT)
			(conn DCM CTLMODE <== CTLMODEINV OUT)
			(conn DCM CLKFB <== CLKFB CLKFB)
			(conn DCM CLKIN <== CLKIN CLKIN)
		)
		(element DESKEW_ADJUST 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
	)
	(primitive_def DIFFM 29 105
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(pin ODDRIN1 ODDRIN1 input)
		(pin PCI_CE PCI_CE input)
		(pin ODDRIN2 ODDRIN2 input)
		(pin IDDRIN1 IDDRIN1 input)
		(pin IDDRIN2 IDDRIN2 input)
		(pin PCI_RDY PCI_RDY output)
		(pin ODDROUT1 ODDROUT1 output)
		(pin ODDROUT2 ODDROUT2 output)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element PCI_CE 1
			(pin PCI_CE output)
			(conn PCI_CE PCI_CE ==> PCICE_MUX PCICE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> O2_DDRMUX 1)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> PCICE_MUX OCE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> ODDROUT2_MUX IB)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== PCICE_MUX OUT)
			(conn OFF2 D <== O2_DDRMUX OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> O1_DDRMUX 1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX T ==> OUTBUF TRI)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> ODDROUT1_MUX IB)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== PCICE_MUX OUT)
			(conn OFF1 D <== O1_DDRMUX OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IDDRIN_MUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IDDRIN_MUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCIRDY_MUX OUT)
		)
		(element PCIRDY_MUX 2 # BEL
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn PCIRDY_MUX OUT ==> PCI_RDY PCI_RDY)
			(conn PCIRDY_MUX IB <== INBUF OUT)
		)
		(element ODDROUT1_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT1_MUX OUT ==> ODDROUT1 ODDROUT1)
			(conn ODDROUT1_MUX IB <== OFF1 Q)
		)
		(element ODDROUT2_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT2_MUX OUT ==> ODDROUT2 ODDROUT2)
			(conn ODDROUT2_MUX IB <== OFF2 Q)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUT_USED 0)
			(conn PAD PAD <== OUTBUF OUTP)
		)
		(element INBUF 3 # BEL
			(pin DIFFI_IN input)
			(pin PAD input)
			(pin OUT output)
			(conn INBUF OUT ==> PCIRDY_MUX IB)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> PRE_DELAY IN)
			(conn INBUF OUT ==> PRE_DELAY_MUX 0)
			(conn INBUF DIFFI_IN <== DIFFI_IN DIFFI_IN)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== OUTBUF OUTP)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVDS_25 MINI_LVDS_25 BLVDS_25 RSDS_25 DIFF_HSTL_I_18 DIFF_HSTL_III_18 DIFF_SSTL18_I DIFF_SSTL2_I LVPECL_25)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== IBUF_DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== IFD_DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IDDRIN_MUX 2)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element PRE_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn PRE_DELAY OUT ==> PRE_DELAY_MUX 1)
			(conn PRE_DELAY IN <== INBUF OUT)
		)
		(element PRE_DELAY_MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn PRE_DELAY_MUX OUT ==> IBUF_DELAY IN)
			(conn PRE_DELAY_MUX OUT ==> IFD_DELAY IN)
			(conn PRE_DELAY_MUX 0 <== INBUF OUT)
			(conn PRE_DELAY_MUX 1 <== PRE_DELAY OUT)
		)
		(element IBUF_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IBUF_DELAY OUT ==> IDELMUX 0)
			(conn IBUF_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFD_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IFD_DELAY OUT ==> IFFDELMUX 0)
			(conn IFD_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element MISRATTRBOX 0
			(cfg ENABLE_MISR)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element O1_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O1_DDRMUX OUT ==> OFF1 D)
			(conn O1_DDRMUX 0 <== ODDRIN1 ODDRIN1)
			(conn O1_DDRMUX 1 <== O1INV OUT)
		)
		(element ODDRIN1 1
			(pin ODDRIN1 output)
			(conn ODDRIN1 ODDRIN1 ==> O1_DDRMUX 0)
		)
		(element O2_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O2_DDRMUX OUT ==> OFF2 D)
			(conn O2_DDRMUX 0 <== ODDRIN2 ODDRIN2)
			(conn O2_DDRMUX 1 <== O2INV OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OUT ==> OUTBUF IN)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element ODDRIN2 1
			(pin ODDRIN2 output)
			(conn ODDRIN2 ODDRIN2 ==> O2_DDRMUX 0)
		)
		(element IDDRIN_MUX 4
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin OUT output)
			(cfg 0 1 2)
			(conn IDDRIN_MUX OUT ==> IFF2 D)
			(conn IDDRIN_MUX OUT ==> IFF1 D)
			(conn IDDRIN_MUX 0 <== IDDRIN2 IDDRIN2)
			(conn IDDRIN_MUX 1 <== IDDRIN1 IDDRIN1)
			(conn IDDRIN_MUX 2 <== IFFDMUX OUT)
		)
		(element IDDRIN1 1
			(pin IDDRIN1 output)
			(conn IDDRIN1 IDDRIN1 ==> IDDRIN_MUX 1)
		)
		(element IDDRIN2 1
			(pin IDDRIN2 output)
			(conn IDDRIN2 IDDRIN2 ==> IDDRIN_MUX 0)
		)
		(element ODDROUT1 1
			(pin ODDROUT1 input)
			(conn ODDROUT1 ODDROUT1 <== ODDROUT1_MUX OUT)
		)
		(element ODDROUT2 1
			(pin ODDROUT2 input)
			(conn ODDROUT2 ODDROUT2 <== ODDROUT2_MUX OUT)
		)
		(element PCICE_MUX 3
			(pin PCICE input)
			(pin OCE input)
			(pin OUT output)
			(cfg PCICE OCE)
			(conn PCICE_MUX OUT ==> OFF2 CE)
			(conn PCICE_MUX OUT ==> OFF1 CE)
			(conn PCICE_MUX PCICE <== PCI_CE PCI_CE)
			(conn PCICE_MUX OCE <== OCEINV OUT)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
			(conn DIFFO_OUT DIFFO_OUT <== OUTBUF OUTN)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
			(conn DIFFO_IN DIFFO_IN ==> DIFFO_IN_USED 0)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> INBUF DIFFI_IN)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUT_USED OUT)
		)
		(element IFD_DELAY_VALUE 0
			(cfg DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element IBUF_DELAY_VALUE 0
			(cfg DLY16 DLY15 DLY14 DLY13 DLY12 DLY11 DLY10 DLY9 DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element OUTBUF 5 # BEL
			(pin IN input)
			(pin DIFFO_IN input)
			(pin TRI input)
			(pin OUTP output)
			(pin OUTN output)
			(conn OUTBUF OUTP ==> PAD PAD)
			(conn OUTBUF OUTP ==> INBUF PAD)
			(conn OUTBUF OUTP ==> PADOUT_USED 0)
			(conn OUTBUF OUTN ==> DIFFO_OUT DIFFO_OUT)
			(conn OUTBUF IN <== OMUX OUT)
			(conn OUTBUF DIFFO_IN <== DIFFO_IN_USED OUT)
			(conn OUTBUF TRI <== TMUX T)
		)
		(element PADOUT_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUT_USED OUT ==> PADOUT PADOUT)
			(conn PADOUT_USED 0 <== PAD PAD)
			(conn PADOUT_USED 0 <== OUTBUF OUTP)
		)
		(element DIFFO_IN_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_IN_USED OUT ==> OUTBUF DIFFO_IN)
			(conn DIFFO_IN_USED 0 <== DIFFO_IN DIFFO_IN)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
	)
	(primitive_def DIFFMI 29 103
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(pin ODDRIN1 ODDRIN1 input)
		(pin PCI_CE PCI_CE input)
		(pin ODDRIN2 ODDRIN2 input)
		(pin IDDRIN1 IDDRIN1 input)
		(pin IDDRIN2 IDDRIN2 input)
		(pin PCI_RDY PCI_RDY output)
		(pin ODDROUT1 ODDROUT1 output)
		(pin ODDROUT2 ODDROUT2 output)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element PCI_CE 1
			(pin PCI_CE output)
			(conn PCI_CE PCI_CE ==> PCICE_MUX PCICE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> O2_DDRMUX 1)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> PCICE_MUX OCE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> ODDROUT2_MUX IB)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== PCICE_MUX OUT)
			(conn OFF2 D <== O2_DDRMUX OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> O1_DDRMUX 1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> ODDROUT1_MUX IB)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== PCICE_MUX OUT)
			(conn OFF1 D <== O1_DDRMUX OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IDDRIN_MUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IDDRIN_MUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCIRDY_MUX OUT)
		)
		(element PCIRDY_MUX 2 # BEL
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn PCIRDY_MUX OUT ==> PCI_RDY PCI_RDY)
			(conn PCIRDY_MUX IB <== INBUF OUT)
		)
		(element ODDROUT1_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT1_MUX OUT ==> ODDROUT1 ODDROUT1)
			(conn ODDROUT1_MUX IB <== OFF1 Q)
		)
		(element ODDROUT2_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT2_MUX OUT ==> ODDROUT2 ODDROUT2)
			(conn ODDROUT2_MUX IB <== OFF2 Q)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUT_USED 0)
		)
		(element INBUF 3 # BEL
			(pin DIFFI_IN input)
			(pin PAD input)
			(pin OUT output)
			(conn INBUF OUT ==> PCIRDY_MUX IB)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> PRE_DELAY IN)
			(conn INBUF OUT ==> PRE_DELAY_MUX 0)
			(conn INBUF DIFFI_IN <== DIFFI_IN DIFFI_IN)
			(conn INBUF PAD <== PAD PAD)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVDS_25 MINI_LVDS_25 BLVDS_25 RSDS_25 DIFF_HSTL_I_18 DIFF_HSTL_III_18 DIFF_SSTL18_I DIFF_SSTL2_I LVPECL_25)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== IBUF_DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== IFD_DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IDDRIN_MUX 2)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element PRE_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn PRE_DELAY OUT ==> PRE_DELAY_MUX 1)
			(conn PRE_DELAY IN <== INBUF OUT)
		)
		(element PRE_DELAY_MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn PRE_DELAY_MUX OUT ==> IBUF_DELAY IN)
			(conn PRE_DELAY_MUX OUT ==> IFD_DELAY IN)
			(conn PRE_DELAY_MUX 0 <== INBUF OUT)
			(conn PRE_DELAY_MUX 1 <== PRE_DELAY OUT)
		)
		(element IBUF_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IBUF_DELAY OUT ==> IDELMUX 0)
			(conn IBUF_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFD_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IFD_DELAY OUT ==> IFFDELMUX 0)
			(conn IFD_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element MISRATTRBOX 0
			(cfg ENABLE_MISR)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element O1_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O1_DDRMUX OUT ==> OFF1 D)
			(conn O1_DDRMUX 0 <== ODDRIN1 ODDRIN1)
			(conn O1_DDRMUX 1 <== O1INV OUT)
		)
		(element ODDRIN1 1
			(pin ODDRIN1 output)
			(conn ODDRIN1 ODDRIN1 ==> O1_DDRMUX 0)
		)
		(element O2_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O2_DDRMUX OUT ==> OFF2 D)
			(conn O2_DDRMUX 0 <== ODDRIN2 ODDRIN2)
			(conn O2_DDRMUX 1 <== O2INV OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element ODDRIN2 1
			(pin ODDRIN2 output)
			(conn ODDRIN2 ODDRIN2 ==> O2_DDRMUX 0)
		)
		(element IDDRIN_MUX 4
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin OUT output)
			(cfg 0 1 2)
			(conn IDDRIN_MUX OUT ==> IFF2 D)
			(conn IDDRIN_MUX OUT ==> IFF1 D)
			(conn IDDRIN_MUX 0 <== IDDRIN2 IDDRIN2)
			(conn IDDRIN_MUX 1 <== IDDRIN1 IDDRIN1)
			(conn IDDRIN_MUX 2 <== IFFDMUX OUT)
		)
		(element IDDRIN1 1
			(pin IDDRIN1 output)
			(conn IDDRIN1 IDDRIN1 ==> IDDRIN_MUX 1)
		)
		(element IDDRIN2 1
			(pin IDDRIN2 output)
			(conn IDDRIN2 IDDRIN2 ==> IDDRIN_MUX 0)
		)
		(element ODDROUT1 1
			(pin ODDROUT1 input)
			(conn ODDROUT1 ODDROUT1 <== ODDROUT1_MUX OUT)
		)
		(element ODDROUT2 1
			(pin ODDROUT2 input)
			(conn ODDROUT2 ODDROUT2 <== ODDROUT2_MUX OUT)
		)
		(element PCICE_MUX 3
			(pin PCICE input)
			(pin OCE input)
			(pin OUT output)
			(cfg PCICE OCE)
			(conn PCICE_MUX OUT ==> OFF2 CE)
			(conn PCICE_MUX OUT ==> OFF1 CE)
			(conn PCICE_MUX PCICE <== PCI_CE PCI_CE)
			(conn PCICE_MUX OCE <== OCEINV OUT)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> INBUF DIFFI_IN)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUT_USED OUT)
		)
		(element IFD_DELAY_VALUE 0
			(cfg DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element IBUF_DELAY_VALUE 0
			(cfg DLY16 DLY15 DLY14 DLY13 DLY12 DLY11 DLY10 DLY9 DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element PADOUT_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUT_USED OUT ==> PADOUT PADOUT)
			(conn PADOUT_USED 0 <== PAD PAD)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
	)
	(primitive_def DIFFS 29 105
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(pin ODDRIN1 ODDRIN1 input)
		(pin PCI_CE PCI_CE input)
		(pin ODDRIN2 ODDRIN2 input)
		(pin IDDRIN1 IDDRIN1 input)
		(pin IDDRIN2 IDDRIN2 input)
		(pin PCI_RDY PCI_RDY output)
		(pin ODDROUT1 ODDROUT1 output)
		(pin ODDROUT2 ODDROUT2 output)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element PCI_CE 1
			(pin PCI_CE output)
			(conn PCI_CE PCI_CE ==> PCICE_MUX PCICE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> O2_DDRMUX 1)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> PCICE_MUX OCE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> ODDROUT2_MUX IB)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== PCICE_MUX OUT)
			(conn OFF2 D <== O2_DDRMUX OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> O1_DDRMUX 1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX T ==> OUTBUF TRI)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> ODDROUT1_MUX IB)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== PCICE_MUX OUT)
			(conn OFF1 D <== O1_DDRMUX OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IDDRIN_MUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IDDRIN_MUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCIRDY_MUX OUT)
		)
		(element PCIRDY_MUX 2 # BEL
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn PCIRDY_MUX OUT ==> PCI_RDY PCI_RDY)
			(conn PCIRDY_MUX IB <== INBUF OUT)
		)
		(element ODDROUT1_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT1_MUX OUT ==> ODDROUT1 ODDROUT1)
			(conn ODDROUT1_MUX IB <== OFF1 Q)
		)
		(element ODDROUT2_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT2_MUX OUT ==> ODDROUT2 ODDROUT2)
			(conn ODDROUT2_MUX IB <== OFF2 Q)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUT_USED 0)
			(conn PAD PAD <== OUTBUF OUTP)
		)
		(element INBUF 3 # BEL
			(pin DIFFI_IN input)
			(pin PAD input)
			(pin OUT output)
			(conn INBUF OUT ==> PCIRDY_MUX IB)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> PRE_DELAY IN)
			(conn INBUF OUT ==> PRE_DELAY_MUX 0)
			(conn INBUF DIFFI_IN <== DIFFI_IN DIFFI_IN)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== OUTBUF OUTP)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVDS_25 MINI_LVDS_25 BLVDS_25 RSDS_25 DIFF_HSTL_I_18 DIFF_HSTL_III_18 DIFF_SSTL18_I DIFF_SSTL2_I LVPECL_25)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== IBUF_DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== IFD_DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IDDRIN_MUX 2)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element PRE_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn PRE_DELAY OUT ==> PRE_DELAY_MUX 1)
			(conn PRE_DELAY IN <== INBUF OUT)
		)
		(element PRE_DELAY_MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn PRE_DELAY_MUX OUT ==> IBUF_DELAY IN)
			(conn PRE_DELAY_MUX OUT ==> IFD_DELAY IN)
			(conn PRE_DELAY_MUX 0 <== INBUF OUT)
			(conn PRE_DELAY_MUX 1 <== PRE_DELAY OUT)
		)
		(element IBUF_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IBUF_DELAY OUT ==> IDELMUX 0)
			(conn IBUF_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFD_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IFD_DELAY OUT ==> IFFDELMUX 0)
			(conn IFD_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element MISRATTRBOX 0
			(cfg ENABLE_MISR)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element O1_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O1_DDRMUX OUT ==> OFF1 D)
			(conn O1_DDRMUX 0 <== ODDRIN1 ODDRIN1)
			(conn O1_DDRMUX 1 <== O1INV OUT)
		)
		(element ODDRIN1 1
			(pin ODDRIN1 output)
			(conn ODDRIN1 ODDRIN1 ==> O1_DDRMUX 0)
		)
		(element O2_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O2_DDRMUX OUT ==> OFF2 D)
			(conn O2_DDRMUX 0 <== ODDRIN2 ODDRIN2)
			(conn O2_DDRMUX 1 <== O2INV OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OUT ==> OUTBUF IN)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element ODDRIN2 1
			(pin ODDRIN2 output)
			(conn ODDRIN2 ODDRIN2 ==> O2_DDRMUX 0)
		)
		(element IDDRIN_MUX 4
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin OUT output)
			(cfg 0 1 2)
			(conn IDDRIN_MUX OUT ==> IFF2 D)
			(conn IDDRIN_MUX OUT ==> IFF1 D)
			(conn IDDRIN_MUX 0 <== IDDRIN2 IDDRIN2)
			(conn IDDRIN_MUX 1 <== IDDRIN1 IDDRIN1)
			(conn IDDRIN_MUX 2 <== IFFDMUX OUT)
		)
		(element IDDRIN1 1
			(pin IDDRIN1 output)
			(conn IDDRIN1 IDDRIN1 ==> IDDRIN_MUX 1)
		)
		(element IDDRIN2 1
			(pin IDDRIN2 output)
			(conn IDDRIN2 IDDRIN2 ==> IDDRIN_MUX 0)
		)
		(element ODDROUT1 1
			(pin ODDROUT1 input)
			(conn ODDROUT1 ODDROUT1 <== ODDROUT1_MUX OUT)
		)
		(element ODDROUT2 1
			(pin ODDROUT2 input)
			(conn ODDROUT2 ODDROUT2 <== ODDROUT2_MUX OUT)
		)
		(element PCICE_MUX 3
			(pin PCICE input)
			(pin OCE input)
			(pin OUT output)
			(cfg PCICE OCE)
			(conn PCICE_MUX OUT ==> OFF2 CE)
			(conn PCICE_MUX OUT ==> OFF1 CE)
			(conn PCICE_MUX PCICE <== PCI_CE PCI_CE)
			(conn PCICE_MUX OCE <== OCEINV OUT)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
			(conn DIFFO_OUT DIFFO_OUT <== OUTBUF OUTN)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
			(conn DIFFO_IN DIFFO_IN ==> DIFFO_IN_USED 0)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> INBUF DIFFI_IN)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUT_USED OUT)
		)
		(element IFD_DELAY_VALUE 0
			(cfg DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element IBUF_DELAY_VALUE 0
			(cfg DLY16 DLY15 DLY14 DLY13 DLY12 DLY11 DLY10 DLY9 DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element OUTBUF 5 # BEL
			(pin IN input)
			(pin DIFFO_IN input)
			(pin TRI input)
			(pin OUTP output)
			(pin OUTN output)
			(conn OUTBUF OUTP ==> PAD PAD)
			(conn OUTBUF OUTP ==> INBUF PAD)
			(conn OUTBUF OUTP ==> PADOUT_USED 0)
			(conn OUTBUF OUTN ==> DIFFO_OUT DIFFO_OUT)
			(conn OUTBUF IN <== OMUX OUT)
			(conn OUTBUF DIFFO_IN <== DIFFO_IN_USED OUT)
			(conn OUTBUF TRI <== TMUX T)
		)
		(element PADOUT_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUT_USED OUT ==> PADOUT PADOUT)
			(conn PADOUT_USED 0 <== PAD PAD)
			(conn PADOUT_USED 0 <== OUTBUF OUTP)
		)
		(element DIFFO_IN_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_IN_USED OUT ==> OUTBUF DIFFO_IN)
			(conn DIFFO_IN_USED 0 <== DIFFO_IN DIFFO_IN)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
	)
	(primitive_def DIFFSI 29 103
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(pin ODDRIN1 ODDRIN1 input)
		(pin PCI_CE PCI_CE input)
		(pin ODDRIN2 ODDRIN2 input)
		(pin IDDRIN1 IDDRIN1 input)
		(pin IDDRIN2 IDDRIN2 input)
		(pin PCI_RDY PCI_RDY output)
		(pin ODDROUT1 ODDROUT1 output)
		(pin ODDROUT2 ODDROUT2 output)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element PCI_CE 1
			(pin PCI_CE output)
			(conn PCI_CE PCI_CE ==> PCICE_MUX PCICE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> O2_DDRMUX 1)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> PCICE_MUX OCE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> ODDROUT2_MUX IB)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== PCICE_MUX OUT)
			(conn OFF2 D <== O2_DDRMUX OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> O1_DDRMUX 1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> ODDROUT1_MUX IB)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== PCICE_MUX OUT)
			(conn OFF1 D <== O1_DDRMUX OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IDDRIN_MUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IDDRIN_MUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCIRDY_MUX OUT)
		)
		(element PCIRDY_MUX 2 # BEL
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn PCIRDY_MUX OUT ==> PCI_RDY PCI_RDY)
			(conn PCIRDY_MUX IB <== INBUF OUT)
		)
		(element ODDROUT1_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT1_MUX OUT ==> ODDROUT1 ODDROUT1)
			(conn ODDROUT1_MUX IB <== OFF1 Q)
		)
		(element ODDROUT2_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT2_MUX OUT ==> ODDROUT2 ODDROUT2)
			(conn ODDROUT2_MUX IB <== OFF2 Q)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUT_USED 0)
		)
		(element INBUF 3 # BEL
			(pin DIFFI_IN input)
			(pin PAD input)
			(pin OUT output)
			(conn INBUF OUT ==> PCIRDY_MUX IB)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> PRE_DELAY IN)
			(conn INBUF OUT ==> PRE_DELAY_MUX 0)
			(conn INBUF DIFFI_IN <== DIFFI_IN DIFFI_IN)
			(conn INBUF PAD <== PAD PAD)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVDS_25 MINI_LVDS_25 BLVDS_25 RSDS_25 DIFF_HSTL_I_18 DIFF_HSTL_III_18 DIFF_SSTL18_I DIFF_SSTL2_I LVPECL_25)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== IBUF_DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== IFD_DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IDDRIN_MUX 2)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element PRE_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn PRE_DELAY OUT ==> PRE_DELAY_MUX 1)
			(conn PRE_DELAY IN <== INBUF OUT)
		)
		(element PRE_DELAY_MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn PRE_DELAY_MUX OUT ==> IBUF_DELAY IN)
			(conn PRE_DELAY_MUX OUT ==> IFD_DELAY IN)
			(conn PRE_DELAY_MUX 0 <== INBUF OUT)
			(conn PRE_DELAY_MUX 1 <== PRE_DELAY OUT)
		)
		(element IBUF_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IBUF_DELAY OUT ==> IDELMUX 0)
			(conn IBUF_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFD_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IFD_DELAY OUT ==> IFFDELMUX 0)
			(conn IFD_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element MISRATTRBOX 0
			(cfg ENABLE_MISR)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element O1_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O1_DDRMUX OUT ==> OFF1 D)
			(conn O1_DDRMUX 0 <== ODDRIN1 ODDRIN1)
			(conn O1_DDRMUX 1 <== O1INV OUT)
		)
		(element ODDRIN1 1
			(pin ODDRIN1 output)
			(conn ODDRIN1 ODDRIN1 ==> O1_DDRMUX 0)
		)
		(element O2_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O2_DDRMUX OUT ==> OFF2 D)
			(conn O2_DDRMUX 0 <== ODDRIN2 ODDRIN2)
			(conn O2_DDRMUX 1 <== O2INV OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element ODDRIN2 1
			(pin ODDRIN2 output)
			(conn ODDRIN2 ODDRIN2 ==> O2_DDRMUX 0)
		)
		(element IDDRIN_MUX 4
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin OUT output)
			(cfg 0 1 2)
			(conn IDDRIN_MUX OUT ==> IFF2 D)
			(conn IDDRIN_MUX OUT ==> IFF1 D)
			(conn IDDRIN_MUX 0 <== IDDRIN2 IDDRIN2)
			(conn IDDRIN_MUX 1 <== IDDRIN1 IDDRIN1)
			(conn IDDRIN_MUX 2 <== IFFDMUX OUT)
		)
		(element IDDRIN1 1
			(pin IDDRIN1 output)
			(conn IDDRIN1 IDDRIN1 ==> IDDRIN_MUX 1)
		)
		(element IDDRIN2 1
			(pin IDDRIN2 output)
			(conn IDDRIN2 IDDRIN2 ==> IDDRIN_MUX 0)
		)
		(element ODDROUT1 1
			(pin ODDROUT1 input)
			(conn ODDROUT1 ODDROUT1 <== ODDROUT1_MUX OUT)
		)
		(element ODDROUT2 1
			(pin ODDROUT2 input)
			(conn ODDROUT2 ODDROUT2 <== ODDROUT2_MUX OUT)
		)
		(element PCICE_MUX 3
			(pin PCICE input)
			(pin OCE input)
			(pin OUT output)
			(cfg PCICE OCE)
			(conn PCICE_MUX OUT ==> OFF2 CE)
			(conn PCICE_MUX OUT ==> OFF1 CE)
			(conn PCICE_MUX PCICE <== PCI_CE PCI_CE)
			(conn PCICE_MUX OCE <== OCEINV OUT)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> INBUF DIFFI_IN)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUT_USED OUT)
		)
		(element IFD_DELAY_VALUE 0
			(cfg DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element IBUF_DELAY_VALUE 0
			(cfg DLY16 DLY15 DLY14 DLY13 DLY12 DLY11 DLY10 DLY9 DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element PADOUT_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUT_USED OUT ==> PADOUT PADOUT)
			(conn PADOUT_USED 0 <== PAD PAD)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
	)
	(primitive_def GLOBALSIG 0 12
		(element GLOBALSIG 4 # BEL
			(pin GHIGH output)
			(pin GWE output)
			(pin GSR output)
			(pin GSAVE output)
			(conn GLOBALSIG GHIGH ==> GHIGHANDUP 0)
			(conn GLOBALSIG GHIGH ==> GHIGHANDDOWN 1)
			(conn GLOBALSIG GWE ==> GWEANDUP 1)
			(conn GLOBALSIG GWE ==> GWEANDDOWN 0)
			(conn GLOBALSIG GSR ==> GSRANDUP 0)
			(conn GLOBALSIG GSR ==> GSRANDDOWN 1)
			(conn GLOBALSIG GSAVE ==> GSAVEANDUP 1)
			(conn GLOBALSIG GSAVE ==> GSAVEANDDOWN 0)
		)
		(element GWEANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GWEANDUP 0 <== ENABLE_GLOBALS OUT)
			(conn GWEANDUP 1 <== GLOBALSIG GWE)
		)
		(element GSRANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSRANDUP 0 <== GLOBALSIG GSR)
			(conn GSRANDUP 1 <== ENABLE_GLOBALS OUT)
		)
		(element GSAVEANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSAVEANDUP 0 <== ENABLE_GLOBALS OUT)
			(conn GSAVEANDUP 1 <== GLOBALSIG GSAVE)
		)
		(element GHIGHANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GHIGHANDUP 0 <== GLOBALSIG GHIGH)
			(conn GHIGHANDUP 1 <== ENABLE_GLOBALS OUT)
		)
		(element GSAVEANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSAVEANDDOWN 0 <== GLOBALSIG GSAVE)
			(conn GSAVEANDDOWN 1 <== ENABLE_GLOBALS OUT)
		)
		(element GSRANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSRANDDOWN 0 <== ENABLE_GLOBALS OUT)
			(conn GSRANDDOWN 1 <== GLOBALSIG GSR)
		)
		(element GWEANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GWEANDDOWN 0 <== GLOBALSIG GWE)
			(conn GWEANDDOWN 1 <== ENABLE_GLOBALS OUT)
		)
		(element GHIGHANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GHIGHANDDOWN 0 <== ENABLE_GLOBALS OUT)
			(conn GHIGHANDDOWN 1 <== GLOBALSIG GHIGH)
		)
		(element ENABLE_GLOBALS 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn ENABLE_GLOBALS OUT ==> GWEANDUP 0)
			(conn ENABLE_GLOBALS OUT ==> GSRANDUP 1)
			(conn ENABLE_GLOBALS OUT ==> GSAVEANDUP 0)
			(conn ENABLE_GLOBALS OUT ==> GHIGHANDUP 1)
			(conn ENABLE_GLOBALS OUT ==> GSAVEANDDOWN 1)
			(conn ENABLE_GLOBALS OUT ==> GSRANDDOWN 0)
			(conn ENABLE_GLOBALS OUT ==> GWEANDDOWN 1)
			(conn ENABLE_GLOBALS OUT ==> GHIGHANDDOWN 0)
			(conn ENABLE_GLOBALS 0 <== ENABLE_GLOBALS_GND 0)
			(conn ENABLE_GLOBALS 1 <== ENABLE_GLOBALS_VCC 1)
		)
		(element ENABLE_GLOBALS_VCC 1 # BEL
			(pin 1 output)
			(conn ENABLE_GLOBALS_VCC 1 ==> ENABLE_GLOBALS 1)
		)
		(element ENABLE_GLOBALS_GND 1 # BEL
			(pin 0 output)
			(conn ENABLE_GLOBALS_GND 0 ==> ENABLE_GLOBALS 0)
		)
	)
	(primitive_def IBUF 29 101
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(pin ODDRIN1 ODDRIN1 input)
		(pin PCI_CE PCI_CE input)
		(pin ODDRIN2 ODDRIN2 input)
		(pin IDDRIN1 IDDRIN1 input)
		(pin IDDRIN2 IDDRIN2 input)
		(pin PCI_RDY PCI_RDY output)
		(pin ODDROUT1 ODDROUT1 output)
		(pin ODDROUT2 ODDROUT2 output)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element PCI_CE 1
			(pin PCI_CE output)
			(conn PCI_CE PCI_CE ==> PCICE_MUX PCICE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> O2_DDRMUX 1)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> PCICE_MUX OCE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> ODDROUT2_MUX IB)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== PCICE_MUX OUT)
			(conn OFF2 D <== O2_DDRMUX OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> O1_DDRMUX 1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> ODDROUT1_MUX IB)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== PCICE_MUX OUT)
			(conn OFF1 D <== O1_DDRMUX OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IDDRIN_MUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IDDRIN_MUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCIRDY_MUX OUT)
		)
		(element PCIRDY_MUX 2 # BEL
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn PCIRDY_MUX OUT ==> PCI_RDY PCI_RDY)
			(conn PCIRDY_MUX IB <== INBUF OUT)
		)
		(element ODDROUT1_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT1_MUX OUT ==> ODDROUT1 ODDROUT1)
			(conn ODDROUT1_MUX IB <== OFF1 Q)
		)
		(element ODDROUT2_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT2_MUX OUT ==> ODDROUT2 ODDROUT2)
			(conn ODDROUT2_MUX IB <== OFF2 Q)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF IN)
		)
		(element INBUF 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn INBUF OUT ==> PCIRDY_MUX IB)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> PRE_DELAY IN)
			(conn INBUF OUT ==> PRE_DELAY_MUX 0)
			(conn INBUF IN <== PAD PAD)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 HSTL_I_18 HSTL_III_18 SSTL2_I SSTL18_I PCI33_3 PCI66_3 PCIX)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== IBUF_DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== IFD_DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IDDRIN_MUX 2)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element PRE_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn PRE_DELAY OUT ==> PRE_DELAY_MUX 1)
			(conn PRE_DELAY IN <== INBUF OUT)
		)
		(element PRE_DELAY_MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn PRE_DELAY_MUX OUT ==> IBUF_DELAY IN)
			(conn PRE_DELAY_MUX OUT ==> IFD_DELAY IN)
			(conn PRE_DELAY_MUX 0 <== INBUF OUT)
			(conn PRE_DELAY_MUX 1 <== PRE_DELAY OUT)
		)
		(element IBUF_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IBUF_DELAY OUT ==> IDELMUX 0)
			(conn IBUF_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFD_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IFD_DELAY OUT ==> IFFDELMUX 0)
			(conn IFD_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element MISRATTRBOX 0
			(cfg ENABLE_MISR)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element O1_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O1_DDRMUX OUT ==> OFF1 D)
			(conn O1_DDRMUX 0 <== ODDRIN1 ODDRIN1)
			(conn O1_DDRMUX 1 <== O1INV OUT)
		)
		(element ODDRIN1 1
			(pin ODDRIN1 output)
			(conn ODDRIN1 ODDRIN1 ==> O1_DDRMUX 0)
		)
		(element O2_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O2_DDRMUX OUT ==> OFF2 D)
			(conn O2_DDRMUX 0 <== ODDRIN2 ODDRIN2)
			(conn O2_DDRMUX 1 <== O2INV OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element ODDRIN2 1
			(pin ODDRIN2 output)
			(conn ODDRIN2 ODDRIN2 ==> O2_DDRMUX 0)
		)
		(element IDDRIN_MUX 4
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin OUT output)
			(cfg 0 1 2)
			(conn IDDRIN_MUX OUT ==> IFF2 D)
			(conn IDDRIN_MUX OUT ==> IFF1 D)
			(conn IDDRIN_MUX 0 <== IDDRIN2 IDDRIN2)
			(conn IDDRIN_MUX 1 <== IDDRIN1 IDDRIN1)
			(conn IDDRIN_MUX 2 <== IFFDMUX OUT)
		)
		(element IDDRIN1 1
			(pin IDDRIN1 output)
			(conn IDDRIN1 IDDRIN1 ==> IDDRIN_MUX 1)
		)
		(element IDDRIN2 1
			(pin IDDRIN2 output)
			(conn IDDRIN2 IDDRIN2 ==> IDDRIN_MUX 0)
		)
		(element ODDROUT1 1
			(pin ODDROUT1 input)
			(conn ODDROUT1 ODDROUT1 <== ODDROUT1_MUX OUT)
		)
		(element ODDROUT2 1
			(pin ODDROUT2 input)
			(conn ODDROUT2 ODDROUT2 <== ODDROUT2_MUX OUT)
		)
		(element PCICE_MUX 3
			(pin PCICE input)
			(pin OCE input)
			(pin OUT output)
			(cfg PCICE OCE)
			(conn PCICE_MUX OUT ==> OFF2 CE)
			(conn PCICE_MUX OUT ==> OFF1 CE)
			(conn PCICE_MUX PCICE <== PCI_CE PCI_CE)
			(conn PCICE_MUX OCE <== OCEINV OUT)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
		)
		(element PADOUT 1
			(pin PADOUT input)
		)
		(element IFD_DELAY_VALUE 0
			(cfg DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element IBUF_DELAY_VALUE 0
			(cfg DLY16 DLY15 DLY14 DLY13 DLY12 DLY11 DLY10 DLY9 DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
	)
	(primitive_def ICAP 20 24
		(pin I0 I0 input)
		(pin I1 I1 input)
		(pin I2 I2 input)
		(pin I3 I3 input)
		(pin I4 I4 input)
		(pin I5 I5 input)
		(pin I6 I6 input)
		(pin I7 I7 input)
		(pin WRITE WRITE input)
		(pin CE CE input)
		(pin CLK CLK input)
		(pin O0 O0 output)
		(pin O1 O1 output)
		(pin O2 O2 output)
		(pin O3 O3 output)
		(pin O4 O4 output)
		(pin O5 O5 output)
		(pin O6 O6 output)
		(pin O7 O7 output)
		(pin BUSY BUSY output)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> ICAP CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE_B)
			(conn CE CE ==> CEINV CE)
		)
		(element WRITE 1
			(pin WRITE output)
			(conn WRITE WRITE ==> WRITEINV WRITE_B)
			(conn WRITE WRITE ==> WRITEINV WRITE)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> ICAP I0)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> ICAP I1)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> ICAP I2)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> ICAP I3)
		)
		(element I4 1
			(pin I4 output)
			(conn I4 I4 ==> ICAP I4)
		)
		(element I5 1
			(pin I5 output)
			(conn I5 I5 ==> ICAP I5)
		)
		(element I6 1
			(pin I6 output)
			(conn I6 I6 ==> ICAP I6)
		)
		(element I7 1
			(pin I7 output)
			(conn I7 I7 ==> ICAP I7)
		)
		(element O0 1
			(pin O0 input)
			(conn O0 O0 <== ICAP O0)
		)
		(element O1 1
			(pin O1 input)
			(conn O1 O1 <== ICAP O1)
		)
		(element O2 1
			(pin O2 input)
			(conn O2 O2 <== ICAP O2)
		)
		(element O3 1
			(pin O3 input)
			(conn O3 O3 <== ICAP O3)
		)
		(element O4 1
			(pin O4 input)
			(conn O4 O4 <== ICAP O4)
		)
		(element O5 1
			(pin O5 input)
			(conn O5 O5 <== ICAP O5)
		)
		(element O6 1
			(pin O6 input)
			(conn O6 O6 <== ICAP O6)
		)
		(element O7 1
			(pin O7 input)
			(conn O7 O7 <== ICAP O7)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== ICAP BUSY)
		)
		(element CEINV 3
			(pin CE_B input)
			(pin CE input)
			(pin OUT output)
			(cfg CE_B CE)
			(conn CEINV OUT ==> ICAP CE)
			(conn CEINV CE_B <== CE CE)
			(conn CEINV CE <== CE CE)
		)
		(element WRITEINV 3
			(pin WRITE_B input)
			(pin WRITE input)
			(pin OUT output)
			(cfg WRITE_B WRITE)
			(conn WRITEINV OUT ==> ICAP WRITE)
			(conn WRITEINV WRITE_B <== WRITE WRITE)
			(conn WRITEINV WRITE <== WRITE WRITE)
		)
		(element ICAP 20 # BEL
			(pin I0 input)
			(pin I1 input)
			(pin I2 input)
			(pin I3 input)
			(pin I4 input)
			(pin I5 input)
			(pin I6 input)
			(pin I7 input)
			(pin WRITE input)
			(pin CE input)
			(pin CLK input)
			(pin O0 output)
			(pin O1 output)
			(pin O2 output)
			(pin O3 output)
			(pin O4 output)
			(pin O5 output)
			(pin O6 output)
			(pin O7 output)
			(pin BUSY output)
			(conn ICAP O0 ==> O0 O0)
			(conn ICAP O1 ==> O1 O1)
			(conn ICAP O2 ==> O2 O2)
			(conn ICAP O3 ==> O3 O3)
			(conn ICAP O4 ==> O4 O4)
			(conn ICAP O5 ==> O5 O5)
			(conn ICAP O6 ==> O6 O6)
			(conn ICAP O7 ==> O7 O7)
			(conn ICAP BUSY ==> BUSY BUSY)
			(conn ICAP I0 <== I0 I0)
			(conn ICAP I1 <== I1 I1)
			(conn ICAP I2 <== I2 I2)
			(conn ICAP I3 <== I3 I3)
			(conn ICAP I4 <== I4 I4)
			(conn ICAP I5 <== I5 I5)
			(conn ICAP I6 <== I6 I6)
			(conn ICAP I7 <== I7 I7)
			(conn ICAP WRITE <== WRITEINV OUT)
			(conn ICAP CE <== CEINV OUT)
			(conn ICAP CLK <== CLKINV OUT)
		)
	)
	(primitive_def IOB 29 105
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(pin ODDRIN1 ODDRIN1 input)
		(pin PCI_CE PCI_CE input)
		(pin ODDRIN2 ODDRIN2 input)
		(pin IDDRIN1 IDDRIN1 input)
		(pin IDDRIN2 IDDRIN2 input)
		(pin PCI_RDY PCI_RDY output)
		(pin ODDROUT1 ODDROUT1 output)
		(pin ODDROUT2 ODDROUT2 output)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element PCI_CE 1
			(pin PCI_CE output)
			(conn PCI_CE PCI_CE ==> PCICE_MUX PCICE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> O2_DDRMUX 1)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> PCICE_MUX OCE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> ODDROUT2_MUX IB)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== PCICE_MUX OUT)
			(conn OFF2 D <== O2_DDRMUX OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> O1_DDRMUX 1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX T ==> OUTBUF TRI)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> ODDROUT1_MUX IB)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== PCICE_MUX OUT)
			(conn OFF1 D <== O1_DDRMUX OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IDDRIN_MUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IDDRIN_MUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCIRDY_MUX OUT)
		)
		(element PCIRDY_MUX 2 # BEL
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn PCIRDY_MUX OUT ==> PCI_RDY PCI_RDY)
			(conn PCIRDY_MUX IB <== INBUF OUT)
		)
		(element ODDROUT1_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT1_MUX OUT ==> ODDROUT1 ODDROUT1)
			(conn ODDROUT1_MUX IB <== OFF1 Q)
		)
		(element ODDROUT2_MUX 2
			(pin IB input)
			(pin OUT output)
			(cfg IB)
			(conn ODDROUT2_MUX OUT ==> ODDROUT2 ODDROUT2)
			(conn ODDROUT2_MUX IB <== OFF2 Q)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF IN)
			(conn PAD PAD <== OUTBUF OUT)
		)
		(element INBUF 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn INBUF OUT ==> PCIRDY_MUX IB)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> PRE_DELAY IN)
			(conn INBUF OUT ==> PRE_DELAY_MUX 0)
			(conn INBUF IN <== PAD PAD)
			(conn INBUF IN <== OUTBUF OUT)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 HSTL_I_18 HSTL_III_18 SSTL2_I SSTL18_I PCI33_3 PCI66_3 PCIX)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== IBUF_DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== IFD_DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IDDRIN_MUX 2)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element PRE_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn PRE_DELAY OUT ==> PRE_DELAY_MUX 1)
			(conn PRE_DELAY IN <== INBUF OUT)
		)
		(element PRE_DELAY_MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn PRE_DELAY_MUX OUT ==> IBUF_DELAY IN)
			(conn PRE_DELAY_MUX OUT ==> IFD_DELAY IN)
			(conn PRE_DELAY_MUX 0 <== INBUF OUT)
			(conn PRE_DELAY_MUX 1 <== PRE_DELAY OUT)
		)
		(element IBUF_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IBUF_DELAY OUT ==> IDELMUX 0)
			(conn IBUF_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFD_DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IFD_DELAY OUT ==> IFFDELMUX 0)
			(conn IFD_DELAY IN <== PRE_DELAY_MUX OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element MISRATTRBOX 0
			(cfg ENABLE_MISR)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element O1_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O1_DDRMUX OUT ==> OFF1 D)
			(conn O1_DDRMUX 0 <== ODDRIN1 ODDRIN1)
			(conn O1_DDRMUX 1 <== O1INV OUT)
		)
		(element ODDRIN1 1
			(pin ODDRIN1 output)
			(conn ODDRIN1 ODDRIN1 ==> O1_DDRMUX 0)
		)
		(element O2_DDRMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn O2_DDRMUX OUT ==> OFF2 D)
			(conn O2_DDRMUX 0 <== ODDRIN2 ODDRIN2)
			(conn O2_DDRMUX 1 <== O2INV OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OUT ==> OUTBUF IN)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element ODDRIN2 1
			(pin ODDRIN2 output)
			(conn ODDRIN2 ODDRIN2 ==> O2_DDRMUX 0)
		)
		(element IDDRIN_MUX 4
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin OUT output)
			(cfg 0 1 2)
			(conn IDDRIN_MUX OUT ==> IFF2 D)
			(conn IDDRIN_MUX OUT ==> IFF1 D)
			(conn IDDRIN_MUX 0 <== IDDRIN2 IDDRIN2)
			(conn IDDRIN_MUX 1 <== IDDRIN1 IDDRIN1)
			(conn IDDRIN_MUX 2 <== IFFDMUX OUT)
		)
		(element IDDRIN1 1
			(pin IDDRIN1 output)
			(conn IDDRIN1 IDDRIN1 ==> IDDRIN_MUX 1)
		)
		(element IDDRIN2 1
			(pin IDDRIN2 output)
			(conn IDDRIN2 IDDRIN2 ==> IDDRIN_MUX 0)
		)
		(element ODDROUT1 1
			(pin ODDROUT1 input)
			(conn ODDROUT1 ODDROUT1 <== ODDROUT1_MUX OUT)
		)
		(element ODDROUT2 1
			(pin ODDROUT2 input)
			(conn ODDROUT2 ODDROUT2 <== ODDROUT2_MUX OUT)
		)
		(element PCICE_MUX 3
			(pin PCICE input)
			(pin OCE input)
			(pin OUT output)
			(cfg PCICE OCE)
			(conn PCICE_MUX OUT ==> OFF2 CE)
			(conn PCICE_MUX OUT ==> OFF1 CE)
			(conn PCICE_MUX PCICE <== PCI_CE PCI_CE)
			(conn PCICE_MUX OCE <== OCEINV OUT)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
		)
		(element PADOUT 1
			(pin PADOUT input)
		)
		(element IFD_DELAY_VALUE 0
			(cfg DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element IBUF_DELAY_VALUE 0
			(cfg DLY16 DLY15 DLY14 DLY13 DLY12 DLY11 DLY10 DLY9 DLY8 DLY7 DLY6 DLY5 DLY4 DLY3 DLY2 DLY1 DLY0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF OUT ==> INBUF IN)
			(conn OUTBUF IN <== OMUX OUT)
			(conn OUTBUF TRI <== TMUX T)
		)
		(element SLEW 0
			(cfg SLOW FAST)
		)
		(element DRIVEATTRBOX 0
			(cfg 2 4 6 8 12 16)
		)
		(element DRIVE_0MA 0
			(cfg DRIVE_0MA)
		)
	)
	(primitive_def MULT18X18 75 79
		(pin B0 B0 input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin B7 B7 input)
		(pin B8 B8 input)
		(pin B9 B9 input)
		(pin B10 B10 input)
		(pin B11 B11 input)
		(pin B12 B12 input)
		(pin B13 B13 input)
		(pin B14 B14 input)
		(pin B15 B15 input)
		(pin B16 B16 input)
		(pin B17 B17 input)
		(pin A0 A0 input)
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin A7 A7 input)
		(pin A8 A8 input)
		(pin A9 A9 input)
		(pin A10 A10 input)
		(pin A11 A11 input)
		(pin A12 A12 input)
		(pin A13 A13 input)
		(pin A14 A14 input)
		(pin A15 A15 input)
		(pin A16 A16 input)
		(pin A17 A17 input)
		(pin P0 P0 output)
		(pin P1 P1 output)
		(pin P2 P2 output)
		(pin P3 P3 output)
		(pin P4 P4 output)
		(pin P5 P5 output)
		(pin P6 P6 output)
		(pin P7 P7 output)
		(pin P8 P8 output)
		(pin P9 P9 output)
		(pin P10 P10 output)
		(pin P11 P11 output)
		(pin P12 P12 output)
		(pin P13 P13 output)
		(pin P14 P14 output)
		(pin P15 P15 output)
		(pin P16 P16 output)
		(pin P17 P17 output)
		(pin P18 P18 output)
		(pin P19 P19 output)
		(pin P20 P20 output)
		(pin P21 P21 output)
		(pin P22 P22 output)
		(pin P23 P23 output)
		(pin P24 P24 output)
		(pin P25 P25 output)
		(pin P26 P26 output)
		(pin P27 P27 output)
		(pin P28 P28 output)
		(pin P29 P29 output)
		(pin P30 P30 output)
		(pin P31 P31 output)
		(pin P32 P32 output)
		(pin P33 P33 output)
		(pin P34 P34 output)
		(pin P35 P35 output)
		(pin RST RST input)
		(pin CE CE input)
		(pin CLK CLK input)
		(element B0 1
			(pin B0 output)
			(conn B0 B0 ==> BLACKBOX B0)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> BLACKBOX B1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> BLACKBOX B2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> BLACKBOX B3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> BLACKBOX B4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> BLACKBOX B5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> BLACKBOX B6)
		)
		(element B7 1
			(pin B7 output)
			(conn B7 B7 ==> BLACKBOX B7)
		)
		(element B8 1
			(pin B8 output)
			(conn B8 B8 ==> BLACKBOX B8)
		)
		(element B9 1
			(pin B9 output)
			(conn B9 B9 ==> BLACKBOX B9)
		)
		(element B10 1
			(pin B10 output)
			(conn B10 B10 ==> BLACKBOX B10)
		)
		(element B11 1
			(pin B11 output)
			(conn B11 B11 ==> BLACKBOX B11)
		)
		(element B12 1
			(pin B12 output)
			(conn B12 B12 ==> BLACKBOX B12)
		)
		(element B13 1
			(pin B13 output)
			(conn B13 B13 ==> BLACKBOX B13)
		)
		(element B14 1
			(pin B14 output)
			(conn B14 B14 ==> BLACKBOX B14)
		)
		(element B15 1
			(pin B15 output)
			(conn B15 B15 ==> BLACKBOX B15)
		)
		(element B16 1
			(pin B16 output)
			(conn B16 B16 ==> BLACKBOX B16)
		)
		(element B17 1
			(pin B17 output)
			(conn B17 B17 ==> BLACKBOX B17)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> BLACKBOX A0)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> BLACKBOX A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> BLACKBOX A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> BLACKBOX A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> BLACKBOX A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> BLACKBOX A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> BLACKBOX A6)
		)
		(element A7 1
			(pin A7 output)
			(conn A7 A7 ==> BLACKBOX A7)
		)
		(element A8 1
			(pin A8 output)
			(conn A8 A8 ==> BLACKBOX A8)
		)
		(element A9 1
			(pin A9 output)
			(conn A9 A9 ==> BLACKBOX A9)
		)
		(element A10 1
			(pin A10 output)
			(conn A10 A10 ==> BLACKBOX A10)
		)
		(element A11 1
			(pin A11 output)
			(conn A11 A11 ==> BLACKBOX A11)
		)
		(element A12 1
			(pin A12 output)
			(conn A12 A12 ==> BLACKBOX A12)
		)
		(element A13 1
			(pin A13 output)
			(conn A13 A13 ==> BLACKBOX A13)
		)
		(element A14 1
			(pin A14 output)
			(conn A14 A14 ==> BLACKBOX A14)
		)
		(element A15 1
			(pin A15 output)
			(conn A15 A15 ==> BLACKBOX A15)
		)
		(element A16 1
			(pin A16 output)
			(conn A16 A16 ==> BLACKBOX A16)
		)
		(element A17 1
			(pin A17 output)
			(conn A17 A17 ==> BLACKBOX A17)
		)
		(element P0 1
			(pin P0 input)
			(conn P0 P0 <== BLACKBOX P0)
		)
		(element P1 1
			(pin P1 input)
			(conn P1 P1 <== BLACKBOX P1)
		)
		(element P2 1
			(pin P2 input)
			(conn P2 P2 <== BLACKBOX P2)
		)
		(element P3 1
			(pin P3 input)
			(conn P3 P3 <== BLACKBOX P3)
		)
		(element P4 1
			(pin P4 input)
			(conn P4 P4 <== BLACKBOX P4)
		)
		(element P5 1
			(pin P5 input)
			(conn P5 P5 <== BLACKBOX P5)
		)
		(element P6 1
			(pin P6 input)
			(conn P6 P6 <== BLACKBOX P6)
		)
		(element P7 1
			(pin P7 input)
			(conn P7 P7 <== BLACKBOX P7)
		)
		(element P8 1
			(pin P8 input)
			(conn P8 P8 <== BLACKBOX P8)
		)
		(element P9 1
			(pin P9 input)
			(conn P9 P9 <== BLACKBOX P9)
		)
		(element P10 1
			(pin P10 input)
			(conn P10 P10 <== BLACKBOX P10)
		)
		(element P11 1
			(pin P11 input)
			(conn P11 P11 <== BLACKBOX P11)
		)
		(element P12 1
			(pin P12 input)
			(conn P12 P12 <== BLACKBOX P12)
		)
		(element P13 1
			(pin P13 input)
			(conn P13 P13 <== BLACKBOX P13)
		)
		(element P14 1
			(pin P14 input)
			(conn P14 P14 <== BLACKBOX P14)
		)
		(element P15 1
			(pin P15 input)
			(conn P15 P15 <== BLACKBOX P15)
		)
		(element P16 1
			(pin P16 input)
			(conn P16 P16 <== BLACKBOX P16)
		)
		(element P17 1
			(pin P17 input)
			(conn P17 P17 <== BLACKBOX P17)
		)
		(element P18 1
			(pin P18 input)
			(conn P18 P18 <== BLACKBOX P18)
		)
		(element P19 1
			(pin P19 input)
			(conn P19 P19 <== BLACKBOX P19)
		)
		(element P20 1
			(pin P20 input)
			(conn P20 P20 <== BLACKBOX P20)
		)
		(element P21 1
			(pin P21 input)
			(conn P21 P21 <== BLACKBOX P21)
		)
		(element P22 1
			(pin P22 input)
			(conn P22 P22 <== BLACKBOX P22)
		)
		(element P23 1
			(pin P23 input)
			(conn P23 P23 <== BLACKBOX P23)
		)
		(element P24 1
			(pin P24 input)
			(conn P24 P24 <== BLACKBOX P24)
		)
		(element P25 1
			(pin P25 input)
			(conn P25 P25 <== BLACKBOX P25)
		)
		(element P26 1
			(pin P26 input)
			(conn P26 P26 <== BLACKBOX P26)
		)
		(element P27 1
			(pin P27 input)
			(conn P27 P27 <== BLACKBOX P27)
		)
		(element P28 1
			(pin P28 input)
			(conn P28 P28 <== BLACKBOX P28)
		)
		(element P29 1
			(pin P29 input)
			(conn P29 P29 <== BLACKBOX P29)
		)
		(element P30 1
			(pin P30 input)
			(conn P30 P30 <== BLACKBOX P30)
		)
		(element P31 1
			(pin P31 input)
			(conn P31 P31 <== BLACKBOX P31)
		)
		(element P32 1
			(pin P32 input)
			(conn P32 P32 <== BLACKBOX P32)
		)
		(element P33 1
			(pin P33 input)
			(conn P33 P33 <== BLACKBOX P33)
		)
		(element P34 1
			(pin P34 input)
			(conn P34 P34 <== BLACKBOX P34)
		)
		(element P35 1
			(pin P35 input)
			(conn P35 P35 <== BLACKBOX P35)
		)
		(element BLACKBOX 75 # BEL
			(pin B0 input)
			(pin B1 input)
			(pin B2 input)
			(pin B3 input)
			(pin B4 input)
			(pin B5 input)
			(pin B6 input)
			(pin B7 input)
			(pin B8 input)
			(pin B9 input)
			(pin B10 input)
			(pin B11 input)
			(pin B12 input)
			(pin B13 input)
			(pin B14 input)
			(pin B15 input)
			(pin B16 input)
			(pin B17 input)
			(pin A0 input)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin A7 input)
			(pin A8 input)
			(pin A9 input)
			(pin A10 input)
			(pin A11 input)
			(pin A12 input)
			(pin A13 input)
			(pin A14 input)
			(pin A15 input)
			(pin A16 input)
			(pin A17 input)
			(pin P0 output)
			(pin P1 output)
			(pin P2 output)
			(pin P3 output)
			(pin P4 output)
			(pin P5 output)
			(pin P6 output)
			(pin P7 output)
			(pin P8 output)
			(pin P9 output)
			(pin P10 output)
			(pin P11 output)
			(pin P12 output)
			(pin P13 output)
			(pin P14 output)
			(pin P15 output)
			(pin P16 output)
			(pin P17 output)
			(pin P18 output)
			(pin P19 output)
			(pin P20 output)
			(pin P21 output)
			(pin P22 output)
			(pin P23 output)
			(pin P24 output)
			(pin P25 output)
			(pin P26 output)
			(pin P27 output)
			(pin P28 output)
			(pin P29 output)
			(pin P30 output)
			(pin P31 output)
			(pin P32 output)
			(pin P33 output)
			(pin P34 output)
			(pin P35 output)
			(pin RST input)
			(pin CE input)
			(pin CLK input)
			(conn BLACKBOX P0 ==> P0 P0)
			(conn BLACKBOX P1 ==> P1 P1)
			(conn BLACKBOX P2 ==> P2 P2)
			(conn BLACKBOX P3 ==> P3 P3)
			(conn BLACKBOX P4 ==> P4 P4)
			(conn BLACKBOX P5 ==> P5 P5)
			(conn BLACKBOX P6 ==> P6 P6)
			(conn BLACKBOX P7 ==> P7 P7)
			(conn BLACKBOX P8 ==> P8 P8)
			(conn BLACKBOX P9 ==> P9 P9)
			(conn BLACKBOX P10 ==> P10 P10)
			(conn BLACKBOX P11 ==> P11 P11)
			(conn BLACKBOX P12 ==> P12 P12)
			(conn BLACKBOX P13 ==> P13 P13)
			(conn BLACKBOX P14 ==> P14 P14)
			(conn BLACKBOX P15 ==> P15 P15)
			(conn BLACKBOX P16 ==> P16 P16)
			(conn BLACKBOX P17 ==> P17 P17)
			(conn BLACKBOX P18 ==> P18 P18)
			(conn BLACKBOX P19 ==> P19 P19)
			(conn BLACKBOX P20 ==> P20 P20)
			(conn BLACKBOX P21 ==> P21 P21)
			(conn BLACKBOX P22 ==> P22 P22)
			(conn BLACKBOX P23 ==> P23 P23)
			(conn BLACKBOX P24 ==> P24 P24)
			(conn BLACKBOX P25 ==> P25 P25)
			(conn BLACKBOX P26 ==> P26 P26)
			(conn BLACKBOX P27 ==> P27 P27)
			(conn BLACKBOX P28 ==> P28 P28)
			(conn BLACKBOX P29 ==> P29 P29)
			(conn BLACKBOX P30 ==> P30 P30)
			(conn BLACKBOX P31 ==> P31 P31)
			(conn BLACKBOX P32 ==> P32 P32)
			(conn BLACKBOX P33 ==> P33 P33)
			(conn BLACKBOX P34 ==> P34 P34)
			(conn BLACKBOX P35 ==> P35 P35)
			(conn BLACKBOX B0 <== B0 B0)
			(conn BLACKBOX B1 <== B1 B1)
			(conn BLACKBOX B2 <== B2 B2)
			(conn BLACKBOX B3 <== B3 B3)
			(conn BLACKBOX B4 <== B4 B4)
			(conn BLACKBOX B5 <== B5 B5)
			(conn BLACKBOX B6 <== B6 B6)
			(conn BLACKBOX B7 <== B7 B7)
			(conn BLACKBOX B8 <== B8 B8)
			(conn BLACKBOX B9 <== B9 B9)
			(conn BLACKBOX B10 <== B10 B10)
			(conn BLACKBOX B11 <== B11 B11)
			(conn BLACKBOX B12 <== B12 B12)
			(conn BLACKBOX B13 <== B13 B13)
			(conn BLACKBOX B14 <== B14 B14)
			(conn BLACKBOX B15 <== B15 B15)
			(conn BLACKBOX B16 <== B16 B16)
			(conn BLACKBOX B17 <== B17 B17)
			(conn BLACKBOX A0 <== A0 A0)
			(conn BLACKBOX A1 <== A1 A1)
			(conn BLACKBOX A2 <== A2 A2)
			(conn BLACKBOX A3 <== A3 A3)
			(conn BLACKBOX A4 <== A4 A4)
			(conn BLACKBOX A5 <== A5 A5)
			(conn BLACKBOX A6 <== A6 A6)
			(conn BLACKBOX A7 <== A7 A7)
			(conn BLACKBOX A8 <== A8 A8)
			(conn BLACKBOX A9 <== A9 A9)
			(conn BLACKBOX A10 <== A10 A10)
			(conn BLACKBOX A11 <== A11 A11)
			(conn BLACKBOX A12 <== A12 A12)
			(conn BLACKBOX A13 <== A13 A13)
			(conn BLACKBOX A14 <== A14 A14)
			(conn BLACKBOX A15 <== A15 A15)
			(conn BLACKBOX A16 <== A16 A16)
			(conn BLACKBOX A17 <== A17 A17)
			(conn BLACKBOX RST <== RSTINV OUT)
			(conn BLACKBOX CE <== CEINV OUT)
			(conn BLACKBOX CLK <== CLKINV OUT)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> BLACKBOX RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element CEINV 3
			(pin CE_B input)
			(pin CE input)
			(pin OUT output)
			(cfg CE_B CE)
			(conn CEINV OUT ==> BLACKBOX CE)
			(conn CEINV CE_B <== CE CE)
			(conn CEINV CE <== CE CE)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> BLACKBOX CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE_B)
			(conn CE CE ==> CEINV CE)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
	)
	(primitive_def MULT18X18SIO 115 128
		(pin RSTP RSTP input)
		(pin RSTB RSTB input)
		(pin RSTA RSTA input)
		(pin CLK CLK input)
		(pin CEP CEP input)
		(pin CEB CEB input)
		(pin CEA CEA input)
		(pin BCIN17 BCIN17 input)
		(pin BCIN16 BCIN16 input)
		(pin BCIN15 BCIN15 input)
		(pin BCIN14 BCIN14 input)
		(pin BCIN13 BCIN13 input)
		(pin BCIN12 BCIN12 input)
		(pin BCIN11 BCIN11 input)
		(pin BCIN10 BCIN10 input)
		(pin BCIN9 BCIN9 input)
		(pin BCIN8 BCIN8 input)
		(pin BCIN7 BCIN7 input)
		(pin BCIN6 BCIN6 input)
		(pin BCIN5 BCIN5 input)
		(pin BCIN4 BCIN4 input)
		(pin BCIN3 BCIN3 input)
		(pin BCIN2 BCIN2 input)
		(pin BCIN1 BCIN1 input)
		(pin BCIN0 BCIN0 input)
		(pin B17 B17 input)
		(pin B16 B16 input)
		(pin B15 B15 input)
		(pin B14 B14 input)
		(pin B13 B13 input)
		(pin B12 B12 input)
		(pin B11 B11 input)
		(pin B10 B10 input)
		(pin B9 B9 input)
		(pin B8 B8 input)
		(pin B7 B7 input)
		(pin B6 B6 input)
		(pin B5 B5 input)
		(pin B4 B4 input)
		(pin B3 B3 input)
		(pin B2 B2 input)
		(pin B1 B1 input)
		(pin B0 B0 input)
		(pin A17 A17 input)
		(pin A16 A16 input)
		(pin A15 A15 input)
		(pin A14 A14 input)
		(pin A13 A13 input)
		(pin A12 A12 input)
		(pin A11 A11 input)
		(pin A10 A10 input)
		(pin A9 A9 input)
		(pin A8 A8 input)
		(pin A7 A7 input)
		(pin A6 A6 input)
		(pin A5 A5 input)
		(pin A4 A4 input)
		(pin A3 A3 input)
		(pin A2 A2 input)
		(pin A1 A1 input)
		(pin A0 A0 input)
		(pin P35 P35 output)
		(pin P34 P34 output)
		(pin P33 P33 output)
		(pin P32 P32 output)
		(pin P31 P31 output)
		(pin P30 P30 output)
		(pin P29 P29 output)
		(pin P28 P28 output)
		(pin P27 P27 output)
		(pin P26 P26 output)
		(pin P25 P25 output)
		(pin P24 P24 output)
		(pin P23 P23 output)
		(pin P22 P22 output)
		(pin P21 P21 output)
		(pin P20 P20 output)
		(pin P19 P19 output)
		(pin P18 P18 output)
		(pin P17 P17 output)
		(pin P16 P16 output)
		(pin P15 P15 output)
		(pin P14 P14 output)
		(pin P13 P13 output)
		(pin P12 P12 output)
		(pin P11 P11 output)
		(pin P10 P10 output)
		(pin P9 P9 output)
		(pin P8 P8 output)
		(pin P7 P7 output)
		(pin P6 P6 output)
		(pin P5 P5 output)
		(pin P4 P4 output)
		(pin P3 P3 output)
		(pin P2 P2 output)
		(pin P1 P1 output)
		(pin P0 P0 output)
		(pin BCOUT17 BCOUT17 output)
		(pin BCOUT16 BCOUT16 output)
		(pin BCOUT15 BCOUT15 output)
		(pin BCOUT14 BCOUT14 output)
		(pin BCOUT13 BCOUT13 output)
		(pin BCOUT12 BCOUT12 output)
		(pin BCOUT11 BCOUT11 output)
		(pin BCOUT10 BCOUT10 output)
		(pin BCOUT9 BCOUT9 output)
		(pin BCOUT8 BCOUT8 output)
		(pin BCOUT7 BCOUT7 output)
		(pin BCOUT6 BCOUT6 output)
		(pin BCOUT5 BCOUT5 output)
		(pin BCOUT4 BCOUT4 output)
		(pin BCOUT3 BCOUT3 output)
		(pin BCOUT2 BCOUT2 output)
		(pin BCOUT1 BCOUT1 output)
		(pin BCOUT0 BCOUT0 output)
		(element BREG 0
			(cfg 1 0)
		)
		(element A10 1
			(pin A10 output)
			(conn A10 A10 ==> MULT18X18SIO A10)
		)
		(element A11 1
			(pin A11 output)
			(conn A11 A11 ==> MULT18X18SIO A11)
		)
		(element A12 1
			(pin A12 output)
			(conn A12 A12 ==> MULT18X18SIO A12)
		)
		(element A13 1
			(pin A13 output)
			(conn A13 A13 ==> MULT18X18SIO A13)
		)
		(element A14 1
			(pin A14 output)
			(conn A14 A14 ==> MULT18X18SIO A14)
		)
		(element A15 1
			(pin A15 output)
			(conn A15 A15 ==> MULT18X18SIO A15)
		)
		(element A16 1
			(pin A16 output)
			(conn A16 A16 ==> MULT18X18SIO A16)
		)
		(element A17 1
			(pin A17 output)
			(conn A17 A17 ==> MULT18X18SIO A17)
		)
		(element P30 1
			(pin P30 input)
			(conn P30 P30 <== MULT18X18SIO P30)
		)
		(element P31 1
			(pin P31 input)
			(conn P31 P31 <== MULT18X18SIO P31)
		)
		(element P32 1
			(pin P32 input)
			(conn P32 P32 <== MULT18X18SIO P32)
		)
		(element P33 1
			(pin P33 input)
			(conn P33 P33 <== MULT18X18SIO P33)
		)
		(element P34 1
			(pin P34 input)
			(conn P34 P34 <== MULT18X18SIO P34)
		)
		(element P35 1
			(pin P35 input)
			(conn P35 P35 <== MULT18X18SIO P35)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CEPINV 3
			(pin CEP_B input)
			(pin CEP input)
			(pin OUT output)
			(cfg CEP_B CEP)
			(conn CEPINV OUT ==> MULT18X18SIO CEP)
			(conn CEPINV CEP_B <== CEP CEP)
			(conn CEPINV CEP <== CEP CEP)
		)
		(element CEA 1
			(pin CEA output)
			(conn CEA CEA ==> CEAINV CEA_B)
			(conn CEA CEA ==> CEAINV CEA)
		)
		(element CEB 1
			(pin CEB output)
			(conn CEB CEB ==> CEBINV CEB_B)
			(conn CEB CEB ==> CEBINV CEB)
		)
		(element MULT18X18SIO 115 # BEL
			(pin RSTP input)
			(pin RSTB input)
			(pin RSTA input)
			(pin P35 output)
			(pin P34 output)
			(pin P33 output)
			(pin P32 output)
			(pin P31 output)
			(pin P30 output)
			(pin P29 output)
			(pin P28 output)
			(pin P27 output)
			(pin P26 output)
			(pin P25 output)
			(pin P24 output)
			(pin P23 output)
			(pin P22 output)
			(pin P21 output)
			(pin P20 output)
			(pin P19 output)
			(pin P18 output)
			(pin P17 output)
			(pin P16 output)
			(pin P15 output)
			(pin P14 output)
			(pin P13 output)
			(pin P12 output)
			(pin P11 output)
			(pin P10 output)
			(pin P9 output)
			(pin P8 output)
			(pin P7 output)
			(pin P6 output)
			(pin P5 output)
			(pin P4 output)
			(pin P3 output)
			(pin P2 output)
			(pin P1 output)
			(pin P0 output)
			(pin CLK input)
			(pin CEP input)
			(pin CEB input)
			(pin CEA input)
			(pin BCOUT17 output)
			(pin BCOUT16 output)
			(pin BCOUT15 output)
			(pin BCOUT14 output)
			(pin BCOUT13 output)
			(pin BCOUT12 output)
			(pin BCOUT11 output)
			(pin BCOUT10 output)
			(pin BCOUT9 output)
			(pin BCOUT8 output)
			(pin BCOUT7 output)
			(pin BCOUT6 output)
			(pin BCOUT5 output)
			(pin BCOUT4 output)
			(pin BCOUT3 output)
			(pin BCOUT2 output)
			(pin BCOUT1 output)
			(pin BCOUT0 output)
			(pin BCIN17 input)
			(pin BCIN16 input)
			(pin BCIN15 input)
			(pin BCIN14 input)
			(pin BCIN13 input)
			(pin BCIN12 input)
			(pin BCIN11 input)
			(pin BCIN10 input)
			(pin BCIN9 input)
			(pin BCIN8 input)
			(pin BCIN7 input)
			(pin BCIN6 input)
			(pin BCIN5 input)
			(pin BCIN4 input)
			(pin BCIN3 input)
			(pin BCIN2 input)
			(pin BCIN1 input)
			(pin BCIN0 input)
			(pin B17 input)
			(pin B16 input)
			(pin B15 input)
			(pin B14 input)
			(pin B13 input)
			(pin B12 input)
			(pin B11 input)
			(pin B10 input)
			(pin B9 input)
			(pin B8 input)
			(pin B7 input)
			(pin B6 input)
			(pin B5 input)
			(pin B4 input)
			(pin B3 input)
			(pin B2 input)
			(pin B1 input)
			(pin B0 input)
			(pin A17 input)
			(pin A16 input)
			(pin A15 input)
			(pin A14 input)
			(pin A13 input)
			(pin A12 input)
			(pin A11 input)
			(pin A10 input)
			(pin A9 input)
			(pin A8 input)
			(pin A7 input)
			(pin A6 input)
			(pin A5 input)
			(pin A4 input)
			(pin A3 input)
			(pin A2 input)
			(pin A1 input)
			(pin A0 input)
			(conn MULT18X18SIO P35 ==> P35 P35)
			(conn MULT18X18SIO P34 ==> P34 P34)
			(conn MULT18X18SIO P33 ==> P33 P33)
			(conn MULT18X18SIO P32 ==> P32 P32)
			(conn MULT18X18SIO P31 ==> P31 P31)
			(conn MULT18X18SIO P30 ==> P30 P30)
			(conn MULT18X18SIO P29 ==> P29 P29)
			(conn MULT18X18SIO P28 ==> P28 P28)
			(conn MULT18X18SIO P27 ==> P27 P27)
			(conn MULT18X18SIO P26 ==> P26 P26)
			(conn MULT18X18SIO P25 ==> P25 P25)
			(conn MULT18X18SIO P24 ==> P24 P24)
			(conn MULT18X18SIO P23 ==> P23 P23)
			(conn MULT18X18SIO P22 ==> P22 P22)
			(conn MULT18X18SIO P21 ==> P21 P21)
			(conn MULT18X18SIO P20 ==> P20 P20)
			(conn MULT18X18SIO P19 ==> P19 P19)
			(conn MULT18X18SIO P18 ==> P18 P18)
			(conn MULT18X18SIO P17 ==> P17 P17)
			(conn MULT18X18SIO P16 ==> P16 P16)
			(conn MULT18X18SIO P15 ==> P15 P15)
			(conn MULT18X18SIO P14 ==> P14 P14)
			(conn MULT18X18SIO P13 ==> P13 P13)
			(conn MULT18X18SIO P12 ==> P12 P12)
			(conn MULT18X18SIO P11 ==> P11 P11)
			(conn MULT18X18SIO P10 ==> P10 P10)
			(conn MULT18X18SIO P9 ==> P9 P9)
			(conn MULT18X18SIO P8 ==> P8 P8)
			(conn MULT18X18SIO P7 ==> P7 P7)
			(conn MULT18X18SIO P6 ==> P6 P6)
			(conn MULT18X18SIO P5 ==> P5 P5)
			(conn MULT18X18SIO P4 ==> P4 P4)
			(conn MULT18X18SIO P3 ==> P3 P3)
			(conn MULT18X18SIO P2 ==> P2 P2)
			(conn MULT18X18SIO P1 ==> P1 P1)
			(conn MULT18X18SIO P0 ==> P0 P0)
			(conn MULT18X18SIO BCOUT17 ==> BCOUT17 BCOUT17)
			(conn MULT18X18SIO BCOUT16 ==> BCOUT16 BCOUT16)
			(conn MULT18X18SIO BCOUT15 ==> BCOUT15 BCOUT15)
			(conn MULT18X18SIO BCOUT14 ==> BCOUT14 BCOUT14)
			(conn MULT18X18SIO BCOUT13 ==> BCOUT13 BCOUT13)
			(conn MULT18X18SIO BCOUT12 ==> BCOUT12 BCOUT12)
			(conn MULT18X18SIO BCOUT11 ==> BCOUT11 BCOUT11)
			(conn MULT18X18SIO BCOUT10 ==> BCOUT10 BCOUT10)
			(conn MULT18X18SIO BCOUT9 ==> BCOUT9 BCOUT9)
			(conn MULT18X18SIO BCOUT8 ==> BCOUT8 BCOUT8)
			(conn MULT18X18SIO BCOUT7 ==> BCOUT7 BCOUT7)
			(conn MULT18X18SIO BCOUT6 ==> BCOUT6 BCOUT6)
			(conn MULT18X18SIO BCOUT5 ==> BCOUT5 BCOUT5)
			(conn MULT18X18SIO BCOUT4 ==> BCOUT4 BCOUT4)
			(conn MULT18X18SIO BCOUT3 ==> BCOUT3 BCOUT3)
			(conn MULT18X18SIO BCOUT2 ==> BCOUT2 BCOUT2)
			(conn MULT18X18SIO BCOUT1 ==> BCOUT1 BCOUT1)
			(conn MULT18X18SIO BCOUT0 ==> BCOUT0 BCOUT0)
			(conn MULT18X18SIO RSTP <== RSTPINV OUT)
			(conn MULT18X18SIO RSTB <== RSTBINV OUT)
			(conn MULT18X18SIO RSTA <== RSTAINV OUT)
			(conn MULT18X18SIO CLK <== CLKINV OUT)
			(conn MULT18X18SIO CEP <== CEPINV OUT)
			(conn MULT18X18SIO CEB <== CEBINV OUT)
			(conn MULT18X18SIO CEA <== CEAINV OUT)
			(conn MULT18X18SIO BCIN17 <== BCIN17 BCIN17)
			(conn MULT18X18SIO BCIN16 <== BCIN16 BCIN16)
			(conn MULT18X18SIO BCIN15 <== BCIN15 BCIN15)
			(conn MULT18X18SIO BCIN14 <== BCIN14 BCIN14)
			(conn MULT18X18SIO BCIN13 <== BCIN13 BCIN13)
			(conn MULT18X18SIO BCIN12 <== BCIN12 BCIN12)
			(conn MULT18X18SIO BCIN11 <== BCIN11 BCIN11)
			(conn MULT18X18SIO BCIN10 <== BCIN10 BCIN10)
			(conn MULT18X18SIO BCIN9 <== BCIN9 BCIN9)
			(conn MULT18X18SIO BCIN8 <== BCIN8 BCIN8)
			(conn MULT18X18SIO BCIN7 <== BCIN7 BCIN7)
			(conn MULT18X18SIO BCIN6 <== BCIN6 BCIN6)
			(conn MULT18X18SIO BCIN5 <== BCIN5 BCIN5)
			(conn MULT18X18SIO BCIN4 <== BCIN4 BCIN4)
			(conn MULT18X18SIO BCIN3 <== BCIN3 BCIN3)
			(conn MULT18X18SIO BCIN2 <== BCIN2 BCIN2)
			(conn MULT18X18SIO BCIN1 <== BCIN1 BCIN1)
			(conn MULT18X18SIO BCIN0 <== BCIN0 BCIN0)
			(conn MULT18X18SIO B17 <== B17 B17)
			(conn MULT18X18SIO B16 <== B16 B16)
			(conn MULT18X18SIO B15 <== B15 B15)
			(conn MULT18X18SIO B14 <== B14 B14)
			(conn MULT18X18SIO B13 <== B13 B13)
			(conn MULT18X18SIO B12 <== B12 B12)
			(conn MULT18X18SIO B11 <== B11 B11)
			(conn MULT18X18SIO B10 <== B10 B10)
			(conn MULT18X18SIO B9 <== B9 B9)
			(conn MULT18X18SIO B8 <== B8 B8)
			(conn MULT18X18SIO B7 <== B7 B7)
			(conn MULT18X18SIO B6 <== B6 B6)
			(conn MULT18X18SIO B5 <== B5 B5)
			(conn MULT18X18SIO B4 <== B4 B4)
			(conn MULT18X18SIO B3 <== B3 B3)
			(conn MULT18X18SIO B2 <== B2 B2)
			(conn MULT18X18SIO B1 <== B1 B1)
			(conn MULT18X18SIO B0 <== B0 B0)
			(conn MULT18X18SIO A17 <== A17 A17)
			(conn MULT18X18SIO A16 <== A16 A16)
			(conn MULT18X18SIO A15 <== A15 A15)
			(conn MULT18X18SIO A14 <== A14 A14)
			(conn MULT18X18SIO A13 <== A13 A13)
			(conn MULT18X18SIO A12 <== A12 A12)
			(conn MULT18X18SIO A11 <== A11 A11)
			(conn MULT18X18SIO A10 <== A10 A10)
			(conn MULT18X18SIO A9 <== A9 A9)
			(conn MULT18X18SIO A8 <== A8 A8)
			(conn MULT18X18SIO A7 <== A7 A7)
			(conn MULT18X18SIO A6 <== A6 A6)
			(conn MULT18X18SIO A5 <== A5 A5)
			(conn MULT18X18SIO A4 <== A4 A4)
			(conn MULT18X18SIO A3 <== A3 A3)
			(conn MULT18X18SIO A2 <== A2 A2)
			(conn MULT18X18SIO A1 <== A1 A1)
			(conn MULT18X18SIO A0 <== A0 A0)
		)
		(element CEP 1
			(pin CEP output)
			(conn CEP CEP ==> CEPINV CEP_B)
			(conn CEP CEP ==> CEPINV CEP)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> RSTAINV RSTA_B)
			(conn RSTA RSTA ==> RSTAINV RSTA)
		)
		(element RSTB 1
			(pin RSTB output)
			(conn RSTB RSTB ==> RSTBINV RSTB_B)
			(conn RSTB RSTB ==> RSTBINV RSTB)
		)
		(element BCIN10 1
			(pin BCIN10 output)
			(conn BCIN10 BCIN10 ==> MULT18X18SIO BCIN10)
		)
		(element BCIN11 1
			(pin BCIN11 output)
			(conn BCIN11 BCIN11 ==> MULT18X18SIO BCIN11)
		)
		(element BCIN12 1
			(pin BCIN12 output)
			(conn BCIN12 BCIN12 ==> MULT18X18SIO BCIN12)
		)
		(element BCIN13 1
			(pin BCIN13 output)
			(conn BCIN13 BCIN13 ==> MULT18X18SIO BCIN13)
		)
		(element BCIN14 1
			(pin BCIN14 output)
			(conn BCIN14 BCIN14 ==> MULT18X18SIO BCIN14)
		)
		(element BCIN15 1
			(pin BCIN15 output)
			(conn BCIN15 BCIN15 ==> MULT18X18SIO BCIN15)
		)
		(element B10 1
			(pin B10 output)
			(conn B10 B10 ==> MULT18X18SIO B10)
		)
		(element BCIN16 1
			(pin BCIN16 output)
			(conn BCIN16 BCIN16 ==> MULT18X18SIO BCIN16)
		)
		(element B11 1
			(pin B11 output)
			(conn B11 B11 ==> MULT18X18SIO B11)
		)
		(element BCIN17 1
			(pin BCIN17 output)
			(conn BCIN17 BCIN17 ==> MULT18X18SIO BCIN17)
		)
		(element B12 1
			(pin B12 output)
			(conn B12 B12 ==> MULT18X18SIO B12)
		)
		(element B13 1
			(pin B13 output)
			(conn B13 B13 ==> MULT18X18SIO B13)
		)
		(element B14 1
			(pin B14 output)
			(conn B14 B14 ==> MULT18X18SIO B14)
		)
		(element B15 1
			(pin B15 output)
			(conn B15 B15 ==> MULT18X18SIO B15)
		)
		(element RSTBINV 3
			(pin RSTB_B input)
			(pin RSTB input)
			(pin OUT output)
			(cfg RSTB_B RSTB)
			(conn RSTBINV OUT ==> MULT18X18SIO RSTB)
			(conn RSTBINV RSTB_B <== RSTB RSTB)
			(conn RSTBINV RSTB <== RSTB RSTB)
		)
		(element B16 1
			(pin B16 output)
			(conn B16 B16 ==> MULT18X18SIO B16)
		)
		(element RSTP 1
			(pin RSTP output)
			(conn RSTP RSTP ==> RSTPINV RSTP_B)
			(conn RSTP RSTP ==> RSTPINV RSTP)
		)
		(element B17 1
			(pin B17 output)
			(conn B17 B17 ==> MULT18X18SIO B17)
		)
		(element PREG 0
			(cfg 1 0)
		)
		(element BCIN0 1
			(pin BCIN0 output)
			(conn BCIN0 BCIN0 ==> MULT18X18SIO BCIN0)
		)
		(element BCIN1 1
			(pin BCIN1 output)
			(conn BCIN1 BCIN1 ==> MULT18X18SIO BCIN1)
		)
		(element BCIN2 1
			(pin BCIN2 output)
			(conn BCIN2 BCIN2 ==> MULT18X18SIO BCIN2)
		)
		(element BCIN3 1
			(pin BCIN3 output)
			(conn BCIN3 BCIN3 ==> MULT18X18SIO BCIN3)
		)
		(element BCIN4 1
			(pin BCIN4 output)
			(conn BCIN4 BCIN4 ==> MULT18X18SIO BCIN4)
		)
		(element BCIN5 1
			(pin BCIN5 output)
			(conn BCIN5 BCIN5 ==> MULT18X18SIO BCIN5)
		)
		(element B_INPUT 0
			(cfg DIRECT CASCADE)
		)
		(element BCIN6 1
			(pin BCIN6 output)
			(conn BCIN6 BCIN6 ==> MULT18X18SIO BCIN6)
		)
		(element BCIN7 1
			(pin BCIN7 output)
			(conn BCIN7 BCIN7 ==> MULT18X18SIO BCIN7)
		)
		(element BCIN8 1
			(pin BCIN8 output)
			(conn BCIN8 BCIN8 ==> MULT18X18SIO BCIN8)
		)
		(element BCIN9 1
			(pin BCIN9 output)
			(conn BCIN9 BCIN9 ==> MULT18X18SIO BCIN9)
		)
		(element CEAINV 3
			(pin CEA_B input)
			(pin CEA input)
			(pin OUT output)
			(cfg CEA_B CEA)
			(conn CEAINV OUT ==> MULT18X18SIO CEA)
			(conn CEAINV CEA_B <== CEA CEA)
			(conn CEAINV CEA <== CEA CEA)
		)
		(element P0 1
			(pin P0 input)
			(conn P0 P0 <== MULT18X18SIO P0)
		)
		(element P1 1
			(pin P1 input)
			(conn P1 P1 <== MULT18X18SIO P1)
		)
		(element P2 1
			(pin P2 input)
			(conn P2 P2 <== MULT18X18SIO P2)
		)
		(element P3 1
			(pin P3 input)
			(conn P3 P3 <== MULT18X18SIO P3)
		)
		(element P4 1
			(pin P4 input)
			(conn P4 P4 <== MULT18X18SIO P4)
		)
		(element P5 1
			(pin P5 input)
			(conn P5 P5 <== MULT18X18SIO P5)
		)
		(element P6 1
			(pin P6 input)
			(conn P6 P6 <== MULT18X18SIO P6)
		)
		(element P7 1
			(pin P7 input)
			(conn P7 P7 <== MULT18X18SIO P7)
		)
		(element P8 1
			(pin P8 input)
			(conn P8 P8 <== MULT18X18SIO P8)
		)
		(element P9 1
			(pin P9 input)
			(conn P9 P9 <== MULT18X18SIO P9)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> MULT18X18SIO A0)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> MULT18X18SIO A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> MULT18X18SIO A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> MULT18X18SIO A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> MULT18X18SIO A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> MULT18X18SIO A5)
		)
		(element RSTPINV 3
			(pin RSTP_B input)
			(pin RSTP input)
			(pin OUT output)
			(cfg RSTP_B RSTP)
			(conn RSTPINV OUT ==> MULT18X18SIO RSTP)
			(conn RSTPINV RSTP_B <== RSTP RSTP)
			(conn RSTPINV RSTP <== RSTP RSTP)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> MULT18X18SIO A6)
		)
		(element A7 1
			(pin A7 output)
			(conn A7 A7 ==> MULT18X18SIO A7)
		)
		(element A8 1
			(pin A8 output)
			(conn A8 A8 ==> MULT18X18SIO A8)
		)
		(element A9 1
			(pin A9 output)
			(conn A9 A9 ==> MULT18X18SIO A9)
		)
		(element AREG 0
			(cfg 1 0)
		)
		(element B0 1
			(pin B0 output)
			(conn B0 B0 ==> MULT18X18SIO B0)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> MULT18X18SIO B1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> MULT18X18SIO B2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> MULT18X18SIO B3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> MULT18X18SIO B4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> MULT18X18SIO B5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> MULT18X18SIO B6)
		)
		(element B7 1
			(pin B7 output)
			(conn B7 B7 ==> MULT18X18SIO B7)
		)
		(element B8 1
			(pin B8 output)
			(conn B8 B8 ==> MULT18X18SIO B8)
		)
		(element B9 1
			(pin B9 output)
			(conn B9 B9 ==> MULT18X18SIO B9)
		)
		(element BCOUT10 1
			(pin BCOUT10 input)
			(conn BCOUT10 BCOUT10 <== MULT18X18SIO BCOUT10)
		)
		(element BCOUT11 1
			(pin BCOUT11 input)
			(conn BCOUT11 BCOUT11 <== MULT18X18SIO BCOUT11)
		)
		(element BCOUT12 1
			(pin BCOUT12 input)
			(conn BCOUT12 BCOUT12 <== MULT18X18SIO BCOUT12)
		)
		(element BCOUT13 1
			(pin BCOUT13 input)
			(conn BCOUT13 BCOUT13 <== MULT18X18SIO BCOUT13)
		)
		(element BCOUT14 1
			(pin BCOUT14 input)
			(conn BCOUT14 BCOUT14 <== MULT18X18SIO BCOUT14)
		)
		(element BCOUT15 1
			(pin BCOUT15 input)
			(conn BCOUT15 BCOUT15 <== MULT18X18SIO BCOUT15)
		)
		(element BCOUT16 1
			(pin BCOUT16 input)
			(conn BCOUT16 BCOUT16 <== MULT18X18SIO BCOUT16)
		)
		(element BCOUT17 1
			(pin BCOUT17 input)
			(conn BCOUT17 BCOUT17 <== MULT18X18SIO BCOUT17)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> MULT18X18SIO CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element BCOUT0 1
			(pin BCOUT0 input)
			(conn BCOUT0 BCOUT0 <== MULT18X18SIO BCOUT0)
		)
		(element BCOUT1 1
			(pin BCOUT1 input)
			(conn BCOUT1 BCOUT1 <== MULT18X18SIO BCOUT1)
		)
		(element BCOUT2 1
			(pin BCOUT2 input)
			(conn BCOUT2 BCOUT2 <== MULT18X18SIO BCOUT2)
		)
		(element BCOUT3 1
			(pin BCOUT3 input)
			(conn BCOUT3 BCOUT3 <== MULT18X18SIO BCOUT3)
		)
		(element P10 1
			(pin P10 input)
			(conn P10 P10 <== MULT18X18SIO P10)
		)
		(element BCOUT4 1
			(pin BCOUT4 input)
			(conn BCOUT4 BCOUT4 <== MULT18X18SIO BCOUT4)
		)
		(element P11 1
			(pin P11 input)
			(conn P11 P11 <== MULT18X18SIO P11)
		)
		(element BCOUT5 1
			(pin BCOUT5 input)
			(conn BCOUT5 BCOUT5 <== MULT18X18SIO BCOUT5)
		)
		(element P12 1
			(pin P12 input)
			(conn P12 P12 <== MULT18X18SIO P12)
		)
		(element BCOUT6 1
			(pin BCOUT6 input)
			(conn BCOUT6 BCOUT6 <== MULT18X18SIO BCOUT6)
		)
		(element P13 1
			(pin P13 input)
			(conn P13 P13 <== MULT18X18SIO P13)
		)
		(element BCOUT7 1
			(pin BCOUT7 input)
			(conn BCOUT7 BCOUT7 <== MULT18X18SIO BCOUT7)
		)
		(element P14 1
			(pin P14 input)
			(conn P14 P14 <== MULT18X18SIO P14)
		)
		(element BCOUT8 1
			(pin BCOUT8 input)
			(conn BCOUT8 BCOUT8 <== MULT18X18SIO BCOUT8)
		)
		(element P15 1
			(pin P15 input)
			(conn P15 P15 <== MULT18X18SIO P15)
		)
		(element BCOUT9 1
			(pin BCOUT9 input)
			(conn BCOUT9 BCOUT9 <== MULT18X18SIO BCOUT9)
		)
		(element P16 1
			(pin P16 input)
			(conn P16 P16 <== MULT18X18SIO P16)
		)
		(element CEBINV 3
			(pin CEB_B input)
			(pin CEB input)
			(pin OUT output)
			(cfg CEB_B CEB)
			(conn CEBINV OUT ==> MULT18X18SIO CEB)
			(conn CEBINV CEB_B <== CEB CEB)
			(conn CEBINV CEB <== CEB CEB)
		)
		(element P17 1
			(pin P17 input)
			(conn P17 P17 <== MULT18X18SIO P17)
		)
		(element P18 1
			(pin P18 input)
			(conn P18 P18 <== MULT18X18SIO P18)
		)
		(element P19 1
			(pin P19 input)
			(conn P19 P19 <== MULT18X18SIO P19)
		)
		(element RSTAINV 3
			(pin RSTA_B input)
			(pin RSTA input)
			(pin OUT output)
			(cfg RSTA_B RSTA)
			(conn RSTAINV OUT ==> MULT18X18SIO RSTA)
			(conn RSTAINV RSTA_B <== RSTA RSTA)
			(conn RSTAINV RSTA <== RSTA RSTA)
		)
		(element P20 1
			(pin P20 input)
			(conn P20 P20 <== MULT18X18SIO P20)
		)
		(element P21 1
			(pin P21 input)
			(conn P21 P21 <== MULT18X18SIO P21)
		)
		(element P22 1
			(pin P22 input)
			(conn P22 P22 <== MULT18X18SIO P22)
		)
		(element P23 1
			(pin P23 input)
			(conn P23 P23 <== MULT18X18SIO P23)
		)
		(element P24 1
			(pin P24 input)
			(conn P24 P24 <== MULT18X18SIO P24)
		)
		(element P25 1
			(pin P25 input)
			(conn P25 P25 <== MULT18X18SIO P25)
		)
		(element P26 1
			(pin P26 input)
			(conn P26 P26 <== MULT18X18SIO P26)
		)
		(element P27 1
			(pin P27 input)
			(conn P27 P27 <== MULT18X18SIO P27)
		)
		(element P28 1
			(pin P28 input)
			(conn P28 P28 <== MULT18X18SIO P28)
		)
		(element P29 1
			(pin P29 input)
			(conn P29 P29 <== MULT18X18SIO P29)
		)
		(element PREG_CLKINVERSION 0
			(cfg 1 0)
		)
	)
	(primitive_def PCILOGICSE 6 7
		(pin PCI_CE PCI_CE output)
		(pin I1 I1 input)
		(pin I2 I2 input)
		(pin TRDY TRDY input)
		(pin IRDY IRDY input)
		(pin I3 I3 input)
		(element PCILOGIC_BLACKBOX 6 # BEL
			(pin I3 input)
			(pin I2 input)
			(pin I1 input)
			(pin TRDY input)
			(pin IRDY input)
			(pin PCI_CE output)
			(conn PCILOGIC_BLACKBOX PCI_CE ==> PCI_CE PCI_CE)
			(conn PCILOGIC_BLACKBOX I3 <== I3 I3)
			(conn PCILOGIC_BLACKBOX I2 <== I2 I2)
			(conn PCILOGIC_BLACKBOX I1 <== I1 I1)
			(conn PCILOGIC_BLACKBOX TRDY <== TRDY TRDY)
			(conn PCILOGIC_BLACKBOX IRDY <== IRDY IRDY)
		)
		(element PCI_CE 1
			(pin PCI_CE input)
			(conn PCI_CE PCI_CE <== PCILOGIC_BLACKBOX PCI_CE)
		)
		(element IRDY 1
			(pin IRDY output)
			(conn IRDY IRDY ==> PCILOGIC_BLACKBOX IRDY)
		)
		(element TRDY 1
			(pin TRDY output)
			(conn TRDY TRDY ==> PCILOGIC_BLACKBOX TRDY)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> PCILOGIC_BLACKBOX I1)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> PCILOGIC_BLACKBOX I2)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> PCILOGIC_BLACKBOX I3)
		)
	)
	(primitive_def PMV 8 9
		(pin O O output)
		(pin EN EN input)
		(pin A0 A0 input)
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(element PMV 8 # BEL
			(pin EN input)
			(pin A0 input)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O output)
			(conn PMV O ==> O O)
			(conn PMV EN <== EN EN)
			(conn PMV A0 <== A0 A0)
			(conn PMV A1 <== A1 A1)
			(conn PMV A2 <== A2 A2)
			(conn PMV A3 <== A3 A3)
			(conn PMV A4 <== A4 A4)
			(conn PMV A5 <== A5 A5)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> PMV A5)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> PMV A4)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> PMV A3)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> PMV A2)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> PMV A1)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> PMV A0)
		)
		(element EN 1
			(pin EN output)
			(conn EN EN ==> PMV EN)
		)
		(element O 1
			(pin O input)
			(conn O O <== PMV O)
		)
	)
	(primitive_def RAMB16 180 195
		(pin CLKA CLKA input)
		(pin CLKB CLKB input)
		(pin ENA ENA input)
		(pin ENB ENB input)
		(pin SSRA SSRA input)
		(pin SSRB SSRB input)
		(pin WEA WEA input)
		(pin WEB WEB input)
		(pin ADDRA13 ADDRA13 input)
		(pin ADDRA12 ADDRA12 input)
		(pin ADDRA11 ADDRA11 input)
		(pin ADDRA10 ADDRA10 input)
		(pin ADDRA9 ADDRA9 input)
		(pin ADDRA8 ADDRA8 input)
		(pin ADDRA7 ADDRA7 input)
		(pin ADDRA6 ADDRA6 input)
		(pin ADDRA5 ADDRA5 input)
		(pin ADDRA4 ADDRA4 input)
		(pin ADDRA3 ADDRA3 input)
		(pin ADDRA2 ADDRA2 input)
		(pin ADDRA1 ADDRA1 input)
		(pin ADDRA0 ADDRA0 input)
		(pin ADDRB13 ADDRB13 input)
		(pin ADDRB12 ADDRB12 input)
		(pin ADDRB11 ADDRB11 input)
		(pin ADDRB10 ADDRB10 input)
		(pin ADDRB9 ADDRB9 input)
		(pin ADDRB8 ADDRB8 input)
		(pin ADDRB7 ADDRB7 input)
		(pin ADDRB6 ADDRB6 input)
		(pin ADDRB5 ADDRB5 input)
		(pin ADDRB4 ADDRB4 input)
		(pin ADDRB3 ADDRB3 input)
		(pin ADDRB2 ADDRB2 input)
		(pin ADDRB1 ADDRB1 input)
		(pin ADDRB0 ADDRB0 input)
		(pin DIA0 DIA0 input)
		(pin DIA1 DIA1 input)
		(pin DIA2 DIA2 input)
		(pin DIA3 DIA3 input)
		(pin DIA4 DIA4 input)
		(pin DIA5 DIA5 input)
		(pin DIA6 DIA6 input)
		(pin DIA7 DIA7 input)
		(pin DIA8 DIA8 input)
		(pin DIA9 DIA9 input)
		(pin DIA10 DIA10 input)
		(pin DIA11 DIA11 input)
		(pin DIA12 DIA12 input)
		(pin DIA13 DIA13 input)
		(pin DIA14 DIA14 input)
		(pin DIA15 DIA15 input)
		(pin DIA16 DIA16 input)
		(pin DIA17 DIA17 input)
		(pin DIA18 DIA18 input)
		(pin DIA19 DIA19 input)
		(pin DIA20 DIA20 input)
		(pin DIA21 DIA21 input)
		(pin DIA22 DIA22 input)
		(pin DIA23 DIA23 input)
		(pin DIA24 DIA24 input)
		(pin DIA25 DIA25 input)
		(pin DIA26 DIA26 input)
		(pin DIA27 DIA27 input)
		(pin DIA28 DIA28 input)
		(pin DIA29 DIA29 input)
		(pin DIA30 DIA30 input)
		(pin DIA31 DIA31 input)
		(pin DIPA0 DIPA0 input)
		(pin DIPA1 DIPA1 input)
		(pin DIPA2 DIPA2 input)
		(pin DIPA3 DIPA3 input)
		(pin DIB0 DIB0 input)
		(pin DIB1 DIB1 input)
		(pin DIB2 DIB2 input)
		(pin DIB3 DIB3 input)
		(pin DIB4 DIB4 input)
		(pin DIB5 DIB5 input)
		(pin DIB6 DIB6 input)
		(pin DIB7 DIB7 input)
		(pin DIB8 DIB8 input)
		(pin DIB9 DIB9 input)
		(pin DIB10 DIB10 input)
		(pin DIB11 DIB11 input)
		(pin DIB12 DIB12 input)
		(pin DIB13 DIB13 input)
		(pin DIB14 DIB14 input)
		(pin DIB15 DIB15 input)
		(pin DIB16 DIB16 input)
		(pin DIB17 DIB17 input)
		(pin DIB18 DIB18 input)
		(pin DIB19 DIB19 input)
		(pin DIB20 DIB20 input)
		(pin DIB21 DIB21 input)
		(pin DIB22 DIB22 input)
		(pin DIB23 DIB23 input)
		(pin DIB24 DIB24 input)
		(pin DIB25 DIB25 input)
		(pin DIB26 DIB26 input)
		(pin DIB27 DIB27 input)
		(pin DIB28 DIB28 input)
		(pin DIB29 DIB29 input)
		(pin DIB30 DIB30 input)
		(pin DIB31 DIB31 input)
		(pin DIPB0 DIPB0 input)
		(pin DIPB1 DIPB1 input)
		(pin DIPB2 DIPB2 input)
		(pin DIPB3 DIPB3 input)
		(pin DOA0 DOA0 output)
		(pin DOA1 DOA1 output)
		(pin DOA2 DOA2 output)
		(pin DOA3 DOA3 output)
		(pin DOA4 DOA4 output)
		(pin DOA5 DOA5 output)
		(pin DOA6 DOA6 output)
		(pin DOA7 DOA7 output)
		(pin DOA8 DOA8 output)
		(pin DOA9 DOA9 output)
		(pin DOA10 DOA10 output)
		(pin DOA11 DOA11 output)
		(pin DOA12 DOA12 output)
		(pin DOA13 DOA13 output)
		(pin DOA14 DOA14 output)
		(pin DOA15 DOA15 output)
		(pin DOA16 DOA16 output)
		(pin DOA17 DOA17 output)
		(pin DOA18 DOA18 output)
		(pin DOA19 DOA19 output)
		(pin DOA20 DOA20 output)
		(pin DOA21 DOA21 output)
		(pin DOA22 DOA22 output)
		(pin DOA23 DOA23 output)
		(pin DOA24 DOA24 output)
		(pin DOA25 DOA25 output)
		(pin DOA26 DOA26 output)
		(pin DOA27 DOA27 output)
		(pin DOA28 DOA28 output)
		(pin DOA29 DOA29 output)
		(pin DOA30 DOA30 output)
		(pin DOA31 DOA31 output)
		(pin DOPA0 DOPA0 output)
		(pin DOPA1 DOPA1 output)
		(pin DOPA2 DOPA2 output)
		(pin DOPA3 DOPA3 output)
		(pin DOB0 DOB0 output)
		(pin DOB1 DOB1 output)
		(pin DOB2 DOB2 output)
		(pin DOB3 DOB3 output)
		(pin DOB4 DOB4 output)
		(pin DOB5 DOB5 output)
		(pin DOB6 DOB6 output)
		(pin DOB7 DOB7 output)
		(pin DOB8 DOB8 output)
		(pin DOB9 DOB9 output)
		(pin DOB10 DOB10 output)
		(pin DOB11 DOB11 output)
		(pin DOB12 DOB12 output)
		(pin DOB13 DOB13 output)
		(pin DOB14 DOB14 output)
		(pin DOB15 DOB15 output)
		(pin DOB16 DOB16 output)
		(pin DOB17 DOB17 output)
		(pin DOB18 DOB18 output)
		(pin DOB19 DOB19 output)
		(pin DOB20 DOB20 output)
		(pin DOB21 DOB21 output)
		(pin DOB22 DOB22 output)
		(pin DOB23 DOB23 output)
		(pin DOB24 DOB24 output)
		(pin DOB25 DOB25 output)
		(pin DOB26 DOB26 output)
		(pin DOB27 DOB27 output)
		(pin DOB28 DOB28 output)
		(pin DOB29 DOB29 output)
		(pin DOB30 DOB30 output)
		(pin DOB31 DOB31 output)
		(pin DOPB0 DOPB0 output)
		(pin DOPB1 DOPB1 output)
		(pin DOPB2 DOPB2 output)
		(pin DOPB3 DOPB3 output)
		(element DIB0 1
			(pin DIB0 output)
			(conn DIB0 DIB0 ==> RAMB16B DIB0)
		)
		(element DIB1 1
			(pin DIB1 output)
			(conn DIB1 DIB1 ==> RAMB16B DIB1)
		)
		(element DIB2 1
			(pin DIB2 output)
			(conn DIB2 DIB2 ==> RAMB16B DIB2)
		)
		(element DIB3 1
			(pin DIB3 output)
			(conn DIB3 DIB3 ==> RAMB16B DIB3)
		)
		(element DIB4 1
			(pin DIB4 output)
			(conn DIB4 DIB4 ==> RAMB16B DIB4)
		)
		(element DIB5 1
			(pin DIB5 output)
			(conn DIB5 DIB5 ==> RAMB16B DIB5)
		)
		(element DIB6 1
			(pin DIB6 output)
			(conn DIB6 DIB6 ==> RAMB16B DIB6)
		)
		(element DIB7 1
			(pin DIB7 output)
			(conn DIB7 DIB7 ==> RAMB16B DIB7)
		)
		(element DIB8 1
			(pin DIB8 output)
			(conn DIB8 DIB8 ==> RAMB16B DIB8)
		)
		(element DIB9 1
			(pin DIB9 output)
			(conn DIB9 DIB9 ==> RAMB16B DIB9)
		)
		(element DIB10 1
			(pin DIB10 output)
			(conn DIB10 DIB10 ==> RAMB16B DIB10)
		)
		(element DIB11 1
			(pin DIB11 output)
			(conn DIB11 DIB11 ==> RAMB16B DIB11)
		)
		(element DIB12 1
			(pin DIB12 output)
			(conn DIB12 DIB12 ==> RAMB16B DIB12)
		)
		(element DIB13 1
			(pin DIB13 output)
			(conn DIB13 DIB13 ==> RAMB16B DIB13)
		)
		(element DIB14 1
			(pin DIB14 output)
			(conn DIB14 DIB14 ==> RAMB16B DIB14)
		)
		(element DIB15 1
			(pin DIB15 output)
			(conn DIB15 DIB15 ==> RAMB16B DIB15)
		)
		(element DIB16 1
			(pin DIB16 output)
			(conn DIB16 DIB16 ==> RAMB16B DIB16)
		)
		(element DIB17 1
			(pin DIB17 output)
			(conn DIB17 DIB17 ==> RAMB16B DIB17)
		)
		(element DIB18 1
			(pin DIB18 output)
			(conn DIB18 DIB18 ==> RAMB16B DIB18)
		)
		(element DIB19 1
			(pin DIB19 output)
			(conn DIB19 DIB19 ==> RAMB16B DIB19)
		)
		(element DIB20 1
			(pin DIB20 output)
			(conn DIB20 DIB20 ==> RAMB16B DIB20)
		)
		(element DIB21 1
			(pin DIB21 output)
			(conn DIB21 DIB21 ==> RAMB16B DIB21)
		)
		(element DIB22 1
			(pin DIB22 output)
			(conn DIB22 DIB22 ==> RAMB16B DIB22)
		)
		(element DIB23 1
			(pin DIB23 output)
			(conn DIB23 DIB23 ==> RAMB16B DIB23)
		)
		(element DIB24 1
			(pin DIB24 output)
			(conn DIB24 DIB24 ==> RAMB16B DIB24)
		)
		(element DIB25 1
			(pin DIB25 output)
			(conn DIB25 DIB25 ==> RAMB16B DIB25)
		)
		(element DIB26 1
			(pin DIB26 output)
			(conn DIB26 DIB26 ==> RAMB16B DIB26)
		)
		(element DIB27 1
			(pin DIB27 output)
			(conn DIB27 DIB27 ==> RAMB16B DIB27)
		)
		(element DIB28 1
			(pin DIB28 output)
			(conn DIB28 DIB28 ==> RAMB16B DIB28)
		)
		(element DIB29 1
			(pin DIB29 output)
			(conn DIB29 DIB29 ==> RAMB16B DIB29)
		)
		(element DIB30 1
			(pin DIB30 output)
			(conn DIB30 DIB30 ==> RAMB16B DIB30)
		)
		(element DIB31 1
			(pin DIB31 output)
			(conn DIB31 DIB31 ==> RAMB16B DIB31)
		)
		(element DIA0 1
			(pin DIA0 output)
			(conn DIA0 DIA0 ==> RAMB16A DIA0)
		)
		(element DIA1 1
			(pin DIA1 output)
			(conn DIA1 DIA1 ==> RAMB16A DIA1)
		)
		(element DIA2 1
			(pin DIA2 output)
			(conn DIA2 DIA2 ==> RAMB16A DIA2)
		)
		(element DIA3 1
			(pin DIA3 output)
			(conn DIA3 DIA3 ==> RAMB16A DIA3)
		)
		(element DIA4 1
			(pin DIA4 output)
			(conn DIA4 DIA4 ==> RAMB16A DIA4)
		)
		(element DIA5 1
			(pin DIA5 output)
			(conn DIA5 DIA5 ==> RAMB16A DIA5)
		)
		(element DIA6 1
			(pin DIA6 output)
			(conn DIA6 DIA6 ==> RAMB16A DIA6)
		)
		(element DIA7 1
			(pin DIA7 output)
			(conn DIA7 DIA7 ==> RAMB16A DIA7)
		)
		(element DIA8 1
			(pin DIA8 output)
			(conn DIA8 DIA8 ==> RAMB16A DIA8)
		)
		(element DIA9 1
			(pin DIA9 output)
			(conn DIA9 DIA9 ==> RAMB16A DIA9)
		)
		(element DIA10 1
			(pin DIA10 output)
			(conn DIA10 DIA10 ==> RAMB16A DIA10)
		)
		(element DIA11 1
			(pin DIA11 output)
			(conn DIA11 DIA11 ==> RAMB16A DIA11)
		)
		(element DIA12 1
			(pin DIA12 output)
			(conn DIA12 DIA12 ==> RAMB16A DIA12)
		)
		(element DIA13 1
			(pin DIA13 output)
			(conn DIA13 DIA13 ==> RAMB16A DIA13)
		)
		(element DIA14 1
			(pin DIA14 output)
			(conn DIA14 DIA14 ==> RAMB16A DIA14)
		)
		(element DIA15 1
			(pin DIA15 output)
			(conn DIA15 DIA15 ==> RAMB16A DIA15)
		)
		(element DIA16 1
			(pin DIA16 output)
			(conn DIA16 DIA16 ==> RAMB16A DIA16)
		)
		(element DIA17 1
			(pin DIA17 output)
			(conn DIA17 DIA17 ==> RAMB16A DIA17)
		)
		(element DIA18 1
			(pin DIA18 output)
			(conn DIA18 DIA18 ==> RAMB16A DIA18)
		)
		(element DIA19 1
			(pin DIA19 output)
			(conn DIA19 DIA19 ==> RAMB16A DIA19)
		)
		(element DIA20 1
			(pin DIA20 output)
			(conn DIA20 DIA20 ==> RAMB16A DIA20)
		)
		(element DIA21 1
			(pin DIA21 output)
			(conn DIA21 DIA21 ==> RAMB16A DIA21)
		)
		(element DIA22 1
			(pin DIA22 output)
			(conn DIA22 DIA22 ==> RAMB16A DIA22)
		)
		(element DIA23 1
			(pin DIA23 output)
			(conn DIA23 DIA23 ==> RAMB16A DIA23)
		)
		(element DIA24 1
			(pin DIA24 output)
			(conn DIA24 DIA24 ==> RAMB16A DIA24)
		)
		(element DIA25 1
			(pin DIA25 output)
			(conn DIA25 DIA25 ==> RAMB16A DIA25)
		)
		(element DIA26 1
			(pin DIA26 output)
			(conn DIA26 DIA26 ==> RAMB16A DIA26)
		)
		(element DIA27 1
			(pin DIA27 output)
			(conn DIA27 DIA27 ==> RAMB16A DIA27)
		)
		(element DIA28 1
			(pin DIA28 output)
			(conn DIA28 DIA28 ==> RAMB16A DIA28)
		)
		(element DIA29 1
			(pin DIA29 output)
			(conn DIA29 DIA29 ==> RAMB16A DIA29)
		)
		(element DIA30 1
			(pin DIA30 output)
			(conn DIA30 DIA30 ==> RAMB16A DIA30)
		)
		(element DIA31 1
			(pin DIA31 output)
			(conn DIA31 DIA31 ==> RAMB16A DIA31)
		)
		(element ADDRA0 1
			(pin ADDRA0 output)
			(conn ADDRA0 ADDRA0 ==> RAMB16A ADDRA0)
		)
		(element ADDRA1 1
			(pin ADDRA1 output)
			(conn ADDRA1 ADDRA1 ==> RAMB16A ADDRA1)
		)
		(element ADDRA2 1
			(pin ADDRA2 output)
			(conn ADDRA2 ADDRA2 ==> RAMB16A ADDRA2)
		)
		(element ADDRA3 1
			(pin ADDRA3 output)
			(conn ADDRA3 ADDRA3 ==> RAMB16A ADDRA3)
		)
		(element ADDRA4 1
			(pin ADDRA4 output)
			(conn ADDRA4 ADDRA4 ==> RAMB16A ADDRA4)
		)
		(element ADDRA5 1
			(pin ADDRA5 output)
			(conn ADDRA5 ADDRA5 ==> RAMB16A ADDRA5)
		)
		(element ADDRA6 1
			(pin ADDRA6 output)
			(conn ADDRA6 ADDRA6 ==> RAMB16A ADDRA6)
		)
		(element ADDRA7 1
			(pin ADDRA7 output)
			(conn ADDRA7 ADDRA7 ==> RAMB16A ADDRA7)
		)
		(element ADDRA8 1
			(pin ADDRA8 output)
			(conn ADDRA8 ADDRA8 ==> RAMB16A ADDRA8)
		)
		(element ADDRA9 1
			(pin ADDRA9 output)
			(conn ADDRA9 ADDRA9 ==> RAMB16A ADDRA9)
		)
		(element ADDRA10 1
			(pin ADDRA10 output)
			(conn ADDRA10 ADDRA10 ==> RAMB16A ADDRA10)
		)
		(element ADDRA11 1
			(pin ADDRA11 output)
			(conn ADDRA11 ADDRA11 ==> RAMB16A ADDRA11)
		)
		(element WEA 1
			(pin WEA output)
			(conn WEA WEA ==> WEAINV WEA_B)
			(conn WEA WEA ==> WEAINV WEA)
		)
		(element CLKA 1
			(pin CLKA output)
			(conn CLKA CLKA ==> CLKAINV CLKA_B)
			(conn CLKA CLKA ==> CLKAINV CLKA)
		)
		(element ADDRB0 1
			(pin ADDRB0 output)
			(conn ADDRB0 ADDRB0 ==> RAMB16B ADDRB0)
		)
		(element ADDRB1 1
			(pin ADDRB1 output)
			(conn ADDRB1 ADDRB1 ==> RAMB16B ADDRB1)
		)
		(element ADDRB2 1
			(pin ADDRB2 output)
			(conn ADDRB2 ADDRB2 ==> RAMB16B ADDRB2)
		)
		(element ADDRB3 1
			(pin ADDRB3 output)
			(conn ADDRB3 ADDRB3 ==> RAMB16B ADDRB3)
		)
		(element ADDRB4 1
			(pin ADDRB4 output)
			(conn ADDRB4 ADDRB4 ==> RAMB16B ADDRB4)
		)
		(element ADDRB5 1
			(pin ADDRB5 output)
			(conn ADDRB5 ADDRB5 ==> RAMB16B ADDRB5)
		)
		(element ADDRB6 1
			(pin ADDRB6 output)
			(conn ADDRB6 ADDRB6 ==> RAMB16B ADDRB6)
		)
		(element ADDRB7 1
			(pin ADDRB7 output)
			(conn ADDRB7 ADDRB7 ==> RAMB16B ADDRB7)
		)
		(element ADDRB8 1
			(pin ADDRB8 output)
			(conn ADDRB8 ADDRB8 ==> RAMB16B ADDRB8)
		)
		(element ADDRB9 1
			(pin ADDRB9 output)
			(conn ADDRB9 ADDRB9 ==> RAMB16B ADDRB9)
		)
		(element ADDRB10 1
			(pin ADDRB10 output)
			(conn ADDRB10 ADDRB10 ==> RAMB16B ADDRB10)
		)
		(element ADDRB11 1
			(pin ADDRB11 output)
			(conn ADDRB11 ADDRB11 ==> RAMB16B ADDRB11)
		)
		(element WEB 1
			(pin WEB output)
			(conn WEB WEB ==> WEBINV WEB_B)
			(conn WEB WEB ==> WEBINV WEB)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element DOA0 1
			(pin DOA0 input)
			(conn DOA0 DOA0 <== RAMB16A DOA0)
		)
		(element DOA1 1
			(pin DOA1 input)
			(conn DOA1 DOA1 <== RAMB16A DOA1)
		)
		(element DOA2 1
			(pin DOA2 input)
			(conn DOA2 DOA2 <== RAMB16A DOA2)
		)
		(element DOA3 1
			(pin DOA3 input)
			(conn DOA3 DOA3 <== RAMB16A DOA3)
		)
		(element DOA4 1
			(pin DOA4 input)
			(conn DOA4 DOA4 <== RAMB16A DOA4)
		)
		(element DOA5 1
			(pin DOA5 input)
			(conn DOA5 DOA5 <== RAMB16A DOA5)
		)
		(element DOA6 1
			(pin DOA6 input)
			(conn DOA6 DOA6 <== RAMB16A DOA6)
		)
		(element DOA7 1
			(pin DOA7 input)
			(conn DOA7 DOA7 <== RAMB16A DOA7)
		)
		(element DOA31 1
			(pin DOA31 input)
			(conn DOA31 DOA31 <== RAMB16A DOA31)
		)
		(element DOA30 1
			(pin DOA30 input)
			(conn DOA30 DOA30 <== RAMB16A DOA30)
		)
		(element DOA29 1
			(pin DOA29 input)
			(conn DOA29 DOA29 <== RAMB16A DOA29)
		)
		(element DOA28 1
			(pin DOA28 input)
			(conn DOA28 DOA28 <== RAMB16A DOA28)
		)
		(element DOA27 1
			(pin DOA27 input)
			(conn DOA27 DOA27 <== RAMB16A DOA27)
		)
		(element DOA26 1
			(pin DOA26 input)
			(conn DOA26 DOA26 <== RAMB16A DOA26)
		)
		(element DOA25 1
			(pin DOA25 input)
			(conn DOA25 DOA25 <== RAMB16A DOA25)
		)
		(element DOA24 1
			(pin DOA24 input)
			(conn DOA24 DOA24 <== RAMB16A DOA24)
		)
		(element DOA23 1
			(pin DOA23 input)
			(conn DOA23 DOA23 <== RAMB16A DOA23)
		)
		(element DOA22 1
			(pin DOA22 input)
			(conn DOA22 DOA22 <== RAMB16A DOA22)
		)
		(element DOA21 1
			(pin DOA21 input)
			(conn DOA21 DOA21 <== RAMB16A DOA21)
		)
		(element DOA20 1
			(pin DOA20 input)
			(conn DOA20 DOA20 <== RAMB16A DOA20)
		)
		(element DOA19 1
			(pin DOA19 input)
			(conn DOA19 DOA19 <== RAMB16A DOA19)
		)
		(element DOA18 1
			(pin DOA18 input)
			(conn DOA18 DOA18 <== RAMB16A DOA18)
		)
		(element DOA17 1
			(pin DOA17 input)
			(conn DOA17 DOA17 <== RAMB16A DOA17)
		)
		(element DOA16 1
			(pin DOA16 input)
			(conn DOA16 DOA16 <== RAMB16A DOA16)
		)
		(element DOA15 1
			(pin DOA15 input)
			(conn DOA15 DOA15 <== RAMB16A DOA15)
		)
		(element DOA14 1
			(pin DOA14 input)
			(conn DOA14 DOA14 <== RAMB16A DOA14)
		)
		(element DOA13 1
			(pin DOA13 input)
			(conn DOA13 DOA13 <== RAMB16A DOA13)
		)
		(element DOA12 1
			(pin DOA12 input)
			(conn DOA12 DOA12 <== RAMB16A DOA12)
		)
		(element DOA11 1
			(pin DOA11 input)
			(conn DOA11 DOA11 <== RAMB16A DOA11)
		)
		(element DOA10 1
			(pin DOA10 input)
			(conn DOA10 DOA10 <== RAMB16A DOA10)
		)
		(element DOA9 1
			(pin DOA9 input)
			(conn DOA9 DOA9 <== RAMB16A DOA9)
		)
		(element DOA8 1
			(pin DOA8 input)
			(conn DOA8 DOA8 <== RAMB16A DOA8)
		)
		(element ENA 1
			(pin ENA output)
			(conn ENA ENA ==> ENAINV ENA_B)
			(conn ENA ENA ==> ENAINV ENA)
		)
		(element ENB 1
			(pin ENB output)
			(conn ENB ENB ==> ENBINV ENB_B)
			(conn ENB ENB ==> ENBINV ENB)
		)
		(element DIPA0 1
			(pin DIPA0 output)
			(conn DIPA0 DIPA0 ==> RAMB16A DIPA0)
		)
		(element DIPA1 1
			(pin DIPA1 output)
			(conn DIPA1 DIPA1 ==> RAMB16A DIPA1)
		)
		(element DIPA2 1
			(pin DIPA2 output)
			(conn DIPA2 DIPA2 ==> RAMB16A DIPA2)
		)
		(element DIPA3 1
			(pin DIPA3 output)
			(conn DIPA3 DIPA3 ==> RAMB16A DIPA3)
		)
		(element ADDRA12 1
			(pin ADDRA12 output)
			(conn ADDRA12 ADDRA12 ==> RAMB16A ADDRA12)
		)
		(element ADDRA13 1
			(pin ADDRA13 output)
			(conn ADDRA13 ADDRA13 ==> RAMB16A ADDRA13)
		)
		(element DIPB0 1
			(pin DIPB0 output)
			(conn DIPB0 DIPB0 ==> RAMB16B DIPB0)
		)
		(element DIPB1 1
			(pin DIPB1 output)
			(conn DIPB1 DIPB1 ==> RAMB16B DIPB1)
		)
		(element DIPB2 1
			(pin DIPB2 output)
			(conn DIPB2 DIPB2 ==> RAMB16B DIPB2)
		)
		(element DIPB3 1
			(pin DIPB3 output)
			(conn DIPB3 DIPB3 ==> RAMB16B DIPB3)
		)
		(element ADDRB12 1
			(pin ADDRB12 output)
			(conn ADDRB12 ADDRB12 ==> RAMB16B ADDRB12)
		)
		(element ADDRB13 1
			(pin ADDRB13 output)
			(conn ADDRB13 ADDRB13 ==> RAMB16B ADDRB13)
		)
		(element DOPA0 1
			(pin DOPA0 input)
			(conn DOPA0 DOPA0 <== RAMB16A DOPA0)
		)
		(element DOPA2 1
			(pin DOPA2 input)
			(conn DOPA2 DOPA2 <== RAMB16A DOPA2)
		)
		(element DOPA1 1
			(pin DOPA1 input)
			(conn DOPA1 DOPA1 <== RAMB16A DOPA1)
		)
		(element DOPA3 1
			(pin DOPA3 input)
			(conn DOPA3 DOPA3 <== RAMB16A DOPA3)
		)
		(element ENAINV 3
			(pin ENA_B input)
			(pin ENA input)
			(pin OUT output)
			(cfg ENA_B ENA)
			(conn ENAINV OUT ==> RAMB16A ENA)
			(conn ENAINV ENA_B <== ENA ENA)
			(conn ENAINV ENA <== ENA ENA)
		)
		(element CLKAINV 3
			(pin CLKA_B input)
			(pin CLKA input)
			(pin OUT output)
			(cfg CLKA_B CLKA)
			(conn CLKAINV OUT ==> RAMB16A CLKA)
			(conn CLKAINV CLKA_B <== CLKA CLKA)
			(conn CLKAINV CLKA <== CLKA CLKA)
		)
		(element WEAINV 3
			(pin WEA_B input)
			(pin WEA input)
			(pin OUT output)
			(cfg WEA_B WEA)
			(conn WEAINV OUT ==> RAMB16A WEA)
			(conn WEAINV WEA_B <== WEA WEA)
			(conn WEAINV WEA <== WEA WEA)
		)
		(element SSRAINV 3
			(pin SSRA_B input)
			(pin SSRA input)
			(pin OUT output)
			(cfg SSRA_B SSRA)
			(conn SSRAINV OUT ==> RAMB16A SSRA)
			(conn SSRAINV SSRA_B <== SSRA SSRA)
			(conn SSRAINV SSRA <== SSRA SSRA)
		)
		(element SSRA 1
			(pin SSRA output)
			(conn SSRA SSRA ==> SSRAINV SSRA_B)
			(conn SSRA SSRA ==> SSRAINV SSRA)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> RAMB16B CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element WEBINV 3
			(pin WEB_B input)
			(pin WEB input)
			(pin OUT output)
			(cfg WEB_B WEB)
			(conn WEBINV OUT ==> RAMB16B WEB)
			(conn WEBINV WEB_B <== WEB WEB)
			(conn WEBINV WEB <== WEB WEB)
		)
		(element ENBINV 3
			(pin ENB_B input)
			(pin ENB input)
			(pin OUT output)
			(cfg ENB_B ENB)
			(conn ENBINV OUT ==> RAMB16B ENB)
			(conn ENBINV ENB_B <== ENB ENB)
			(conn ENBINV ENB <== ENB ENB)
		)
		(element SSRBINV 3
			(pin SSRB_B input)
			(pin SSRB input)
			(pin OUT output)
			(cfg SSRB_B SSRB)
			(conn SSRBINV OUT ==> RAMB16B SSRB)
			(conn SSRBINV SSRB_B <== SSRB SSRB)
			(conn SSRBINV SSRB <== SSRB SSRB)
		)
		(element SSRB 1
			(pin SSRB output)
			(conn SSRB SSRB ==> SSRBINV SSRB_B)
			(conn SSRB SSRB ==> SSRBINV SSRB)
		)
		(element WRITEMODEA 0
			(cfg NO_CHANGE READ_FIRST WRITE_FIRST)
		)
		(element PORTA_ATTR 0
			(cfg 512X36 1024X18 2048X9 4096X4 8192X2 16384X1)
		)
		(element RAMB16A 93 # BEL
			(pin DIA0 input)
			(pin DIA1 input)
			(pin DIA2 input)
			(pin DIA3 input)
			(pin DIA4 input)
			(pin DIA5 input)
			(pin DIA6 input)
			(pin DIA7 input)
			(pin DIA8 input)
			(pin DIA9 input)
			(pin DIA10 input)
			(pin DIA11 input)
			(pin DIA12 input)
			(pin DIA13 input)
			(pin DIA14 input)
			(pin DIA15 input)
			(pin DIA16 input)
			(pin DIA17 input)
			(pin DIA18 input)
			(pin DIA19 input)
			(pin DIA20 input)
			(pin DIA21 input)
			(pin DIA22 input)
			(pin DIA23 input)
			(pin DIA24 input)
			(pin DIA25 input)
			(pin DIA26 input)
			(pin DIA27 input)
			(pin DIA28 input)
			(pin DIA29 input)
			(pin DIA30 input)
			(pin DIA31 input)
			(pin DIPA0 input)
			(pin DIPA1 input)
			(pin DIPA2 input)
			(pin DIPA3 input)
			(pin ADDRA0 input)
			(pin ADDRA1 input)
			(pin ADDRA2 input)
			(pin ADDRA3 input)
			(pin ADDRA4 input)
			(pin ADDRA5 input)
			(pin ADDRA6 input)
			(pin ADDRA7 input)
			(pin ADDRA8 input)
			(pin ADDRA9 input)
			(pin ADDRA10 input)
			(pin ADDRA11 input)
			(pin ADDRA12 input)
			(pin ADDRA13 input)
			(pin SSRA input)
			(pin ENA input)
			(pin WEA input)
			(pin CLKA input)
			(pin DOA0 output)
			(pin DOA1 output)
			(pin DOA2 output)
			(pin DOA3 output)
			(pin DOA4 output)
			(pin DOA5 output)
			(pin DOA6 output)
			(pin DOA7 output)
			(pin DOA8 output)
			(pin DOA9 output)
			(pin DOA10 output)
			(pin DOA11 output)
			(pin DOA12 output)
			(pin DOA13 output)
			(pin DOA14 output)
			(pin DOA15 output)
			(pin DOA16 output)
			(pin DOA17 output)
			(pin DOA18 output)
			(pin DOA19 output)
			(pin DOA20 output)
			(pin DOA21 output)
			(pin DOA22 output)
			(pin DOA23 output)
			(pin DOA24 output)
			(pin DOA25 output)
			(pin DOA26 output)
			(pin DOA27 output)
			(pin DOA28 output)
			(pin DOA29 output)
			(pin DOA30 output)
			(pin DOA31 output)
			(pin DOPA0 output)
			(pin DOPA1 output)
			(pin DOPA2 output)
			(pin DOPA3 output)
			(pin ADDRA output)
			(pin DIA output)
			(pin DOA input)
			(conn RAMB16A DOA0 ==> DOA0 DOA0)
			(conn RAMB16A DOA1 ==> DOA1 DOA1)
			(conn RAMB16A DOA2 ==> DOA2 DOA2)
			(conn RAMB16A DOA3 ==> DOA3 DOA3)
			(conn RAMB16A DOA4 ==> DOA4 DOA4)
			(conn RAMB16A DOA5 ==> DOA5 DOA5)
			(conn RAMB16A DOA6 ==> DOA6 DOA6)
			(conn RAMB16A DOA7 ==> DOA7 DOA7)
			(conn RAMB16A DOA8 ==> DOA8 DOA8)
			(conn RAMB16A DOA9 ==> DOA9 DOA9)
			(conn RAMB16A DOA10 ==> DOA10 DOA10)
			(conn RAMB16A DOA11 ==> DOA11 DOA11)
			(conn RAMB16A DOA12 ==> DOA12 DOA12)
			(conn RAMB16A DOA13 ==> DOA13 DOA13)
			(conn RAMB16A DOA14 ==> DOA14 DOA14)
			(conn RAMB16A DOA15 ==> DOA15 DOA15)
			(conn RAMB16A DOA16 ==> DOA16 DOA16)
			(conn RAMB16A DOA17 ==> DOA17 DOA17)
			(conn RAMB16A DOA18 ==> DOA18 DOA18)
			(conn RAMB16A DOA19 ==> DOA19 DOA19)
			(conn RAMB16A DOA20 ==> DOA20 DOA20)
			(conn RAMB16A DOA21 ==> DOA21 DOA21)
			(conn RAMB16A DOA22 ==> DOA22 DOA22)
			(conn RAMB16A DOA23 ==> DOA23 DOA23)
			(conn RAMB16A DOA24 ==> DOA24 DOA24)
			(conn RAMB16A DOA25 ==> DOA25 DOA25)
			(conn RAMB16A DOA26 ==> DOA26 DOA26)
			(conn RAMB16A DOA27 ==> DOA27 DOA27)
			(conn RAMB16A DOA28 ==> DOA28 DOA28)
			(conn RAMB16A DOA29 ==> DOA29 DOA29)
			(conn RAMB16A DOA30 ==> DOA30 DOA30)
			(conn RAMB16A DOA31 ==> DOA31 DOA31)
			(conn RAMB16A DOPA0 ==> DOPA0 DOPA0)
			(conn RAMB16A DOPA1 ==> DOPA1 DOPA1)
			(conn RAMB16A DOPA2 ==> DOPA2 DOPA2)
			(conn RAMB16A DOPA3 ==> DOPA3 DOPA3)
			(conn RAMB16A ADDRA ==> RAMB16 ADDRA)
			(conn RAMB16A DIA ==> RAMB16 DIA)
			(conn RAMB16A DIA0 <== DIA0 DIA0)
			(conn RAMB16A DIA1 <== DIA1 DIA1)
			(conn RAMB16A DIA2 <== DIA2 DIA2)
			(conn RAMB16A DIA3 <== DIA3 DIA3)
			(conn RAMB16A DIA4 <== DIA4 DIA4)
			(conn RAMB16A DIA5 <== DIA5 DIA5)
			(conn RAMB16A DIA6 <== DIA6 DIA6)
			(conn RAMB16A DIA7 <== DIA7 DIA7)
			(conn RAMB16A DIA8 <== DIA8 DIA8)
			(conn RAMB16A DIA9 <== DIA9 DIA9)
			(conn RAMB16A DIA10 <== DIA10 DIA10)
			(conn RAMB16A DIA11 <== DIA11 DIA11)
			(conn RAMB16A DIA12 <== DIA12 DIA12)
			(conn RAMB16A DIA13 <== DIA13 DIA13)
			(conn RAMB16A DIA14 <== DIA14 DIA14)
			(conn RAMB16A DIA15 <== DIA15 DIA15)
			(conn RAMB16A DIA16 <== DIA16 DIA16)
			(conn RAMB16A DIA17 <== DIA17 DIA17)
			(conn RAMB16A DIA18 <== DIA18 DIA18)
			(conn RAMB16A DIA19 <== DIA19 DIA19)
			(conn RAMB16A DIA20 <== DIA20 DIA20)
			(conn RAMB16A DIA21 <== DIA21 DIA21)
			(conn RAMB16A DIA22 <== DIA22 DIA22)
			(conn RAMB16A DIA23 <== DIA23 DIA23)
			(conn RAMB16A DIA24 <== DIA24 DIA24)
			(conn RAMB16A DIA25 <== DIA25 DIA25)
			(conn RAMB16A DIA26 <== DIA26 DIA26)
			(conn RAMB16A DIA27 <== DIA27 DIA27)
			(conn RAMB16A DIA28 <== DIA28 DIA28)
			(conn RAMB16A DIA29 <== DIA29 DIA29)
			(conn RAMB16A DIA30 <== DIA30 DIA30)
			(conn RAMB16A DIA31 <== DIA31 DIA31)
			(conn RAMB16A DIPA0 <== DIPA0 DIPA0)
			(conn RAMB16A DIPA1 <== DIPA1 DIPA1)
			(conn RAMB16A DIPA2 <== DIPA2 DIPA2)
			(conn RAMB16A DIPA3 <== DIPA3 DIPA3)
			(conn RAMB16A ADDRA0 <== ADDRA0 ADDRA0)
			(conn RAMB16A ADDRA1 <== ADDRA1 ADDRA1)
			(conn RAMB16A ADDRA2 <== ADDRA2 ADDRA2)
			(conn RAMB16A ADDRA3 <== ADDRA3 ADDRA3)
			(conn RAMB16A ADDRA4 <== ADDRA4 ADDRA4)
			(conn RAMB16A ADDRA5 <== ADDRA5 ADDRA5)
			(conn RAMB16A ADDRA6 <== ADDRA6 ADDRA6)
			(conn RAMB16A ADDRA7 <== ADDRA7 ADDRA7)
			(conn RAMB16A ADDRA8 <== ADDRA8 ADDRA8)
			(conn RAMB16A ADDRA9 <== ADDRA9 ADDRA9)
			(conn RAMB16A ADDRA10 <== ADDRA10 ADDRA10)
			(conn RAMB16A ADDRA11 <== ADDRA11 ADDRA11)
			(conn RAMB16A ADDRA12 <== ADDRA12 ADDRA12)
			(conn RAMB16A ADDRA13 <== ADDRA13 ADDRA13)
			(conn RAMB16A SSRA <== SSRAINV OUT)
			(conn RAMB16A ENA <== ENAINV OUT)
			(conn RAMB16A WEA <== WEAINV OUT)
			(conn RAMB16A CLKA <== CLKAINV OUT)
			(conn RAMB16A DOA <== RAMB16 DOA)
		)
		(element DOB27 1
			(pin DOB27 input)
			(conn DOB27 DOB27 <== RAMB16B DOB27)
		)
		(element DOB20 1
			(pin DOB20 input)
			(conn DOB20 DOB20 <== RAMB16B DOB20)
		)
		(element DOB22 1
			(pin DOB22 input)
			(conn DOB22 DOB22 <== RAMB16B DOB22)
		)
		(element DOB23 1
			(pin DOB23 input)
			(conn DOB23 DOB23 <== RAMB16B DOB23)
		)
		(element DOB24 1
			(pin DOB24 input)
			(conn DOB24 DOB24 <== RAMB16B DOB24)
		)
		(element DOB25 1
			(pin DOB25 input)
			(conn DOB25 DOB25 <== RAMB16B DOB25)
		)
		(element DOB26 1
			(pin DOB26 input)
			(conn DOB26 DOB26 <== RAMB16B DOB26)
		)
		(element DOB13 1
			(pin DOB13 input)
			(conn DOB13 DOB13 <== RAMB16B DOB13)
		)
		(element DOB6 1
			(pin DOB6 input)
			(conn DOB6 DOB6 <== RAMB16B DOB6)
		)
		(element DOB0 1
			(pin DOB0 input)
			(conn DOB0 DOB0 <== RAMB16B DOB0)
		)
		(element DOB1 1
			(pin DOB1 input)
			(conn DOB1 DOB1 <== RAMB16B DOB1)
		)
		(element DOB2 1
			(pin DOB2 input)
			(conn DOB2 DOB2 <== RAMB16B DOB2)
		)
		(element DOB3 1
			(pin DOB3 input)
			(conn DOB3 DOB3 <== RAMB16B DOB3)
		)
		(element DOB4 1
			(pin DOB4 input)
			(conn DOB4 DOB4 <== RAMB16B DOB4)
		)
		(element DOB5 1
			(pin DOB5 input)
			(conn DOB5 DOB5 <== RAMB16B DOB5)
		)
		(element DOB7 1
			(pin DOB7 input)
			(conn DOB7 DOB7 <== RAMB16B DOB7)
		)
		(element DOB8 1
			(pin DOB8 input)
			(conn DOB8 DOB8 <== RAMB16B DOB8)
		)
		(element DOB9 1
			(pin DOB9 input)
			(conn DOB9 DOB9 <== RAMB16B DOB9)
		)
		(element DOB10 1
			(pin DOB10 input)
			(conn DOB10 DOB10 <== RAMB16B DOB10)
		)
		(element DOB11 1
			(pin DOB11 input)
			(conn DOB11 DOB11 <== RAMB16B DOB11)
		)
		(element DOB12 1
			(pin DOB12 input)
			(conn DOB12 DOB12 <== RAMB16B DOB12)
		)
		(element DOB14 1
			(pin DOB14 input)
			(conn DOB14 DOB14 <== RAMB16B DOB14)
		)
		(element DOB15 1
			(pin DOB15 input)
			(conn DOB15 DOB15 <== RAMB16B DOB15)
		)
		(element DOB16 1
			(pin DOB16 input)
			(conn DOB16 DOB16 <== RAMB16B DOB16)
		)
		(element DOB17 1
			(pin DOB17 input)
			(conn DOB17 DOB17 <== RAMB16B DOB17)
		)
		(element DOB18 1
			(pin DOB18 input)
			(conn DOB18 DOB18 <== RAMB16B DOB18)
		)
		(element DOB19 1
			(pin DOB19 input)
			(conn DOB19 DOB19 <== RAMB16B DOB19)
		)
		(element DOB21 1
			(pin DOB21 input)
			(conn DOB21 DOB21 <== RAMB16B DOB21)
		)
		(element DOB28 1
			(pin DOB28 input)
			(conn DOB28 DOB28 <== RAMB16B DOB28)
		)
		(element DOB29 1
			(pin DOB29 input)
			(conn DOB29 DOB29 <== RAMB16B DOB29)
		)
		(element DOB30 1
			(pin DOB30 input)
			(conn DOB30 DOB30 <== RAMB16B DOB30)
		)
		(element DOPB1 1
			(pin DOPB1 input)
			(conn DOPB1 DOPB1 <== RAMB16B DOPB1)
		)
		(element DOB31 1
			(pin DOB31 input)
			(conn DOB31 DOB31 <== RAMB16B DOB31)
		)
		(element DOPB0 1
			(pin DOPB0 input)
			(conn DOPB0 DOPB0 <== RAMB16B DOPB0)
		)
		(element DOPB2 1
			(pin DOPB2 input)
			(conn DOPB2 DOPB2 <== RAMB16B DOPB2)
		)
		(element DOPB3 1
			(pin DOPB3 input)
			(conn DOPB3 DOPB3 <== RAMB16B DOPB3)
		)
		(element WRITEMODEB 0
			(cfg NO_CHANGE READ_FIRST WRITE_FIRST)
		)
		(element PORTB_ATTR 0
			(cfg 512X36 1024X18 2048X9 4096X4 8192X2 16384X1)
		)
		(element RAMB16B 93 # BEL
			(pin DIB0 input)
			(pin DIB1 input)
			(pin DIB2 input)
			(pin DIB3 input)
			(pin DIB4 input)
			(pin DIB5 input)
			(pin DIB6 input)
			(pin DIB7 input)
			(pin DIB8 input)
			(pin DIB9 input)
			(pin DIB10 input)
			(pin DIB11 input)
			(pin DIB12 input)
			(pin DIB13 input)
			(pin DIB14 input)
			(pin DIB15 input)
			(pin DIB16 input)
			(pin DIB17 input)
			(pin DIB18 input)
			(pin DIB19 input)
			(pin DIB20 input)
			(pin DIB21 input)
			(pin DIB22 input)
			(pin DIB23 input)
			(pin DIB24 input)
			(pin DIB25 input)
			(pin DIB26 input)
			(pin DIB27 input)
			(pin DIB28 input)
			(pin DIB29 input)
			(pin DIB30 input)
			(pin DIB31 input)
			(pin DIPB0 input)
			(pin DIPB1 input)
			(pin DIPB2 input)
			(pin DIPB3 input)
			(pin ADDRB0 input)
			(pin ADDRB1 input)
			(pin ADDRB2 input)
			(pin ADDRB3 input)
			(pin ADDRB4 input)
			(pin ADDRB5 input)
			(pin ADDRB6 input)
			(pin ADDRB7 input)
			(pin ADDRB8 input)
			(pin ADDRB9 input)
			(pin ADDRB10 input)
			(pin ADDRB11 input)
			(pin ADDRB12 input)
			(pin ADDRB13 input)
			(pin SSRB input)
			(pin ENB input)
			(pin WEB input)
			(pin CLKB input)
			(pin DOB0 output)
			(pin DOB1 output)
			(pin DOB2 output)
			(pin DOB3 output)
			(pin DOB4 output)
			(pin DOB5 output)
			(pin DOB6 output)
			(pin DOB7 output)
			(pin DOB8 output)
			(pin DOB9 output)
			(pin DOB10 output)
			(pin DOB11 output)
			(pin DOB12 output)
			(pin DOB13 output)
			(pin DOB14 output)
			(pin DOB15 output)
			(pin DOB16 output)
			(pin DOB17 output)
			(pin DOB18 output)
			(pin DOB19 output)
			(pin DOB20 output)
			(pin DOB21 output)
			(pin DOB22 output)
			(pin DOB23 output)
			(pin DOB24 output)
			(pin DOB25 output)
			(pin DOB26 output)
			(pin DOB27 output)
			(pin DOB28 output)
			(pin DOB29 output)
			(pin DOB30 output)
			(pin DOB31 output)
			(pin DOPB0 output)
			(pin DOPB1 output)
			(pin DOPB2 output)
			(pin DOPB3 output)
			(pin ADDRB output)
			(pin DIB output)
			(pin DOB input)
			(conn RAMB16B DOB0 ==> DOB0 DOB0)
			(conn RAMB16B DOB1 ==> DOB1 DOB1)
			(conn RAMB16B DOB2 ==> DOB2 DOB2)
			(conn RAMB16B DOB3 ==> DOB3 DOB3)
			(conn RAMB16B DOB4 ==> DOB4 DOB4)
			(conn RAMB16B DOB5 ==> DOB5 DOB5)
			(conn RAMB16B DOB6 ==> DOB6 DOB6)
			(conn RAMB16B DOB7 ==> DOB7 DOB7)
			(conn RAMB16B DOB8 ==> DOB8 DOB8)
			(conn RAMB16B DOB9 ==> DOB9 DOB9)
			(conn RAMB16B DOB10 ==> DOB10 DOB10)
			(conn RAMB16B DOB11 ==> DOB11 DOB11)
			(conn RAMB16B DOB12 ==> DOB12 DOB12)
			(conn RAMB16B DOB13 ==> DOB13 DOB13)
			(conn RAMB16B DOB14 ==> DOB14 DOB14)
			(conn RAMB16B DOB15 ==> DOB15 DOB15)
			(conn RAMB16B DOB16 ==> DOB16 DOB16)
			(conn RAMB16B DOB17 ==> DOB17 DOB17)
			(conn RAMB16B DOB18 ==> DOB18 DOB18)
			(conn RAMB16B DOB19 ==> DOB19 DOB19)
			(conn RAMB16B DOB20 ==> DOB20 DOB20)
			(conn RAMB16B DOB21 ==> DOB21 DOB21)
			(conn RAMB16B DOB22 ==> DOB22 DOB22)
			(conn RAMB16B DOB23 ==> DOB23 DOB23)
			(conn RAMB16B DOB24 ==> DOB24 DOB24)
			(conn RAMB16B DOB25 ==> DOB25 DOB25)
			(conn RAMB16B DOB26 ==> DOB26 DOB26)
			(conn RAMB16B DOB27 ==> DOB27 DOB27)
			(conn RAMB16B DOB28 ==> DOB28 DOB28)
			(conn RAMB16B DOB29 ==> DOB29 DOB29)
			(conn RAMB16B DOB30 ==> DOB30 DOB30)
			(conn RAMB16B DOB31 ==> DOB31 DOB31)
			(conn RAMB16B DOPB0 ==> DOPB0 DOPB0)
			(conn RAMB16B DOPB1 ==> DOPB1 DOPB1)
			(conn RAMB16B DOPB2 ==> DOPB2 DOPB2)
			(conn RAMB16B DOPB3 ==> DOPB3 DOPB3)
			(conn RAMB16B ADDRB ==> RAMB16 ADDRB)
			(conn RAMB16B DIB ==> RAMB16 DIB)
			(conn RAMB16B DIB0 <== DIB0 DIB0)
			(conn RAMB16B DIB1 <== DIB1 DIB1)
			(conn RAMB16B DIB2 <== DIB2 DIB2)
			(conn RAMB16B DIB3 <== DIB3 DIB3)
			(conn RAMB16B DIB4 <== DIB4 DIB4)
			(conn RAMB16B DIB5 <== DIB5 DIB5)
			(conn RAMB16B DIB6 <== DIB6 DIB6)
			(conn RAMB16B DIB7 <== DIB7 DIB7)
			(conn RAMB16B DIB8 <== DIB8 DIB8)
			(conn RAMB16B DIB9 <== DIB9 DIB9)
			(conn RAMB16B DIB10 <== DIB10 DIB10)
			(conn RAMB16B DIB11 <== DIB11 DIB11)
			(conn RAMB16B DIB12 <== DIB12 DIB12)
			(conn RAMB16B DIB13 <== DIB13 DIB13)
			(conn RAMB16B DIB14 <== DIB14 DIB14)
			(conn RAMB16B DIB15 <== DIB15 DIB15)
			(conn RAMB16B DIB16 <== DIB16 DIB16)
			(conn RAMB16B DIB17 <== DIB17 DIB17)
			(conn RAMB16B DIB18 <== DIB18 DIB18)
			(conn RAMB16B DIB19 <== DIB19 DIB19)
			(conn RAMB16B DIB20 <== DIB20 DIB20)
			(conn RAMB16B DIB21 <== DIB21 DIB21)
			(conn RAMB16B DIB22 <== DIB22 DIB22)
			(conn RAMB16B DIB23 <== DIB23 DIB23)
			(conn RAMB16B DIB24 <== DIB24 DIB24)
			(conn RAMB16B DIB25 <== DIB25 DIB25)
			(conn RAMB16B DIB26 <== DIB26 DIB26)
			(conn RAMB16B DIB27 <== DIB27 DIB27)
			(conn RAMB16B DIB28 <== DIB28 DIB28)
			(conn RAMB16B DIB29 <== DIB29 DIB29)
			(conn RAMB16B DIB30 <== DIB30 DIB30)
			(conn RAMB16B DIB31 <== DIB31 DIB31)
			(conn RAMB16B DIPB0 <== DIPB0 DIPB0)
			(conn RAMB16B DIPB1 <== DIPB1 DIPB1)
			(conn RAMB16B DIPB2 <== DIPB2 DIPB2)
			(conn RAMB16B DIPB3 <== DIPB3 DIPB3)
			(conn RAMB16B ADDRB0 <== ADDRB0 ADDRB0)
			(conn RAMB16B ADDRB1 <== ADDRB1 ADDRB1)
			(conn RAMB16B ADDRB2 <== ADDRB2 ADDRB2)
			(conn RAMB16B ADDRB3 <== ADDRB3 ADDRB3)
			(conn RAMB16B ADDRB4 <== ADDRB4 ADDRB4)
			(conn RAMB16B ADDRB5 <== ADDRB5 ADDRB5)
			(conn RAMB16B ADDRB6 <== ADDRB6 ADDRB6)
			(conn RAMB16B ADDRB7 <== ADDRB7 ADDRB7)
			(conn RAMB16B ADDRB8 <== ADDRB8 ADDRB8)
			(conn RAMB16B ADDRB9 <== ADDRB9 ADDRB9)
			(conn RAMB16B ADDRB10 <== ADDRB10 ADDRB10)
			(conn RAMB16B ADDRB11 <== ADDRB11 ADDRB11)
			(conn RAMB16B ADDRB12 <== ADDRB12 ADDRB12)
			(conn RAMB16B ADDRB13 <== ADDRB13 ADDRB13)
			(conn RAMB16B SSRB <== SSRBINV OUT)
			(conn RAMB16B ENB <== ENBINV OUT)
			(conn RAMB16B WEB <== WEBINV OUT)
			(conn RAMB16B CLKB <== CLKBINV OUT)
			(conn RAMB16B DOB <== RAMB16 DOB)
		)
		(element RAMB16 6 # BEL
			(pin ADDRA input)
			(pin DIA input)
			(pin DOA output)
			(pin ADDRB input)
			(pin DIB input)
			(pin DOB output)
			(conn RAMB16 DOA ==> RAMB16A DOA)
			(conn RAMB16 DOB ==> RAMB16B DOB)
			(conn RAMB16 ADDRA <== RAMB16A ADDRA)
			(conn RAMB16 DIA <== RAMB16A DIA)
			(conn RAMB16 ADDRB <== RAMB16B ADDRB)
			(conn RAMB16 DIB <== RAMB16B DIB)
		)
	)
	(primitive_def RESERVED_ANDOR 4 10
		(pin CIN0 CIN0 input)
		(pin CIN1 CIN1 input)
		(pin CPREV CPREV input)
		(pin O O output)
		(element AND 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin O output)
			(conn AND O ==> ANDORMUX 1)
			(conn AND 0 <== CIN0_PHYS OUT)
			(conn AND 1 <== CIN1_PHYS OUT)
			(conn AND 2 <== CPREV_PHYS OUT)
		)
		(element OR 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin O output)
			(conn OR O ==> ANDORMUX 0)
			(conn OR 0 <== CIN0_PHYS OUT)
			(conn OR 1 <== CIN1_PHYS OUT)
			(conn OR 2 <== CPREV_PHYS OUT)
		)
		(element ANDORMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn ANDORMUX OUT ==> O O)
			(conn ANDORMUX 0 <== OR O)
			(conn ANDORMUX 1 <== AND O)
		)
		(element O 1
			(pin O input)
			(conn O O <== ANDORMUX OUT)
		)
		(element CPREV 1
			(pin CPREV output)
			(conn CPREV CPREV ==> CPREV_PHYS IN)
		)
		(element CIN1 1
			(pin CIN1 output)
			(conn CIN1 CIN1 ==> CIN1_PHYS IN)
		)
		(element CIN0 1
			(pin CIN0 output)
			(conn CIN0 CIN0 ==> CIN0_PHYS IN)
		)
		(element CIN0_PHYS 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn CIN0_PHYS OUT ==> AND 0)
			(conn CIN0_PHYS OUT ==> OR 0)
			(conn CIN0_PHYS IN <== CIN0 CIN0)
		)
		(element CIN1_PHYS 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn CIN1_PHYS OUT ==> AND 1)
			(conn CIN1_PHYS OUT ==> OR 1)
			(conn CIN1_PHYS IN <== CIN1 CIN1)
		)
		(element CPREV_PHYS 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn CPREV_PHYS OUT ==> AND 2)
			(conn CPREV_PHYS OUT ==> OR 2)
			(conn CPREV_PHYS IN <== CPREV CPREV)
		)
	)
	(primitive_def RESERVED_LL 8 9
		(pin LH0 LH0 input)
		(pin LH6 LH6 input)
		(pin LH12 LH12 input)
		(pin LH18 LH18 input)
		(pin LV0 LV0 input)
		(pin LV6 LV6 input)
		(pin LV12 LV12 input)
		(pin LV18 LV18 input)
		(element TEST_LL 8 # BEL
			(pin LH0 input)
			(pin LH6 input)
			(pin LH12 input)
			(pin LH18 input)
			(pin LV0 input)
			(pin LV6 input)
			(pin LV12 input)
			(pin LV18 input)
			(conn TEST_LL LH0 <== LH0 LH0)
			(conn TEST_LL LH6 <== LH6 LH6)
			(conn TEST_LL LH12 <== LH12 LH12)
			(conn TEST_LL LH18 <== LH18 LH18)
			(conn TEST_LL LV0 <== LV0 LV0)
			(conn TEST_LL LV6 <== LV6 LV6)
			(conn TEST_LL LV12 <== LV12 LV12)
			(conn TEST_LL LV18 <== LV18 LV18)
		)
		(element LH0 1
			(pin LH0 output)
			(conn LH0 LH0 ==> TEST_LL LH0)
		)
		(element LH6 1
			(pin LH6 output)
			(conn LH6 LH6 ==> TEST_LL LH6)
		)
		(element LH12 1
			(pin LH12 output)
			(conn LH12 LH12 ==> TEST_LL LH12)
		)
		(element LH18 1
			(pin LH18 output)
			(conn LH18 LH18 ==> TEST_LL LH18)
		)
		(element LV0 1
			(pin LV0 output)
			(conn LV0 LV0 ==> TEST_LL LV0)
		)
		(element LV6 1
			(pin LV6 output)
			(conn LV6 LV6 ==> TEST_LL LV6)
		)
		(element LV12 1
			(pin LV12 output)
			(conn LV12 LV12 ==> TEST_LL LV12)
		)
		(element LV18 1
			(pin LV18 output)
			(conn LV18 LV18 ==> TEST_LL LV18)
		)
	)
	(primitive_def SLICEL 25 70
		(pin BX BX input)
		(pin BY BY input)
		(pin CE CE input)
		(pin CIN CIN input)
		(pin CLK CLK input)
		(pin SR SR input)
		(pin F1 F1 input)
		(pin F2 F2 input)
		(pin F3 F3 input)
		(pin F4 F4 input)
		(pin G1 G1 input)
		(pin G2 G2 input)
		(pin G3 G3 input)
		(pin G4 G4 input)
		(pin FXINA FXINA input)
		(pin FXINB FXINB input)
		(pin F5 F5 output)
		(pin FX FX output)
		(pin X X output)
		(pin XB XB output)
		(pin XQ XQ output)
		(pin Y Y output)
		(pin YB YB output)
		(pin YQ YQ output)
		(pin COUT COUT output)
		(element F1 1
			(pin F1 output)
			(conn F1 F1 ==> FAND 0)
			(conn F1 F1 ==> CY0F F1)
			(conn F1 F1 ==> F A1)
		)
		(element F2 1
			(pin F2 output)
			(conn F2 F2 ==> FAND 1)
			(conn F2 F2 ==> CY0F F2)
			(conn F2 F2 ==> F A2)
		)
		(element F3 1
			(pin F3 output)
			(conn F3 F3 ==> F A3)
		)
		(element G1 1
			(pin G1 output)
			(conn G1 G1 ==> CY0G G1)
			(conn G1 G1 ==> GAND 0)
			(conn G1 G1 ==> G A1)
		)
		(element G2 1
			(pin G2 output)
			(conn G2 G2 ==> CY0G G2)
			(conn G2 G2 ==> GAND 1)
			(conn G2 G2 ==> G A2)
		)
		(element G3 1
			(pin G3 output)
			(conn G3 G3 ==> G A3)
		)
		(element X 1
			(pin X input)
			(conn X X <== XUSED OUT)
		)
		(element XQ 1
			(pin XQ input)
			(conn XQ XQ <== FFX Q)
		)
		(element Y 1
			(pin Y input)
			(conn Y Y <== YUSED OUT)
		)
		(element YB 1
			(pin YB input)
			(conn YB YB <== YBUSED OUT)
		)
		(element YQ 1
			(pin YQ input)
			(conn YQ YQ <== FFY Q)
		)
		(element BY 1
			(pin BY output)
			(conn BY BY ==> BYINV BY_B)
			(conn BY BY ==> BYINV BY)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CYINIT CIN)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE_B)
			(conn CE CE ==> CEINV CE)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BXINV BX_B)
			(conn BX BX ==> BXINV BX)
		)
		(element XORF 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn XORF O ==> FXMUX FXOR)
			(conn XORF 0 <== F D)
			(conn XORF 1 <== CYINIT OUT)
		)
		(element XORG 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn XORG O ==> GYMUX GXOR)
			(conn XORG 0 <== G D)
			(conn XORG 1 <== CYMUXF OUT)
		)
		(element CYSELF 3
			(pin F input)
			(pin 1 input)
			(pin OUT output)
			(cfg F 1)
			(conn CYSELF OUT ==> CYMUXF S0)
			(conn CYSELF F <== F D)
			(conn CYSELF 1 <== VDDF 1)
		)
		(element CYSELG 3
			(pin G input)
			(pin 1 input)
			(pin OUT output)
			(cfg G 1)
			(conn CYSELG OUT ==> CYMUXG S0)
			(conn CYSELG G <== G D)
			(conn CYSELG 1 <== VDDG 1)
		)
		(element XB 1
			(pin XB input)
			(conn XB XB <== XBUSED OUT)
		)
		(element F4 1
			(pin F4 output)
			(conn F4 F4 ==> F A4)
		)
		(element G4 1
			(pin G4 output)
			(conn G4 G4 ==> G A4)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element F6MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F6MUX OUT ==> FXUSED 0)
			(conn F6MUX OUT ==> GYMUX FX)
			(conn F6MUX 1 <== FXINA FXINA)
			(conn F6MUX 0 <== FXINB FXINB)
			(conn F6MUX S0 <== BYINV OUT)
		)
		(element F5 1
			(pin F5 input)
			(conn F5 F5 <== F5USED OUT)
		)
		(element VDDG 1 # BEL
			(pin 1 output)
			(conn VDDG 1 ==> CYSELG 1)
		)
		(element VDDF 1 # BEL
			(pin 1 output)
			(conn VDDF 1 ==> CYSELF 1)
		)
		(element GNDF 1 # BEL
			(pin 0 output)
			(conn GNDF 0 ==> CY0F 0)
		)
		(element GNDG 1 # BEL
			(pin 0 output)
			(conn GNDG 0 ==> CY0G 0)
		)
		(element COUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CYMUXG OUT)
		)
		(element YUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn YUSED OUT ==> Y Y)
			(conn YUSED 0 <== GYMUX OUT)
		)
		(element XUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn XUSED OUT ==> X X)
			(conn XUSED 0 <== FXMUX OUT)
		)
		(element F5USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn F5USED OUT ==> F5 F5)
			(conn F5USED 0 <== F5MUX OUT)
		)
		(element CYINIT 3
			(pin CIN input)
			(pin BX input)
			(pin OUT output)
			(cfg CIN BX)
			(conn CYINIT OUT ==> XORF 1)
			(conn CYINIT OUT ==> CYMUXF 1)
			(conn CYINIT CIN <== CIN CIN)
			(conn CYINIT BX <== BXINV OUT)
		)
		(element DYMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DYMUX OUT ==> FFY D)
			(conn DYMUX 0 <== BYINV OUT)
			(conn DYMUX 1 <== GYMUX OUT)
		)
		(element DXMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DXMUX OUT ==> FFX D)
			(conn DXMUX 0 <== BXINV OUT)
			(conn DXMUX 1 <== FXMUX OUT)
		)
		(element FAND 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn FAND O ==> CY0F PROD)
			(conn FAND 0 <== F1 F1)
			(conn FAND 1 <== F2 F2)
		)
		(element C1VDD 1 # BEL
			(pin 1 output)
			(conn C1VDD 1 ==> CY0F 1)
		)
		(element C2VDD 1 # BEL
			(pin 1 output)
			(conn C2VDD 1 ==> CY0G 1)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> FFX REV)
			(conn REVUSED OUT ==> FFY REV)
			(conn REVUSED 0 <== BYINV OUT)
		)
		(element FXMUX 4
			(pin F5 input)
			(pin F input)
			(pin FXOR input)
			(pin OUT output)
			(cfg F5 F FXOR)
			(conn FXMUX OUT ==> XUSED 0)
			(conn FXMUX OUT ==> DXMUX 1)
			(conn FXMUX F5 <== F5MUX OUT)
			(conn FXMUX F <== F D)
			(conn FXMUX FXOR <== XORF O)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element FFY_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element FFX 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn FFX Q ==> XQ XQ)
			(conn FFX CK <== CLKINV OUT)
			(conn FFX CE <== CEINV OUT)
			(conn FFX D <== DXMUX OUT)
			(conn FFX SR <== SRINV OUT)
			(conn FFX REV <== REVUSED OUT)
		)
		(element FFY 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn FFY Q ==> YQ YQ)
			(conn FFY CK <== CLKINV OUT)
			(conn FFY CE <== CEINV OUT)
			(conn FFY D <== DYMUX OUT)
			(conn FFY SR <== SRINV OUT)
			(conn FFY REV <== REVUSED OUT)
		)
		(element FFX_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element CY0G 7
			(pin 0 input)
			(pin 1 input)
			(pin G1 input)
			(pin PROD input)
			(pin G2 input)
			(pin BY input)
			(pin OUT output)
			(cfg 0 1 G1 PROD G2 BY)
			(conn CY0G OUT ==> CYMUXG 0)
			(conn CY0G 0 <== GNDG 0)
			(conn CY0G 1 <== C2VDD 1)
			(conn CY0G G1 <== G1 G1)
			(conn CY0G PROD <== GAND O)
			(conn CY0G G2 <== G2 G2)
			(conn CY0G BY <== BYINV OUT)
		)
		(element FXINA 1
			(pin FXINA output)
			(conn FXINA FXINA ==> F6MUX 1)
		)
		(element FXINB 1
			(pin FXINB output)
			(conn FXINB FXINB ==> F6MUX 0)
		)
		(element FXUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn FXUSED OUT ==> FX FX)
			(conn FXUSED 0 <== F6MUX OUT)
		)
		(element FX 1
			(pin FX input)
			(conn FX FX <== FXUSED OUT)
		)
		(element CY0F 7
			(pin 0 input)
			(pin 1 input)
			(pin F1 input)
			(pin PROD input)
			(pin F2 input)
			(pin BX input)
			(pin OUT output)
			(cfg 0 1 F1 PROD F2 BX)
			(conn CY0F OUT ==> CYMUXF 0)
			(conn CY0F 0 <== GNDF 0)
			(conn CY0F 1 <== C1VDD 1)
			(conn CY0F F1 <== F1 F1)
			(conn CY0F PROD <== FAND O)
			(conn CY0F F2 <== F2 F2)
			(conn CY0F BX <== BXINV OUT)
		)
		(element F5MUX 4 # BEL
			(pin F input)
			(pin G input)
			(pin OUT output)
			(pin S0 input)
			(conn F5MUX OUT ==> F5USED 0)
			(conn F5MUX OUT ==> FXMUX F5)
			(conn F5MUX F <== F D)
			(conn F5MUX G <== G D)
			(conn F5MUX S0 <== BXINV OUT)
		)
		(element FFX_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element FFY_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element XBUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn XBUSED OUT ==> XB XB)
			(conn XBUSED 0 <== CYMUXF OUT)
		)
		(element GAND 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GAND O ==> CY0G PROD)
			(conn GAND 0 <== G1 G1)
			(conn GAND 1 <== G2 G2)
		)
		(element CYMUXF 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn CYMUXF OUT ==> XORG 1)
			(conn CYMUXF OUT ==> XBUSED 0)
			(conn CYMUXF OUT ==> CYMUXG 1)
			(conn CYMUXF 0 <== CY0F OUT)
			(conn CYMUXF 1 <== CYINIT OUT)
			(conn CYMUXF S0 <== CYSELF OUT)
		)
		(element CYMUXG 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn CYMUXG OUT ==> COUTUSED 0)
			(conn CYMUXG OUT ==> YBUSED 0)
			(conn CYMUXG 0 <== CY0G OUT)
			(conn CYMUXG 1 <== CYMUXF OUT)
			(conn CYMUXG S0 <== CYSELG OUT)
		)
		(element YBUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn YBUSED OUT ==> YB YB)
			(conn YBUSED 0 <== CYMUXG OUT)
		)
		(element BYINV 3
			(pin BY_B input)
			(pin BY input)
			(pin OUT output)
			(cfg BY_B BY)
			(conn BYINV OUT ==> F6MUX S0)
			(conn BYINV OUT ==> DYMUX 0)
			(conn BYINV OUT ==> REVUSED 0)
			(conn BYINV OUT ==> CY0G BY)
			(conn BYINV BY_B <== BY BY)
			(conn BYINV BY <== BY BY)
		)
		(element BXINV 3
			(pin BX_B input)
			(pin BX input)
			(pin OUT output)
			(cfg BX_B BX)
			(conn BXINV OUT ==> CYINIT BX)
			(conn BXINV OUT ==> DXMUX 0)
			(conn BXINV OUT ==> CY0F BX)
			(conn BXINV OUT ==> F5MUX S0)
			(conn BXINV BX_B <== BX BX)
			(conn BXINV BX <== BX BX)
		)
		(element CEINV 3
			(pin CE_B input)
			(pin CE input)
			(pin OUT output)
			(cfg CE_B CE)
			(conn CEINV OUT ==> FFX CE)
			(conn CEINV OUT ==> FFY CE)
			(conn CEINV CE_B <== CE CE)
			(conn CEINV CE <== CE CE)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> FFX CK)
			(conn CLKINV OUT ==> FFY CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> FFX SR)
			(conn SRINV OUT ==> FFY SR)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element GYMUX 4
			(pin G input)
			(pin GXOR input)
			(pin FX input)
			(pin OUT output)
			(cfg G GXOR FX)
			(conn GYMUX OUT ==> YUSED 0)
			(conn GYMUX OUT ==> DYMUX 1)
			(conn GYMUX G <== G D)
			(conn GYMUX GXOR <== XORG O)
			(conn GYMUX FX <== F6MUX OUT)
		)
		(element F 5 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin D output)
			(cfg <eqn>)
			(conn F D ==> XORF 0)
			(conn F D ==> CYSELF F)
			(conn F D ==> FXMUX F)
			(conn F D ==> F5MUX F)
			(conn F A1 <== F1 F1)
			(conn F A2 <== F2 F2)
			(conn F A3 <== F3 F3)
			(conn F A4 <== F4 F4)
		)
		(element G 5 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin D output)
			(cfg <eqn>)
			(conn G D ==> XORG 0)
			(conn G D ==> CYSELG G)
			(conn G D ==> F5MUX G)
			(conn G D ==> GYMUX G)
			(conn G A1 <== G1 G1)
			(conn G A2 <== G2 G2)
			(conn G A3 <== G3 G3)
			(conn G A4 <== G4 G4)
		)
	)
	(primitive_def SLICEM 32 100
		(pin BX BX input)
		(pin BY BY input)
		(pin CE CE input)
		(pin CIN CIN input)
		(pin CLK CLK input)
		(pin SR SR input)
		(pin F1 F1 input)
		(pin F2 F2 input)
		(pin F3 F3 input)
		(pin F4 F4 input)
		(pin G1 G1 input)
		(pin G2 G2 input)
		(pin G3 G3 input)
		(pin G4 G4 input)
		(pin FXINA FXINA input)
		(pin FXINB FXINB input)
		(pin F5 F5 output)
		(pin FX FX output)
		(pin X X output)
		(pin XB XB output)
		(pin XQ XQ output)
		(pin Y Y output)
		(pin YB YB output)
		(pin YQ YQ output)
		(pin COUT COUT output)
		(pin SHIFTIN SHIFTIN input)
		(pin SHIFTOUT SHIFTOUT output)
		(pin ALTDIG ALTDIG input)
		(pin SLICEWE1 SLICEWE1 input)
		(pin BYOUT BYOUT output)
		(pin BYINVOUT BYINVOUT output)
		(pin DIG DIG output)
		(element F1 1
			(pin F1 output)
			(conn F1 F1 ==> F A1)
			(conn F1 F1 ==> FAND 0)
			(conn F1 F1 ==> CY0F F1)
		)
		(element F2 1
			(pin F2 output)
			(conn F2 F2 ==> F A2)
			(conn F2 F2 ==> FAND 1)
			(conn F2 F2 ==> CY0F F2)
		)
		(element F3 1
			(pin F3 output)
			(conn F3 F3 ==> F A3)
		)
		(element G1 1
			(pin G1 output)
			(conn G1 G1 ==> CY0G G1)
			(conn G1 G1 ==> G A1)
			(conn G1 G1 ==> GAND 0)
			(conn G1 G1 ==> WF1USED 0)
			(conn G1 G1 ==> WG1USED 0)
		)
		(element G2 1
			(pin G2 output)
			(conn G2 G2 ==> CY0G G2)
			(conn G2 G2 ==> G A2)
			(conn G2 G2 ==> GAND 1)
			(conn G2 G2 ==> WF2USED 0)
			(conn G2 G2 ==> WG2USED 0)
		)
		(element G3 1
			(pin G3 output)
			(conn G3 G3 ==> G A3)
			(conn G3 G3 ==> WF3USED 0)
			(conn G3 G3 ==> WG3USED 0)
		)
		(element X 1
			(pin X input)
			(conn X X <== XUSED OUT)
		)
		(element XQ 1
			(pin XQ input)
			(conn XQ XQ <== FFX Q)
		)
		(element Y 1
			(pin Y input)
			(conn Y Y <== YUSED OUT)
		)
		(element YB 1
			(pin YB input)
			(conn YB YB <== YBUSED OUT)
		)
		(element YQ 1
			(pin YQ input)
			(conn YQ YQ <== FFY Q)
		)
		(element BY 1
			(pin BY output)
			(conn BY BY ==> BYINV BY_B)
			(conn BY BY ==> BYINV BY)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CYINIT CIN)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE_B)
			(conn CE CE ==> CEINV CE)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BXINV BX_B)
			(conn BX BX ==> BXINV BX)
		)
		(element XORF 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn XORF O ==> FXMUX FXOR)
			(conn XORF 0 <== F D)
			(conn XORF 1 <== CYINIT OUT)
		)
		(element XORG 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn XORG O ==> GYMUX GXOR)
			(conn XORG 0 <== G D)
			(conn XORG 1 <== CYMUXF OUT)
		)
		(element CYSELF 3
			(pin F input)
			(pin 1 input)
			(pin OUT output)
			(cfg F 1)
			(conn CYSELF OUT ==> CYMUXF S0)
			(conn CYSELF F <== F D)
			(conn CYSELF 1 <== VDDF 1)
		)
		(element CYSELG 3
			(pin G input)
			(pin 1 input)
			(pin OUT output)
			(cfg G 1)
			(conn CYSELG OUT ==> CYMUXG S0)
			(conn CYSELG G <== G D)
			(conn CYSELG 1 <== VDDG 1)
		)
		(element XB 1
			(pin XB input)
			(conn XB XB <== XBMUX OUT)
		)
		(element F4 1
			(pin F4 output)
			(conn F4 F4 ==> F A4)
		)
		(element G4 1
			(pin G4 output)
			(conn G4 G4 ==> G A4)
			(conn G4 G4 ==> WF4USED 0)
			(conn G4 G4 ==> WG4USED 0)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element F6MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F6MUX OUT ==> FXUSED 0)
			(conn F6MUX OUT ==> GYMUX FX)
			(conn F6MUX 1 <== FXINA FXINA)
			(conn F6MUX 0 <== FXINB FXINB)
			(conn F6MUX S0 <== BYINV OUT)
		)
		(element F5 1
			(pin F5 input)
			(conn F5 F5 <== F5USED OUT)
		)
		(element VDDG 1 # BEL
			(pin 1 output)
			(conn VDDG 1 ==> CYSELG 1)
		)
		(element VDDF 1 # BEL
			(pin 1 output)
			(conn VDDF 1 ==> CYSELF 1)
		)
		(element GNDF 1 # BEL
			(pin 0 output)
			(conn GNDF 0 ==> CY0F 0)
		)
		(element GNDG 1 # BEL
			(pin 0 output)
			(conn GNDG 0 ==> CY0G 0)
		)
		(element COUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CYMUXG OUT)
		)
		(element YUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn YUSED OUT ==> Y Y)
			(conn YUSED 0 <== GYMUX OUT)
		)
		(element XUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn XUSED OUT ==> X X)
			(conn XUSED 0 <== FXMUX OUT)
		)
		(element F5USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn F5USED OUT ==> F5 F5)
			(conn F5USED 0 <== F5MUX OUT)
		)
		(element YBMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn YBMUX OUT ==> YBUSED 0)
			(conn YBMUX 0 <== GMC15_BLACKBOX MC15)
			(conn YBMUX 1 <== CYMUXG OUT)
		)
		(element CYINIT 3
			(pin CIN input)
			(pin BX input)
			(pin OUT output)
			(cfg CIN BX)
			(conn CYINIT OUT ==> XORF 1)
			(conn CYINIT OUT ==> CYMUXF 1)
			(conn CYINIT CIN <== CIN CIN)
			(conn CYINIT BX <== BXINV OUT)
		)
		(element DYMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DYMUX OUT ==> FFY D)
			(conn DYMUX 0 <== BYINV OUT)
			(conn DYMUX 1 <== GYMUX OUT)
		)
		(element DXMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DXMUX OUT ==> FFX D)
			(conn DXMUX 0 <== BXINV OUT)
			(conn DXMUX 1 <== FXMUX OUT)
		)
		(element F 11 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin WS input)
			(pin DI input)
			(pin WF1 input)
			(pin WF2 input)
			(pin WF3 input)
			(pin WF4 input)
			(pin D output)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn F D ==> XORF 0)
			(conn F D ==> CYSELF F)
			(conn F D ==> FXMUX F)
			(conn F D ==> F5MUX F)
			(conn F A1 <== F1 F1)
			(conn F A2 <== F2 F2)
			(conn F A3 <== F3 F3)
			(conn F A4 <== F4 F4)
			(conn F WS <== WSGEN WSF)
			(conn F DI <== DIF_MUX OUT)
			(conn F WF1 <== WF1USED OUT)
			(conn F WF2 <== WF2USED OUT)
			(conn F WF3 <== WF3USED OUT)
			(conn F WF4 <== WF4USED OUT)
		)
		(element FAND 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn FAND O ==> CY0F PROD)
			(conn FAND 0 <== F1 F1)
			(conn FAND 1 <== F2 F2)
		)
		(element C1VDD 1 # BEL
			(pin 1 output)
			(conn C1VDD 1 ==> CY0F 1)
		)
		(element C2VDD 1 # BEL
			(pin 1 output)
			(conn C2VDD 1 ==> CY0G 1)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> FFX REV)
			(conn REVUSED OUT ==> FFY REV)
			(conn REVUSED 0 <== BYINV OUT)
		)
		(element FXMUX 4
			(pin F5 input)
			(pin F input)
			(pin FXOR input)
			(pin OUT output)
			(cfg F5 F FXOR)
			(conn FXMUX OUT ==> XUSED 0)
			(conn FXMUX OUT ==> DXMUX 1)
			(conn FXMUX F5 <== F5MUX OUT)
			(conn FXMUX F <== F D)
			(conn FXMUX FXOR <== XORF O)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element SRFFMUX 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRFFMUX OUT ==> FFX SR)
			(conn SRFFMUX OUT ==> FFY SR)
			(conn SRFFMUX 0 <== SRINV OUT)
		)
		(element FFY_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element FFX 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn FFX Q ==> XQ XQ)
			(conn FFX CK <== CLKINV OUT)
			(conn FFX CE <== CEINV OUT)
			(conn FFX D <== DXMUX OUT)
			(conn FFX SR <== SRFFMUX OUT)
			(conn FFX REV <== REVUSED OUT)
		)
		(element FFY 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn FFY Q ==> YQ YQ)
			(conn FFY CK <== CLKINV OUT)
			(conn FFY CE <== CEINV OUT)
			(conn FFY D <== DYMUX OUT)
			(conn FFY SR <== SRFFMUX OUT)
			(conn FFY REV <== REVUSED OUT)
		)
		(element FFX_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element G_ATTR 0
			(cfg DUAL_PORT SHIFT_REG)
		)
		(element DIG_MUX 4
			(pin BY input)
			(pin ALTDIG input)
			(pin SHIFTIN input)
			(pin OUT output)
			(cfg BY ALTDIG SHIFTIN)
			(conn DIG_MUX OUT ==> DIF_MUX ALTDIF)
			(conn DIG_MUX OUT ==> DIGUSED 0)
			(conn DIG_MUX OUT ==> G DI)
			(conn DIG_MUX BY <== BYINV OUT)
			(conn DIG_MUX ALTDIG <== ALTDIG ALTDIG)
			(conn DIG_MUX SHIFTIN <== SHIFTIN SHIFTIN)
		)
		(element SHIFTIN 1
			(pin SHIFTIN output)
			(conn SHIFTIN SHIFTIN ==> DIG_MUX SHIFTIN)
		)
		(element ALTDIG 1
			(pin ALTDIG output)
			(conn ALTDIG ALTDIG ==> DIG_MUX ALTDIG)
		)
		(element CY0G 7
			(pin 0 input)
			(pin 1 input)
			(pin G1 input)
			(pin PROD input)
			(pin G2 input)
			(pin BY input)
			(pin OUT output)
			(cfg 0 1 G1 PROD G2 BY)
			(conn CY0G OUT ==> CYMUXG 0)
			(conn CY0G 0 <== GNDG 0)
			(conn CY0G 1 <== C2VDD 1)
			(conn CY0G G1 <== G1 G1)
			(conn CY0G PROD <== GAND O)
			(conn CY0G G2 <== G2 G2)
			(conn CY0G BY <== BYINV OUT)
		)
		(element FXINA 1
			(pin FXINA output)
			(conn FXINA FXINA ==> F6MUX 1)
		)
		(element FXINB 1
			(pin FXINB output)
			(conn FXINB FXINB ==> F6MUX 0)
		)
		(element FXUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn FXUSED OUT ==> FX FX)
			(conn FXUSED 0 <== F6MUX OUT)
		)
		(element FX 1
			(pin FX input)
			(conn FX FX <== FXUSED OUT)
		)
		(element DIF_MUX 4
			(pin BX input)
			(pin ALTDIF input)
			(pin SHIFTIN input)
			(pin OUT output)
			(cfg BX ALTDIF SHIFTIN)
			(conn DIF_MUX OUT ==> F DI)
			(conn DIF_MUX BX <== BXINV OUT)
			(conn DIF_MUX ALTDIF <== DIG_MUX OUT)
			(conn DIF_MUX SHIFTIN <== GMC15_BLACKBOX MC15)
		)
		(element F_ATTR 0
			(cfg DUAL_PORT SHIFT_REG)
		)
		(element CY0F 7
			(pin 0 input)
			(pin 1 input)
			(pin F1 input)
			(pin PROD input)
			(pin F2 input)
			(pin BX input)
			(pin OUT output)
			(cfg 0 1 F1 PROD F2 BX)
			(conn CY0F OUT ==> CYMUXF 0)
			(conn CY0F 0 <== GNDF 0)
			(conn CY0F 1 <== C1VDD 1)
			(conn CY0F F1 <== F1 F1)
			(conn CY0F PROD <== FAND O)
			(conn CY0F F2 <== F2 F2)
			(conn CY0F BX <== BXINV OUT)
		)
		(element DIGUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIGUSED OUT ==> DIG DIG)
			(conn DIGUSED 0 <== DIG_MUX OUT)
		)
		(element DIG 1
			(pin DIG input)
			(conn DIG DIG <== DIGUSED OUT)
		)
		(element SHIFTOUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SHIFTOUTUSED OUT ==> SHIFTOUT SHIFTOUT)
			(conn SHIFTOUTUSED 0 <== FMC15_BLACKBOX MC15)
		)
		(element SHIFTOUT 1
			(pin SHIFTOUT input)
			(conn SHIFTOUT SHIFTOUT <== SHIFTOUTUSED OUT)
		)
		(element BYOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BYOUTUSED OUT ==> BYOUT BYOUT)
			(conn BYOUTUSED 0 <== BYINV OUT)
		)
		(element BYOUT 1
			(pin BYOUT input)
			(conn BYOUT BYOUT <== BYOUTUSED OUT)
		)
		(element BYINVOUT 1
			(pin BYINVOUT input)
			(conn BYINVOUT BYINVOUT <== BYINVOUTUSED OUT)
		)
		(element F5MUX 4 # BEL
			(pin F input)
			(pin G input)
			(pin OUT output)
			(pin S0 input)
			(conn F5MUX OUT ==> F5USED 0)
			(conn F5MUX OUT ==> FXMUX F5)
			(conn F5MUX F <== F D)
			(conn F5MUX G <== G D)
			(conn F5MUX S0 <== BXINV OUT)
		)
		(element FFX_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element FFY_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element G 11 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin WS input)
			(pin DI input)
			(pin WG1 input)
			(pin WG2 input)
			(pin WG3 input)
			(pin WG4 input)
			(pin D output)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn G D ==> XORG 0)
			(conn G D ==> CYSELG G)
			(conn G D ==> F5MUX G)
			(conn G D ==> GYMUX G)
			(conn G A1 <== G1 G1)
			(conn G A2 <== G2 G2)
			(conn G A3 <== G3 G3)
			(conn G A4 <== G4 G4)
			(conn G WS <== WSGEN WSG)
			(conn G DI <== DIG_MUX OUT)
			(conn G WG1 <== WG1USED OUT)
			(conn G WG2 <== WG2USED OUT)
			(conn G WG3 <== WG3USED OUT)
			(conn G WG4 <== WG4USED OUT)
		)
		(element XBMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn XBMUX OUT ==> XB XB)
			(conn XBMUX 0 <== FMC15_BLACKBOX MC15)
			(conn XBMUX 1 <== CYMUXF OUT)
		)
		(element GAND 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GAND O ==> CY0G PROD)
			(conn GAND 0 <== G1 G1)
			(conn GAND 1 <== G2 G2)
		)
		(element SLICEWE1 1
			(pin SLICEWE1 output)
			(conn SLICEWE1 SLICEWE1 ==> SLICEWE1USED 0)
		)
		(element BYINVOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BYINVOUTUSED OUT ==> BYINVOUT BYINVOUT)
			(conn BYINVOUTUSED 0 <== BYINV OUT)
		)
		(element SLICEWE1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SLICEWE1USED OUT ==> WSGEN WE1)
			(conn SLICEWE1USED 0 <== SLICEWE1 SLICEWE1)
		)
		(element GMC15_BLACKBOX 2 # BEL
			(pin MC15 output)
			(pin WS2 input)
			(conn GMC15_BLACKBOX MC15 ==> YBMUX 0)
			(conn GMC15_BLACKBOX MC15 ==> DIF_MUX SHIFTIN)
			(conn GMC15_BLACKBOX WS2 <== WSGEN WSG)
		)
		(element FMC15_BLACKBOX 2 # BEL
			(pin MC15 output)
			(pin WS2 input)
			(conn FMC15_BLACKBOX MC15 ==> SHIFTOUTUSED 0)
			(conn FMC15_BLACKBOX MC15 ==> XBMUX 0)
			(conn FMC15_BLACKBOX WS2 <== WSGEN WSF)
		)
		(element CYMUXF 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn CYMUXF OUT ==> XORG 1)
			(conn CYMUXF OUT ==> XBMUX 1)
			(conn CYMUXF OUT ==> CYMUXG 1)
			(conn CYMUXF 0 <== CY0F OUT)
			(conn CYMUXF 1 <== CYINIT OUT)
			(conn CYMUXF S0 <== CYSELF OUT)
		)
		(element CYMUXG 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn CYMUXG OUT ==> COUTUSED 0)
			(conn CYMUXG OUT ==> YBMUX 1)
			(conn CYMUXG 0 <== CY0G OUT)
			(conn CYMUXG 1 <== CYMUXF OUT)
			(conn CYMUXG S0 <== CYSELG OUT)
		)
		(element WF1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WF1USED OUT ==> F WF1)
			(conn WF1USED 0 <== G1 G1)
		)
		(element WF2USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WF2USED OUT ==> F WF2)
			(conn WF2USED 0 <== G2 G2)
		)
		(element WF3USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WF3USED OUT ==> F WF3)
			(conn WF3USED 0 <== G3 G3)
		)
		(element WF4USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WF4USED OUT ==> F WF4)
			(conn WF4USED 0 <== G4 G4)
		)
		(element WG1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WG1USED OUT ==> G WG1)
			(conn WG1USED 0 <== G1 G1)
		)
		(element WG2USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WG2USED OUT ==> G WG2)
			(conn WG2USED 0 <== G2 G2)
		)
		(element WG3USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WG3USED OUT ==> G WG3)
			(conn WG3USED 0 <== G3 G3)
		)
		(element WG4USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WG4USED OUT ==> G WG4)
			(conn WG4USED 0 <== G4 G4)
		)
		(element YBUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn YBUSED OUT ==> YB YB)
			(conn YBUSED 0 <== YBMUX OUT)
		)
		(element BYINV 3
			(pin BY_B input)
			(pin BY input)
			(pin OUT output)
			(cfg BY_B BY)
			(conn BYINV OUT ==> F6MUX S0)
			(conn BYINV OUT ==> DYMUX 0)
			(conn BYINV OUT ==> REVUSED 0)
			(conn BYINV OUT ==> DIG_MUX BY)
			(conn BYINV OUT ==> CY0G BY)
			(conn BYINV OUT ==> BYOUTUSED 0)
			(conn BYINV OUT ==> BYINVOUTUSED 0)
			(conn BYINV BY_B <== BY BY)
			(conn BYINV BY <== BY BY)
		)
		(element BXINV 3
			(pin BX_B input)
			(pin BX input)
			(pin OUT output)
			(cfg BX_B BX)
			(conn BXINV OUT ==> CYINIT BX)
			(conn BXINV OUT ==> DXMUX 0)
			(conn BXINV OUT ==> DIF_MUX BX)
			(conn BXINV OUT ==> CY0F BX)
			(conn BXINV OUT ==> F5MUX S0)
			(conn BXINV OUT ==> SLICEWE0USED 0)
			(conn BXINV BX_B <== BX BX)
			(conn BXINV BX <== BX BX)
		)
		(element CEINV 3
			(pin CE_B input)
			(pin CE input)
			(pin OUT output)
			(cfg CE_B CE)
			(conn CEINV OUT ==> FFX CE)
			(conn CEINV OUT ==> FFY CE)
			(conn CEINV CE_B <== CE CE)
			(conn CEINV CE <== CE CE)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> FFX CK)
			(conn CLKINV OUT ==> FFY CK)
			(conn CLKINV OUT ==> WSGEN CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> SRFFMUX 0)
			(conn SRINV OUT ==> WSGEN WE)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element GYMUX 4
			(pin G input)
			(pin GXOR input)
			(pin FX input)
			(pin OUT output)
			(cfg G GXOR FX)
			(conn GYMUX OUT ==> YUSED 0)
			(conn GYMUX OUT ==> DYMUX 1)
			(conn GYMUX G <== G D)
			(conn GYMUX GXOR <== XORG O)
			(conn GYMUX FX <== F6MUX OUT)
		)
		(element WSGEN 6 # BEL
			(pin WE1 input)
			(pin WE0 input)
			(pin WE input)
			(pin CK input)
			(pin WSF output)
			(pin WSG output)
			(conn WSGEN WSF ==> F WS)
			(conn WSGEN WSF ==> FMC15_BLACKBOX WS2)
			(conn WSGEN WSG ==> G WS)
			(conn WSGEN WSG ==> GMC15_BLACKBOX WS2)
			(conn WSGEN WE1 <== SLICEWE1USED OUT)
			(conn WSGEN WE0 <== SLICEWE0USED OUT)
			(conn WSGEN WE <== SRINV OUT)
			(conn WSGEN CK <== CLKINV OUT)
		)
		(element SLICEWE0USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SLICEWE0USED OUT ==> WSGEN WE0)
			(conn SLICEWE0USED 0 <== BXINV OUT)
		)
	)
	(primitive_def STARTUP 4 8
		(pin CLK CLK input)
		(pin GSR GSR input)
		(pin GTS GTS input)
		(pin MBT MBT input)
		(element STARTUP 4 # BEL
			(pin MBT input)
			(pin GSR input)
			(pin GTS input)
			(pin CLK input)
			(conn STARTUP MBT <== MBT MBT)
			(conn STARTUP GSR <== GSRINV OUT)
			(conn STARTUP GTS <== GTSINV OUT)
			(conn STARTUP CLK <== CLKINV OUT)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element GTS 1
			(pin GTS output)
			(conn GTS GTS ==> GTSINV GTS_B)
			(conn GTS GTS ==> GTSINV GTS)
		)
		(element GSR 1
			(pin GSR output)
			(conn GSR GSR ==> GSRINV GSR_B)
			(conn GSR GSR ==> GSRINV GSR)
		)
		(element MBT 1
			(pin MBT output)
			(conn MBT MBT ==> STARTUP MBT)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> STARTUP CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element GTSINV 3
			(pin GTS_B input)
			(pin GTS input)
			(pin OUT output)
			(cfg GTS_B GTS)
			(conn GTSINV OUT ==> STARTUP GTS)
			(conn GTSINV GTS_B <== GTS GTS)
			(conn GTSINV GTS <== GTS GTS)
		)
		(element GSRINV 3
			(pin GSR_B input)
			(pin GSR input)
			(pin OUT output)
			(cfg GSR_B GSR)
			(conn GSRINV OUT ==> STARTUP GSR)
			(conn GSRINV GSR_B <== GSR GSR)
			(conn GSRINV GSR <== GSR GSR)
		)
	)
	(primitive_def VCC 1 2
		(pin VCCOUT VCCOUT output)
		(element POWER 1 # BEL
			(pin 1 output)
			(conn POWER 1 ==> VCCOUT VCCOUT)
		)
		(element VCCOUT 1
			(pin VCCOUT input)
			(conn VCCOUT VCCOUT <== POWER 1)
		)
	)
)
# **************************************************************************
# *                                                                        *
# * Summary                                                                *
# *                                                                        *
# **************************************************************************
(summary tiles=1419 sites=4615 sitedefs=25)
)
