; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_add_arange_div_nll_loss_forward_2(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %1, i1 true) #2, !dbg !10
  %5 = bitcast i32 %4 to float, !dbg !10
  %6 = getelementptr i8, ptr addrspace(1) %1, i64 4, !dbg !11
  %7 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %6, i1 true) #2, !dbg !12
  %8 = bitcast i32 %7 to float, !dbg !12
  %9 = getelementptr i8, ptr addrspace(1) %1, i64 8, !dbg !13
  %10 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %9, i1 true) #2, !dbg !14
  %11 = bitcast i32 %10 to float, !dbg !14
  %12 = getelementptr i8, ptr addrspace(1) %1, i64 12, !dbg !15
  %13 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %12, i1 true) #2, !dbg !16
  %14 = bitcast i32 %13 to float, !dbg !16
  %15 = getelementptr i8, ptr addrspace(1) %1, i64 16, !dbg !17
  %16 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %15, i1 true) #2, !dbg !18
  %17 = bitcast i32 %16 to float, !dbg !18
  %18 = getelementptr i8, ptr addrspace(1) %1, i64 20, !dbg !19
  %19 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %18, i1 true) #2, !dbg !20
  %20 = bitcast i32 %19 to float, !dbg !20
  %21 = getelementptr i8, ptr addrspace(1) %1, i64 24, !dbg !21
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #2, !dbg !22
  %23 = bitcast i32 %22 to float, !dbg !22
  %24 = getelementptr i8, ptr addrspace(1) %1, i64 28, !dbg !23
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 true) #2, !dbg !24
  %26 = bitcast i32 %25 to float, !dbg !24
  %27 = getelementptr i8, ptr addrspace(1) %1, i64 32, !dbg !25
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #2, !dbg !26
  %29 = bitcast i32 %28 to float, !dbg !26
  %30 = getelementptr i8, ptr addrspace(1) %1, i64 36, !dbg !27
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #2, !dbg !28
  %32 = bitcast i32 %31 to float, !dbg !28
  %33 = getelementptr i8, ptr addrspace(1) %1, i64 40, !dbg !29
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #2, !dbg !30
  %35 = bitcast i32 %34 to float, !dbg !30
  %36 = getelementptr i8, ptr addrspace(1) %1, i64 44, !dbg !31
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 true) #2, !dbg !32
  %38 = bitcast i32 %37 to float, !dbg !32
  %39 = getelementptr i8, ptr addrspace(1) %1, i64 48, !dbg !33
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #2, !dbg !34
  %41 = bitcast i32 %40 to float, !dbg !34
  %42 = getelementptr i8, ptr addrspace(1) %1, i64 52, !dbg !35
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 true) #2, !dbg !36
  %44 = bitcast i32 %43 to float, !dbg !36
  %45 = getelementptr i8, ptr addrspace(1) %1, i64 56, !dbg !37
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 true) #2, !dbg !38
  %47 = bitcast i32 %46 to float, !dbg !38
  %48 = getelementptr i8, ptr addrspace(1) %1, i64 60, !dbg !39
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %48, i1 true) #2, !dbg !40
  %50 = bitcast i32 %49 to float, !dbg !40
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %2, i1 true) #2, !dbg !41
  %52 = bitcast i32 %51 to float, !dbg !41
  %53 = getelementptr i8, ptr addrspace(1) %2, i64 4, !dbg !42
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %53, i1 true) #2, !dbg !43
  %55 = bitcast i32 %54 to float, !dbg !43
  %56 = getelementptr i8, ptr addrspace(1) %2, i64 8, !dbg !44
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 true) #2, !dbg !45
  %58 = bitcast i32 %57 to float, !dbg !45
  %59 = getelementptr i8, ptr addrspace(1) %2, i64 12, !dbg !46
  %60 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 true) #2, !dbg !47
  %61 = bitcast i32 %60 to float, !dbg !47
  %62 = getelementptr i8, ptr addrspace(1) %2, i64 16, !dbg !48
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %62, i1 true) #2, !dbg !49
  %64 = bitcast i32 %63 to float, !dbg !49
  %65 = getelementptr i8, ptr addrspace(1) %2, i64 20, !dbg !50
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 true) #2, !dbg !51
  %67 = bitcast i32 %66 to float, !dbg !51
  %68 = getelementptr i8, ptr addrspace(1) %2, i64 24, !dbg !52
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 true) #2, !dbg !53
  %70 = bitcast i32 %69 to float, !dbg !53
  %71 = getelementptr i8, ptr addrspace(1) %2, i64 28, !dbg !54
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %71, i1 true) #2, !dbg !55
  %73 = bitcast i32 %72 to float, !dbg !55
  %74 = getelementptr i8, ptr addrspace(1) %2, i64 32, !dbg !56
  %75 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %74, i1 true) #2, !dbg !57
  %76 = bitcast i32 %75 to float, !dbg !57
  %77 = getelementptr i8, ptr addrspace(1) %2, i64 36, !dbg !58
  %78 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 true) #2, !dbg !59
  %79 = bitcast i32 %78 to float, !dbg !59
  %80 = getelementptr i8, ptr addrspace(1) %2, i64 40, !dbg !60
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %80, i1 true) #2, !dbg !61
  %82 = bitcast i32 %81 to float, !dbg !61
  %83 = getelementptr i8, ptr addrspace(1) %2, i64 44, !dbg !62
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %83, i1 true) #2, !dbg !63
  %85 = bitcast i32 %84 to float, !dbg !63
  %86 = getelementptr i8, ptr addrspace(1) %2, i64 48, !dbg !64
  %87 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %86, i1 true) #2, !dbg !65
  %88 = bitcast i32 %87 to float, !dbg !65
  %89 = getelementptr i8, ptr addrspace(1) %2, i64 52, !dbg !66
  %90 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %89, i1 true) #2, !dbg !67
  %91 = bitcast i32 %90 to float, !dbg !67
  %92 = getelementptr i8, ptr addrspace(1) %2, i64 56, !dbg !68
  %93 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %92, i1 true) #2, !dbg !69
  %94 = bitcast i32 %93 to float, !dbg !69
  %95 = getelementptr i8, ptr addrspace(1) %2, i64 60, !dbg !70
  %96 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %95, i1 true) #2, !dbg !71
  %97 = bitcast i32 %96 to float, !dbg !71
  %98 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %1, i1 true) #2, !dbg !72
  %99 = fmul float %5, 0x3FF7154760000000, !dbg !73
  %100 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %99) #2, !dbg !73
  %101 = fmul float %8, 0x3FF7154760000000, !dbg !74
  %102 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %101) #2, !dbg !74
  %103 = fadd float %100, %102, !dbg !75
  %104 = fmul float %11, 0x3FF7154760000000, !dbg !76
  %105 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %104) #2, !dbg !76
  %106 = fadd float %103, %105, !dbg !77
  %107 = fmul float %14, 0x3FF7154760000000, !dbg !78
  %108 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %107) #2, !dbg !78
  %109 = fadd float %106, %108, !dbg !79
  %110 = fcmp olt float %109, 0x3810000000000000, !dbg !80
  %111 = fmul float %109, 0x4160000000000000, !dbg !80
  %.02.i = select i1 %110, float %111, float %109, !dbg !80
  %i.i.0.i = select i1 %110, float -2.300000e+01, float 0.000000e+00, !dbg !80
  %112 = bitcast float %.02.i to i32, !dbg !80
  %113 = add i32 %112, -1059760811, !dbg !80
  %114 = and i32 %113, -8388608, !dbg !80
  %115 = sub i32 %112, %114, !dbg !80
  %116 = bitcast i32 %115 to float, !dbg !80
  %117 = sitofp i32 %114 to float, !dbg !80
  %118 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not.i = icmp eq i32 %118, 0, !dbg !80
  %119 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %117, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !80
  %120 = tail call float @llvm.nvvm.fma.rn.f(float %117, float 0x3E80000000000000, float %i.i.0.i) #2, !dbg !80
  %.08.i = select i1 %.not.i, float %120, float %119, !dbg !80
  %121 = fadd float %116, -1.000000e+00, !dbg !80
  %122 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not1.i = icmp eq i32 %122, 0, !dbg !80
  %123 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %121, float 0x3FC2073EC0000000) #2, !dbg !80
  %124 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %121, float 0x3FC2073EC0000000) #2, !dbg !80
  %.010.i = select i1 %.not1.i, float %124, float %123, !dbg !80
  %125 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not2.i = icmp eq i32 %125, 0, !dbg !80
  %126 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %121, float 0xBFBF19B980000000) #2, !dbg !80
  %127 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %121, float 0xBFBF19B980000000) #2, !dbg !80
  %.011.i = select i1 %.not2.i, float %127, float %126, !dbg !80
  %128 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not3.i = icmp eq i32 %128, 0, !dbg !80
  %129 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %121, float 0x3FC1E52AA0000000) #2, !dbg !80
  %130 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %121, float 0x3FC1E52AA0000000) #2, !dbg !80
  %.012.i = select i1 %.not3.i, float %130, float %129, !dbg !80
  %131 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not4.i = icmp eq i32 %131, 0, !dbg !80
  %132 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %121, float 0xBFC55B1720000000) #2, !dbg !80
  %133 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %121, float 0xBFC55B1720000000) #2, !dbg !80
  %.09.i = select i1 %.not4.i, float %133, float %132, !dbg !80
  %134 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not5.i = icmp eq i32 %134, 0, !dbg !80
  %135 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %121, float 0x3FC99DA160000000) #2, !dbg !80
  %136 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %121, float 0x3FC99DA160000000) #2, !dbg !80
  %.05.i = select i1 %.not5.i, float %136, float %135, !dbg !80
  %137 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not6.i = icmp eq i32 %137, 0, !dbg !80
  %138 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %121, float 0xBFCFFFE440000000) #2, !dbg !80
  %139 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %121, float 0xBFCFFFE440000000) #2, !dbg !80
  %.01.i = select i1 %.not6.i, float %139, float %138, !dbg !80
  %140 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not7.i = icmp eq i32 %140, 0, !dbg !80
  %141 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %121, float 0x3FD5554F00000000) #2, !dbg !80
  %142 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %121, float 0x3FD5554F00000000) #2, !dbg !80
  %.0.i = select i1 %.not7.i, float %142, float %141, !dbg !80
  %143 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not8.i = icmp eq i32 %143, 0, !dbg !80
  %144 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %121, float -5.000000e-01) #2, !dbg !80
  %145 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %121, float -5.000000e-01) #2, !dbg !80
  %.07.i = select i1 %.not8.i, float %145, float %144, !dbg !80
  %146 = fmul float %121, %.07.i, !dbg !80
  %147 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not9.i = icmp eq i32 %147, 0, !dbg !80
  %148 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %146, float %121, float %121) #2, !dbg !80
  %149 = tail call float @llvm.nvvm.fma.rn.f(float %146, float %121, float %121) #2, !dbg !80
  %.06.i = select i1 %.not9.i, float %149, float %148, !dbg !80
  %150 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not10.i = icmp eq i32 %150, 0, !dbg !80
  %151 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !80
  %152 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #2, !dbg !80
  %.04.i = select i1 %.not10.i, float %152, float %151, !dbg !80
  %153 = icmp ugt i32 %112, 2139095039, !dbg !80
  br i1 %153, label %__nv_fmaf_rn.exit.i.i, label %__nv_logf.exit, !dbg !80

__nv_fmaf_rn.exit.i.i:                            ; preds = %3
  %154 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !80
  %.not11.i = icmp eq i32 %154, 0, !dbg !80
  %155 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !80
  %156 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !80
  %.03.i = select i1 %.not11.i, float %156, float %155, !dbg !80
  br label %__nv_logf.exit, !dbg !80

__nv_logf.exit:                                   ; preds = %3, %__nv_fmaf_rn.exit.i.i
  %r.i.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i.i ], [ %.04.i, %3 ], !dbg !80
  %157 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %18, i1 true) #2, !dbg !81
  %158 = fmul float %17, 0x3FF7154760000000, !dbg !82
  %159 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %158) #2, !dbg !82
  %160 = fmul float %20, 0x3FF7154760000000, !dbg !83
  %161 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %160) #2, !dbg !83
  %162 = fadd float %159, %161, !dbg !84
  %163 = fmul float %23, 0x3FF7154760000000, !dbg !85
  %164 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %163) #2, !dbg !85
  %165 = fadd float %162, %164, !dbg !86
  %166 = fmul float %26, 0x3FF7154760000000, !dbg !87
  %167 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %166) #2, !dbg !87
  %168 = fadd float %165, %167, !dbg !88
  %169 = fcmp olt float %168, 0x3810000000000000, !dbg !89
  %170 = fmul float %168, 0x4160000000000000, !dbg !89
  %.02.i1 = select i1 %169, float %170, float %168, !dbg !89
  %i.i.0.i2 = select i1 %169, float -2.300000e+01, float 0.000000e+00, !dbg !89
  %171 = bitcast float %.02.i1 to i32, !dbg !89
  %172 = add i32 %171, -1059760811, !dbg !89
  %173 = and i32 %172, -8388608, !dbg !89
  %174 = sub i32 %171, %173, !dbg !89
  %175 = bitcast i32 %174 to float, !dbg !89
  %176 = sitofp i32 %173 to float, !dbg !89
  %177 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not.i3 = icmp eq i32 %177, 0, !dbg !89
  %178 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %176, float 0x3E80000000000000, float %i.i.0.i2) #2, !dbg !89
  %179 = tail call float @llvm.nvvm.fma.rn.f(float %176, float 0x3E80000000000000, float %i.i.0.i2) #2, !dbg !89
  %.08.i4 = select i1 %.not.i3, float %179, float %178, !dbg !89
  %180 = fadd float %175, -1.000000e+00, !dbg !89
  %181 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not1.i5 = icmp eq i32 %181, 0, !dbg !89
  %182 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %180, float 0x3FC2073EC0000000) #2, !dbg !89
  %183 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %180, float 0x3FC2073EC0000000) #2, !dbg !89
  %.010.i6 = select i1 %.not1.i5, float %183, float %182, !dbg !89
  %184 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not2.i7 = icmp eq i32 %184, 0, !dbg !89
  %185 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i6, float %180, float 0xBFBF19B980000000) #2, !dbg !89
  %186 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i6, float %180, float 0xBFBF19B980000000) #2, !dbg !89
  %.011.i8 = select i1 %.not2.i7, float %186, float %185, !dbg !89
  %187 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not3.i9 = icmp eq i32 %187, 0, !dbg !89
  %188 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i8, float %180, float 0x3FC1E52AA0000000) #2, !dbg !89
  %189 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i8, float %180, float 0x3FC1E52AA0000000) #2, !dbg !89
  %.012.i10 = select i1 %.not3.i9, float %189, float %188, !dbg !89
  %190 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not4.i11 = icmp eq i32 %190, 0, !dbg !89
  %191 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i10, float %180, float 0xBFC55B1720000000) #2, !dbg !89
  %192 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i10, float %180, float 0xBFC55B1720000000) #2, !dbg !89
  %.09.i12 = select i1 %.not4.i11, float %192, float %191, !dbg !89
  %193 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not5.i13 = icmp eq i32 %193, 0, !dbg !89
  %194 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i12, float %180, float 0x3FC99DA160000000) #2, !dbg !89
  %195 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i12, float %180, float 0x3FC99DA160000000) #2, !dbg !89
  %.05.i14 = select i1 %.not5.i13, float %195, float %194, !dbg !89
  %196 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not6.i15 = icmp eq i32 %196, 0, !dbg !89
  %197 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i14, float %180, float 0xBFCFFFE440000000) #2, !dbg !89
  %198 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i14, float %180, float 0xBFCFFFE440000000) #2, !dbg !89
  %.01.i16 = select i1 %.not6.i15, float %198, float %197, !dbg !89
  %199 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not7.i17 = icmp eq i32 %199, 0, !dbg !89
  %200 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i16, float %180, float 0x3FD5554F00000000) #2, !dbg !89
  %201 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i16, float %180, float 0x3FD5554F00000000) #2, !dbg !89
  %.0.i18 = select i1 %.not7.i17, float %201, float %200, !dbg !89
  %202 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not8.i19 = icmp eq i32 %202, 0, !dbg !89
  %203 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i18, float %180, float -5.000000e-01) #2, !dbg !89
  %204 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i18, float %180, float -5.000000e-01) #2, !dbg !89
  %.07.i20 = select i1 %.not8.i19, float %204, float %203, !dbg !89
  %205 = fmul float %180, %.07.i20, !dbg !89
  %206 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not9.i21 = icmp eq i32 %206, 0, !dbg !89
  %207 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %205, float %180, float %180) #2, !dbg !89
  %208 = tail call float @llvm.nvvm.fma.rn.f(float %205, float %180, float %180) #2, !dbg !89
  %.06.i22 = select i1 %.not9.i21, float %208, float %207, !dbg !89
  %209 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not10.i23 = icmp eq i32 %209, 0, !dbg !89
  %210 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i4, float 0x3FE62E4300000000, float %.06.i22) #2, !dbg !89
  %211 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i4, float 0x3FE62E4300000000, float %.06.i22) #2, !dbg !89
  %.04.i24 = select i1 %.not10.i23, float %211, float %210, !dbg !89
  %212 = icmp ugt i32 %171, 2139095039, !dbg !89
  br i1 %212, label %__nv_fmaf_rn.exit.i.i27, label %__nv_logf.exit30, !dbg !89

__nv_fmaf_rn.exit.i.i27:                          ; preds = %__nv_logf.exit
  %213 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !89
  %.not11.i28 = icmp eq i32 %213, 0, !dbg !89
  %214 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i1, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !89
  %215 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i1, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !89
  %.03.i29 = select i1 %.not11.i28, float %215, float %214, !dbg !89
  br label %__nv_logf.exit30, !dbg !89

__nv_logf.exit30:                                 ; preds = %__nv_logf.exit, %__nv_fmaf_rn.exit.i.i27
  %r.i.0.i25 = phi float [ %.03.i29, %__nv_fmaf_rn.exit.i.i27 ], [ %.04.i24, %__nv_logf.exit ], !dbg !89
  %216 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %33, i1 true) #2, !dbg !90
  %217 = fmul float %29, 0x3FF7154760000000, !dbg !91
  %218 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %217) #2, !dbg !91
  %219 = fmul float %32, 0x3FF7154760000000, !dbg !92
  %220 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %219) #2, !dbg !92
  %221 = fadd float %218, %220, !dbg !93
  %222 = fmul float %35, 0x3FF7154760000000, !dbg !94
  %223 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %222) #2, !dbg !94
  %224 = fadd float %221, %223, !dbg !95
  %225 = fmul float %38, 0x3FF7154760000000, !dbg !96
  %226 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %225) #2, !dbg !96
  %227 = fadd float %224, %226, !dbg !97
  %228 = fcmp olt float %227, 0x3810000000000000, !dbg !98
  %229 = fmul float %227, 0x4160000000000000, !dbg !98
  %.02.i31 = select i1 %228, float %229, float %227, !dbg !98
  %i.i.0.i32 = select i1 %228, float -2.300000e+01, float 0.000000e+00, !dbg !98
  %230 = bitcast float %.02.i31 to i32, !dbg !98
  %231 = add i32 %230, -1059760811, !dbg !98
  %232 = and i32 %231, -8388608, !dbg !98
  %233 = sub i32 %230, %232, !dbg !98
  %234 = bitcast i32 %233 to float, !dbg !98
  %235 = sitofp i32 %232 to float, !dbg !98
  %236 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not.i33 = icmp eq i32 %236, 0, !dbg !98
  %237 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %235, float 0x3E80000000000000, float %i.i.0.i32) #2, !dbg !98
  %238 = tail call float @llvm.nvvm.fma.rn.f(float %235, float 0x3E80000000000000, float %i.i.0.i32) #2, !dbg !98
  %.08.i34 = select i1 %.not.i33, float %238, float %237, !dbg !98
  %239 = fadd float %234, -1.000000e+00, !dbg !98
  %240 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not1.i35 = icmp eq i32 %240, 0, !dbg !98
  %241 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %239, float 0x3FC2073EC0000000) #2, !dbg !98
  %242 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %239, float 0x3FC2073EC0000000) #2, !dbg !98
  %.010.i36 = select i1 %.not1.i35, float %242, float %241, !dbg !98
  %243 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not2.i37 = icmp eq i32 %243, 0, !dbg !98
  %244 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i36, float %239, float 0xBFBF19B980000000) #2, !dbg !98
  %245 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i36, float %239, float 0xBFBF19B980000000) #2, !dbg !98
  %.011.i38 = select i1 %.not2.i37, float %245, float %244, !dbg !98
  %246 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not3.i39 = icmp eq i32 %246, 0, !dbg !98
  %247 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i38, float %239, float 0x3FC1E52AA0000000) #2, !dbg !98
  %248 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i38, float %239, float 0x3FC1E52AA0000000) #2, !dbg !98
  %.012.i40 = select i1 %.not3.i39, float %248, float %247, !dbg !98
  %249 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not4.i41 = icmp eq i32 %249, 0, !dbg !98
  %250 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i40, float %239, float 0xBFC55B1720000000) #2, !dbg !98
  %251 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i40, float %239, float 0xBFC55B1720000000) #2, !dbg !98
  %.09.i42 = select i1 %.not4.i41, float %251, float %250, !dbg !98
  %252 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not5.i43 = icmp eq i32 %252, 0, !dbg !98
  %253 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i42, float %239, float 0x3FC99DA160000000) #2, !dbg !98
  %254 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i42, float %239, float 0x3FC99DA160000000) #2, !dbg !98
  %.05.i44 = select i1 %.not5.i43, float %254, float %253, !dbg !98
  %255 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not6.i45 = icmp eq i32 %255, 0, !dbg !98
  %256 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i44, float %239, float 0xBFCFFFE440000000) #2, !dbg !98
  %257 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i44, float %239, float 0xBFCFFFE440000000) #2, !dbg !98
  %.01.i46 = select i1 %.not6.i45, float %257, float %256, !dbg !98
  %258 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not7.i47 = icmp eq i32 %258, 0, !dbg !98
  %259 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i46, float %239, float 0x3FD5554F00000000) #2, !dbg !98
  %260 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i46, float %239, float 0x3FD5554F00000000) #2, !dbg !98
  %.0.i48 = select i1 %.not7.i47, float %260, float %259, !dbg !98
  %261 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not8.i49 = icmp eq i32 %261, 0, !dbg !98
  %262 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i48, float %239, float -5.000000e-01) #2, !dbg !98
  %263 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i48, float %239, float -5.000000e-01) #2, !dbg !98
  %.07.i50 = select i1 %.not8.i49, float %263, float %262, !dbg !98
  %264 = fmul float %239, %.07.i50, !dbg !98
  %265 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not9.i51 = icmp eq i32 %265, 0, !dbg !98
  %266 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %264, float %239, float %239) #2, !dbg !98
  %267 = tail call float @llvm.nvvm.fma.rn.f(float %264, float %239, float %239) #2, !dbg !98
  %.06.i52 = select i1 %.not9.i51, float %267, float %266, !dbg !98
  %268 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not10.i53 = icmp eq i32 %268, 0, !dbg !98
  %269 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i34, float 0x3FE62E4300000000, float %.06.i52) #2, !dbg !98
  %270 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i34, float 0x3FE62E4300000000, float %.06.i52) #2, !dbg !98
  %.04.i54 = select i1 %.not10.i53, float %270, float %269, !dbg !98
  %271 = icmp ugt i32 %230, 2139095039, !dbg !98
  br i1 %271, label %__nv_fmaf_rn.exit.i.i57, label %__nv_logf.exit60, !dbg !98

__nv_fmaf_rn.exit.i.i57:                          ; preds = %__nv_logf.exit30
  %272 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !98
  %.not11.i58 = icmp eq i32 %272, 0, !dbg !98
  %273 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i31, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !98
  %274 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i31, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !98
  %.03.i59 = select i1 %.not11.i58, float %274, float %273, !dbg !98
  br label %__nv_logf.exit60, !dbg !98

__nv_logf.exit60:                                 ; preds = %__nv_logf.exit30, %__nv_fmaf_rn.exit.i.i57
  %r.i.0.i55 = phi float [ %.03.i59, %__nv_fmaf_rn.exit.i.i57 ], [ %.04.i54, %__nv_logf.exit30 ], !dbg !98
  %275 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %48, i1 true) #2, !dbg !99
  %276 = fmul float %41, 0x3FF7154760000000, !dbg !100
  %277 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %276) #2, !dbg !100
  %278 = fmul float %44, 0x3FF7154760000000, !dbg !101
  %279 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %278) #2, !dbg !101
  %280 = fadd float %277, %279, !dbg !102
  %281 = fmul float %47, 0x3FF7154760000000, !dbg !103
  %282 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %281) #2, !dbg !103
  %283 = fadd float %280, %282, !dbg !104
  %284 = fmul float %50, 0x3FF7154760000000, !dbg !105
  %285 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %284) #2, !dbg !105
  %286 = fadd float %283, %285, !dbg !106
  %287 = fcmp olt float %286, 0x3810000000000000, !dbg !107
  %288 = fmul float %286, 0x4160000000000000, !dbg !107
  %.02.i61 = select i1 %287, float %288, float %286, !dbg !107
  %i.i.0.i62 = select i1 %287, float -2.300000e+01, float 0.000000e+00, !dbg !107
  %289 = bitcast float %.02.i61 to i32, !dbg !107
  %290 = add i32 %289, -1059760811, !dbg !107
  %291 = and i32 %290, -8388608, !dbg !107
  %292 = sub i32 %289, %291, !dbg !107
  %293 = bitcast i32 %292 to float, !dbg !107
  %294 = sitofp i32 %291 to float, !dbg !107
  %295 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not.i63 = icmp eq i32 %295, 0, !dbg !107
  %296 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %294, float 0x3E80000000000000, float %i.i.0.i62) #2, !dbg !107
  %297 = tail call float @llvm.nvvm.fma.rn.f(float %294, float 0x3E80000000000000, float %i.i.0.i62) #2, !dbg !107
  %.08.i64 = select i1 %.not.i63, float %297, float %296, !dbg !107
  %298 = fadd float %293, -1.000000e+00, !dbg !107
  %299 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not1.i65 = icmp eq i32 %299, 0, !dbg !107
  %300 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %298, float 0x3FC2073EC0000000) #2, !dbg !107
  %301 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %298, float 0x3FC2073EC0000000) #2, !dbg !107
  %.010.i66 = select i1 %.not1.i65, float %301, float %300, !dbg !107
  %302 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not2.i67 = icmp eq i32 %302, 0, !dbg !107
  %303 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i66, float %298, float 0xBFBF19B980000000) #2, !dbg !107
  %304 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i66, float %298, float 0xBFBF19B980000000) #2, !dbg !107
  %.011.i68 = select i1 %.not2.i67, float %304, float %303, !dbg !107
  %305 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not3.i69 = icmp eq i32 %305, 0, !dbg !107
  %306 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i68, float %298, float 0x3FC1E52AA0000000) #2, !dbg !107
  %307 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i68, float %298, float 0x3FC1E52AA0000000) #2, !dbg !107
  %.012.i70 = select i1 %.not3.i69, float %307, float %306, !dbg !107
  %308 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not4.i71 = icmp eq i32 %308, 0, !dbg !107
  %309 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i70, float %298, float 0xBFC55B1720000000) #2, !dbg !107
  %310 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i70, float %298, float 0xBFC55B1720000000) #2, !dbg !107
  %.09.i72 = select i1 %.not4.i71, float %310, float %309, !dbg !107
  %311 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not5.i73 = icmp eq i32 %311, 0, !dbg !107
  %312 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i72, float %298, float 0x3FC99DA160000000) #2, !dbg !107
  %313 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i72, float %298, float 0x3FC99DA160000000) #2, !dbg !107
  %.05.i74 = select i1 %.not5.i73, float %313, float %312, !dbg !107
  %314 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not6.i75 = icmp eq i32 %314, 0, !dbg !107
  %315 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i74, float %298, float 0xBFCFFFE440000000) #2, !dbg !107
  %316 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i74, float %298, float 0xBFCFFFE440000000) #2, !dbg !107
  %.01.i76 = select i1 %.not6.i75, float %316, float %315, !dbg !107
  %317 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not7.i77 = icmp eq i32 %317, 0, !dbg !107
  %318 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i76, float %298, float 0x3FD5554F00000000) #2, !dbg !107
  %319 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i76, float %298, float 0x3FD5554F00000000) #2, !dbg !107
  %.0.i78 = select i1 %.not7.i77, float %319, float %318, !dbg !107
  %320 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not8.i79 = icmp eq i32 %320, 0, !dbg !107
  %321 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i78, float %298, float -5.000000e-01) #2, !dbg !107
  %322 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i78, float %298, float -5.000000e-01) #2, !dbg !107
  %.07.i80 = select i1 %.not8.i79, float %322, float %321, !dbg !107
  %323 = fmul float %298, %.07.i80, !dbg !107
  %324 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not9.i81 = icmp eq i32 %324, 0, !dbg !107
  %325 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %323, float %298, float %298) #2, !dbg !107
  %326 = tail call float @llvm.nvvm.fma.rn.f(float %323, float %298, float %298) #2, !dbg !107
  %.06.i82 = select i1 %.not9.i81, float %326, float %325, !dbg !107
  %327 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not10.i83 = icmp eq i32 %327, 0, !dbg !107
  %328 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i64, float 0x3FE62E4300000000, float %.06.i82) #2, !dbg !107
  %329 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i64, float 0x3FE62E4300000000, float %.06.i82) #2, !dbg !107
  %.04.i84 = select i1 %.not10.i83, float %329, float %328, !dbg !107
  %330 = icmp ugt i32 %289, 2139095039, !dbg !107
  br i1 %330, label %__nv_fmaf_rn.exit.i.i87, label %__nv_logf.exit90, !dbg !107

__nv_fmaf_rn.exit.i.i87:                          ; preds = %__nv_logf.exit60
  %331 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !107
  %.not11.i88 = icmp eq i32 %331, 0, !dbg !107
  %332 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i61, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !107
  %333 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i61, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !107
  %.03.i89 = select i1 %.not11.i88, float %333, float %332, !dbg !107
  br label %__nv_logf.exit90, !dbg !107

__nv_logf.exit90:                                 ; preds = %__nv_logf.exit60, %__nv_fmaf_rn.exit.i.i87
  %r.i.0.i85 = phi float [ %.03.i89, %__nv_fmaf_rn.exit.i.i87 ], [ %.04.i84, %__nv_logf.exit60 ], !dbg !107
  %334 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %2, i1 true) #2, !dbg !108
  %335 = fmul float %52, 0x3FF7154760000000, !dbg !109
  %336 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %335) #2, !dbg !109
  %337 = fmul float %55, 0x3FF7154760000000, !dbg !110
  %338 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %337) #2, !dbg !110
  %339 = fadd float %336, %338, !dbg !111
  %340 = fmul float %58, 0x3FF7154760000000, !dbg !112
  %341 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %340) #2, !dbg !112
  %342 = fadd float %339, %341, !dbg !113
  %343 = fmul float %61, 0x3FF7154760000000, !dbg !114
  %344 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %343) #2, !dbg !114
  %345 = fadd float %342, %344, !dbg !115
  %346 = fcmp olt float %345, 0x3810000000000000, !dbg !116
  %347 = fmul float %345, 0x4160000000000000, !dbg !116
  %.02.i91 = select i1 %346, float %347, float %345, !dbg !116
  %i.i.0.i92 = select i1 %346, float -2.300000e+01, float 0.000000e+00, !dbg !116
  %348 = bitcast float %.02.i91 to i32, !dbg !116
  %349 = add i32 %348, -1059760811, !dbg !116
  %350 = and i32 %349, -8388608, !dbg !116
  %351 = sub i32 %348, %350, !dbg !116
  %352 = bitcast i32 %351 to float, !dbg !116
  %353 = sitofp i32 %350 to float, !dbg !116
  %354 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not.i93 = icmp eq i32 %354, 0, !dbg !116
  %355 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %353, float 0x3E80000000000000, float %i.i.0.i92) #2, !dbg !116
  %356 = tail call float @llvm.nvvm.fma.rn.f(float %353, float 0x3E80000000000000, float %i.i.0.i92) #2, !dbg !116
  %.08.i94 = select i1 %.not.i93, float %356, float %355, !dbg !116
  %357 = fadd float %352, -1.000000e+00, !dbg !116
  %358 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not1.i95 = icmp eq i32 %358, 0, !dbg !116
  %359 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %357, float 0x3FC2073EC0000000) #2, !dbg !116
  %360 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %357, float 0x3FC2073EC0000000) #2, !dbg !116
  %.010.i96 = select i1 %.not1.i95, float %360, float %359, !dbg !116
  %361 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not2.i97 = icmp eq i32 %361, 0, !dbg !116
  %362 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i96, float %357, float 0xBFBF19B980000000) #2, !dbg !116
  %363 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i96, float %357, float 0xBFBF19B980000000) #2, !dbg !116
  %.011.i98 = select i1 %.not2.i97, float %363, float %362, !dbg !116
  %364 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not3.i99 = icmp eq i32 %364, 0, !dbg !116
  %365 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i98, float %357, float 0x3FC1E52AA0000000) #2, !dbg !116
  %366 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i98, float %357, float 0x3FC1E52AA0000000) #2, !dbg !116
  %.012.i100 = select i1 %.not3.i99, float %366, float %365, !dbg !116
  %367 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not4.i101 = icmp eq i32 %367, 0, !dbg !116
  %368 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i100, float %357, float 0xBFC55B1720000000) #2, !dbg !116
  %369 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i100, float %357, float 0xBFC55B1720000000) #2, !dbg !116
  %.09.i102 = select i1 %.not4.i101, float %369, float %368, !dbg !116
  %370 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not5.i103 = icmp eq i32 %370, 0, !dbg !116
  %371 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i102, float %357, float 0x3FC99DA160000000) #2, !dbg !116
  %372 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i102, float %357, float 0x3FC99DA160000000) #2, !dbg !116
  %.05.i104 = select i1 %.not5.i103, float %372, float %371, !dbg !116
  %373 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not6.i105 = icmp eq i32 %373, 0, !dbg !116
  %374 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i104, float %357, float 0xBFCFFFE440000000) #2, !dbg !116
  %375 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i104, float %357, float 0xBFCFFFE440000000) #2, !dbg !116
  %.01.i106 = select i1 %.not6.i105, float %375, float %374, !dbg !116
  %376 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not7.i107 = icmp eq i32 %376, 0, !dbg !116
  %377 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i106, float %357, float 0x3FD5554F00000000) #2, !dbg !116
  %378 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i106, float %357, float 0x3FD5554F00000000) #2, !dbg !116
  %.0.i108 = select i1 %.not7.i107, float %378, float %377, !dbg !116
  %379 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not8.i109 = icmp eq i32 %379, 0, !dbg !116
  %380 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i108, float %357, float -5.000000e-01) #2, !dbg !116
  %381 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i108, float %357, float -5.000000e-01) #2, !dbg !116
  %.07.i110 = select i1 %.not8.i109, float %381, float %380, !dbg !116
  %382 = fmul float %357, %.07.i110, !dbg !116
  %383 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not9.i111 = icmp eq i32 %383, 0, !dbg !116
  %384 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %382, float %357, float %357) #2, !dbg !116
  %385 = tail call float @llvm.nvvm.fma.rn.f(float %382, float %357, float %357) #2, !dbg !116
  %.06.i112 = select i1 %.not9.i111, float %385, float %384, !dbg !116
  %386 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not10.i113 = icmp eq i32 %386, 0, !dbg !116
  %387 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i94, float 0x3FE62E4300000000, float %.06.i112) #2, !dbg !116
  %388 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i94, float 0x3FE62E4300000000, float %.06.i112) #2, !dbg !116
  %.04.i114 = select i1 %.not10.i113, float %388, float %387, !dbg !116
  %389 = icmp ugt i32 %348, 2139095039, !dbg !116
  br i1 %389, label %__nv_fmaf_rn.exit.i.i117, label %__nv_logf.exit120, !dbg !116

__nv_fmaf_rn.exit.i.i117:                         ; preds = %__nv_logf.exit90
  %390 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !116
  %.not11.i118 = icmp eq i32 %390, 0, !dbg !116
  %391 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i91, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !116
  %392 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i91, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !116
  %.03.i119 = select i1 %.not11.i118, float %392, float %391, !dbg !116
  br label %__nv_logf.exit120, !dbg !116

__nv_logf.exit120:                                ; preds = %__nv_logf.exit90, %__nv_fmaf_rn.exit.i.i117
  %r.i.0.i115 = phi float [ %.03.i119, %__nv_fmaf_rn.exit.i.i117 ], [ %.04.i114, %__nv_logf.exit90 ], !dbg !116
  %393 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 true) #2, !dbg !117
  %394 = fmul float %64, 0x3FF7154760000000, !dbg !118
  %395 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %394) #2, !dbg !118
  %396 = fmul float %67, 0x3FF7154760000000, !dbg !119
  %397 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %396) #2, !dbg !119
  %398 = fadd float %395, %397, !dbg !120
  %399 = fmul float %70, 0x3FF7154760000000, !dbg !121
  %400 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %399) #2, !dbg !121
  %401 = fadd float %398, %400, !dbg !122
  %402 = fmul float %73, 0x3FF7154760000000, !dbg !123
  %403 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %402) #2, !dbg !123
  %404 = fadd float %401, %403, !dbg !124
  %405 = fcmp olt float %404, 0x3810000000000000, !dbg !125
  %406 = fmul float %404, 0x4160000000000000, !dbg !125
  %.02.i121 = select i1 %405, float %406, float %404, !dbg !125
  %i.i.0.i122 = select i1 %405, float -2.300000e+01, float 0.000000e+00, !dbg !125
  %407 = bitcast float %.02.i121 to i32, !dbg !125
  %408 = add i32 %407, -1059760811, !dbg !125
  %409 = and i32 %408, -8388608, !dbg !125
  %410 = sub i32 %407, %409, !dbg !125
  %411 = bitcast i32 %410 to float, !dbg !125
  %412 = sitofp i32 %409 to float, !dbg !125
  %413 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not.i123 = icmp eq i32 %413, 0, !dbg !125
  %414 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %412, float 0x3E80000000000000, float %i.i.0.i122) #2, !dbg !125
  %415 = tail call float @llvm.nvvm.fma.rn.f(float %412, float 0x3E80000000000000, float %i.i.0.i122) #2, !dbg !125
  %.08.i124 = select i1 %.not.i123, float %415, float %414, !dbg !125
  %416 = fadd float %411, -1.000000e+00, !dbg !125
  %417 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not1.i125 = icmp eq i32 %417, 0, !dbg !125
  %418 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %416, float 0x3FC2073EC0000000) #2, !dbg !125
  %419 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %416, float 0x3FC2073EC0000000) #2, !dbg !125
  %.010.i126 = select i1 %.not1.i125, float %419, float %418, !dbg !125
  %420 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not2.i127 = icmp eq i32 %420, 0, !dbg !125
  %421 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i126, float %416, float 0xBFBF19B980000000) #2, !dbg !125
  %422 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i126, float %416, float 0xBFBF19B980000000) #2, !dbg !125
  %.011.i128 = select i1 %.not2.i127, float %422, float %421, !dbg !125
  %423 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not3.i129 = icmp eq i32 %423, 0, !dbg !125
  %424 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i128, float %416, float 0x3FC1E52AA0000000) #2, !dbg !125
  %425 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i128, float %416, float 0x3FC1E52AA0000000) #2, !dbg !125
  %.012.i130 = select i1 %.not3.i129, float %425, float %424, !dbg !125
  %426 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not4.i131 = icmp eq i32 %426, 0, !dbg !125
  %427 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i130, float %416, float 0xBFC55B1720000000) #2, !dbg !125
  %428 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i130, float %416, float 0xBFC55B1720000000) #2, !dbg !125
  %.09.i132 = select i1 %.not4.i131, float %428, float %427, !dbg !125
  %429 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not5.i133 = icmp eq i32 %429, 0, !dbg !125
  %430 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i132, float %416, float 0x3FC99DA160000000) #2, !dbg !125
  %431 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i132, float %416, float 0x3FC99DA160000000) #2, !dbg !125
  %.05.i134 = select i1 %.not5.i133, float %431, float %430, !dbg !125
  %432 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not6.i135 = icmp eq i32 %432, 0, !dbg !125
  %433 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i134, float %416, float 0xBFCFFFE440000000) #2, !dbg !125
  %434 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i134, float %416, float 0xBFCFFFE440000000) #2, !dbg !125
  %.01.i136 = select i1 %.not6.i135, float %434, float %433, !dbg !125
  %435 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not7.i137 = icmp eq i32 %435, 0, !dbg !125
  %436 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i136, float %416, float 0x3FD5554F00000000) #2, !dbg !125
  %437 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i136, float %416, float 0x3FD5554F00000000) #2, !dbg !125
  %.0.i138 = select i1 %.not7.i137, float %437, float %436, !dbg !125
  %438 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not8.i139 = icmp eq i32 %438, 0, !dbg !125
  %439 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i138, float %416, float -5.000000e-01) #2, !dbg !125
  %440 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i138, float %416, float -5.000000e-01) #2, !dbg !125
  %.07.i140 = select i1 %.not8.i139, float %440, float %439, !dbg !125
  %441 = fmul float %416, %.07.i140, !dbg !125
  %442 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not9.i141 = icmp eq i32 %442, 0, !dbg !125
  %443 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %441, float %416, float %416) #2, !dbg !125
  %444 = tail call float @llvm.nvvm.fma.rn.f(float %441, float %416, float %416) #2, !dbg !125
  %.06.i142 = select i1 %.not9.i141, float %444, float %443, !dbg !125
  %445 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not10.i143 = icmp eq i32 %445, 0, !dbg !125
  %446 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i124, float 0x3FE62E4300000000, float %.06.i142) #2, !dbg !125
  %447 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i124, float 0x3FE62E4300000000, float %.06.i142) #2, !dbg !125
  %.04.i144 = select i1 %.not10.i143, float %447, float %446, !dbg !125
  %448 = icmp ugt i32 %407, 2139095039, !dbg !125
  br i1 %448, label %__nv_fmaf_rn.exit.i.i147, label %__nv_logf.exit150, !dbg !125

__nv_fmaf_rn.exit.i.i147:                         ; preds = %__nv_logf.exit120
  %449 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !125
  %.not11.i148 = icmp eq i32 %449, 0, !dbg !125
  %450 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i121, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !125
  %451 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i121, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !125
  %.03.i149 = select i1 %.not11.i148, float %451, float %450, !dbg !125
  br label %__nv_logf.exit150, !dbg !125

__nv_logf.exit150:                                ; preds = %__nv_logf.exit120, %__nv_fmaf_rn.exit.i.i147
  %r.i.0.i145 = phi float [ %.03.i149, %__nv_fmaf_rn.exit.i.i147 ], [ %.04.i144, %__nv_logf.exit120 ], !dbg !125
  %452 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %80, i1 true) #2, !dbg !126
  %453 = fmul float %76, 0x3FF7154760000000, !dbg !127
  %454 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %453) #2, !dbg !127
  %455 = fmul float %79, 0x3FF7154760000000, !dbg !128
  %456 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %455) #2, !dbg !128
  %457 = fadd float %454, %456, !dbg !129
  %458 = fmul float %82, 0x3FF7154760000000, !dbg !130
  %459 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %458) #2, !dbg !130
  %460 = fadd float %457, %459, !dbg !131
  %461 = fmul float %85, 0x3FF7154760000000, !dbg !132
  %462 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %461) #2, !dbg !132
  %463 = fadd float %460, %462, !dbg !133
  %464 = fcmp olt float %463, 0x3810000000000000, !dbg !134
  %465 = fmul float %463, 0x4160000000000000, !dbg !134
  %.02.i151 = select i1 %464, float %465, float %463, !dbg !134
  %i.i.0.i152 = select i1 %464, float -2.300000e+01, float 0.000000e+00, !dbg !134
  %466 = bitcast float %.02.i151 to i32, !dbg !134
  %467 = add i32 %466, -1059760811, !dbg !134
  %468 = and i32 %467, -8388608, !dbg !134
  %469 = sub i32 %466, %468, !dbg !134
  %470 = bitcast i32 %469 to float, !dbg !134
  %471 = sitofp i32 %468 to float, !dbg !134
  %472 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not.i153 = icmp eq i32 %472, 0, !dbg !134
  %473 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %471, float 0x3E80000000000000, float %i.i.0.i152) #2, !dbg !134
  %474 = tail call float @llvm.nvvm.fma.rn.f(float %471, float 0x3E80000000000000, float %i.i.0.i152) #2, !dbg !134
  %.08.i154 = select i1 %.not.i153, float %474, float %473, !dbg !134
  %475 = fadd float %470, -1.000000e+00, !dbg !134
  %476 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not1.i155 = icmp eq i32 %476, 0, !dbg !134
  %477 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %475, float 0x3FC2073EC0000000) #2, !dbg !134
  %478 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %475, float 0x3FC2073EC0000000) #2, !dbg !134
  %.010.i156 = select i1 %.not1.i155, float %478, float %477, !dbg !134
  %479 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not2.i157 = icmp eq i32 %479, 0, !dbg !134
  %480 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i156, float %475, float 0xBFBF19B980000000) #2, !dbg !134
  %481 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i156, float %475, float 0xBFBF19B980000000) #2, !dbg !134
  %.011.i158 = select i1 %.not2.i157, float %481, float %480, !dbg !134
  %482 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not3.i159 = icmp eq i32 %482, 0, !dbg !134
  %483 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i158, float %475, float 0x3FC1E52AA0000000) #2, !dbg !134
  %484 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i158, float %475, float 0x3FC1E52AA0000000) #2, !dbg !134
  %.012.i160 = select i1 %.not3.i159, float %484, float %483, !dbg !134
  %485 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not4.i161 = icmp eq i32 %485, 0, !dbg !134
  %486 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i160, float %475, float 0xBFC55B1720000000) #2, !dbg !134
  %487 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i160, float %475, float 0xBFC55B1720000000) #2, !dbg !134
  %.09.i162 = select i1 %.not4.i161, float %487, float %486, !dbg !134
  %488 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not5.i163 = icmp eq i32 %488, 0, !dbg !134
  %489 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i162, float %475, float 0x3FC99DA160000000) #2, !dbg !134
  %490 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i162, float %475, float 0x3FC99DA160000000) #2, !dbg !134
  %.05.i164 = select i1 %.not5.i163, float %490, float %489, !dbg !134
  %491 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not6.i165 = icmp eq i32 %491, 0, !dbg !134
  %492 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i164, float %475, float 0xBFCFFFE440000000) #2, !dbg !134
  %493 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i164, float %475, float 0xBFCFFFE440000000) #2, !dbg !134
  %.01.i166 = select i1 %.not6.i165, float %493, float %492, !dbg !134
  %494 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not7.i167 = icmp eq i32 %494, 0, !dbg !134
  %495 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i166, float %475, float 0x3FD5554F00000000) #2, !dbg !134
  %496 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i166, float %475, float 0x3FD5554F00000000) #2, !dbg !134
  %.0.i168 = select i1 %.not7.i167, float %496, float %495, !dbg !134
  %497 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not8.i169 = icmp eq i32 %497, 0, !dbg !134
  %498 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i168, float %475, float -5.000000e-01) #2, !dbg !134
  %499 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i168, float %475, float -5.000000e-01) #2, !dbg !134
  %.07.i170 = select i1 %.not8.i169, float %499, float %498, !dbg !134
  %500 = fmul float %475, %.07.i170, !dbg !134
  %501 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not9.i171 = icmp eq i32 %501, 0, !dbg !134
  %502 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %500, float %475, float %475) #2, !dbg !134
  %503 = tail call float @llvm.nvvm.fma.rn.f(float %500, float %475, float %475) #2, !dbg !134
  %.06.i172 = select i1 %.not9.i171, float %503, float %502, !dbg !134
  %504 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not10.i173 = icmp eq i32 %504, 0, !dbg !134
  %505 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i154, float 0x3FE62E4300000000, float %.06.i172) #2, !dbg !134
  %506 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i154, float 0x3FE62E4300000000, float %.06.i172) #2, !dbg !134
  %.04.i174 = select i1 %.not10.i173, float %506, float %505, !dbg !134
  %507 = icmp ugt i32 %466, 2139095039, !dbg !134
  br i1 %507, label %__nv_fmaf_rn.exit.i.i177, label %__nv_logf.exit180, !dbg !134

__nv_fmaf_rn.exit.i.i177:                         ; preds = %__nv_logf.exit150
  %508 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !134
  %.not11.i178 = icmp eq i32 %508, 0, !dbg !134
  %509 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i151, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !134
  %510 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i151, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !134
  %.03.i179 = select i1 %.not11.i178, float %510, float %509, !dbg !134
  br label %__nv_logf.exit180, !dbg !134

__nv_logf.exit180:                                ; preds = %__nv_logf.exit150, %__nv_fmaf_rn.exit.i.i177
  %r.i.0.i175 = phi float [ %.03.i179, %__nv_fmaf_rn.exit.i.i177 ], [ %.04.i174, %__nv_logf.exit150 ], !dbg !134
  %511 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %95, i1 true) #2, !dbg !135
  %512 = fmul float %88, 0x3FF7154760000000, !dbg !136
  %513 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %512) #2, !dbg !136
  %514 = fmul float %91, 0x3FF7154760000000, !dbg !137
  %515 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %514) #2, !dbg !137
  %516 = fadd float %513, %515, !dbg !138
  %517 = fmul float %94, 0x3FF7154760000000, !dbg !139
  %518 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %517) #2, !dbg !139
  %519 = fadd float %516, %518, !dbg !140
  %520 = fmul float %97, 0x3FF7154760000000, !dbg !141
  %521 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %520) #2, !dbg !141
  %522 = fadd float %519, %521, !dbg !142
  %523 = fcmp olt float %522, 0x3810000000000000, !dbg !143
  %524 = fmul float %522, 0x4160000000000000, !dbg !143
  %.02.i181 = select i1 %523, float %524, float %522, !dbg !143
  %i.i.0.i182 = select i1 %523, float -2.300000e+01, float 0.000000e+00, !dbg !143
  %525 = bitcast float %.02.i181 to i32, !dbg !143
  %526 = add i32 %525, -1059760811, !dbg !143
  %527 = and i32 %526, -8388608, !dbg !143
  %528 = sub i32 %525, %527, !dbg !143
  %529 = bitcast i32 %528 to float, !dbg !143
  %530 = sitofp i32 %527 to float, !dbg !143
  %531 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not.i183 = icmp eq i32 %531, 0, !dbg !143
  %532 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %530, float 0x3E80000000000000, float %i.i.0.i182) #2, !dbg !143
  %533 = tail call float @llvm.nvvm.fma.rn.f(float %530, float 0x3E80000000000000, float %i.i.0.i182) #2, !dbg !143
  %.08.i184 = select i1 %.not.i183, float %533, float %532, !dbg !143
  %534 = fadd float %529, -1.000000e+00, !dbg !143
  %535 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not1.i185 = icmp eq i32 %535, 0, !dbg !143
  %536 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %534, float 0x3FC2073EC0000000) #2, !dbg !143
  %537 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %534, float 0x3FC2073EC0000000) #2, !dbg !143
  %.010.i186 = select i1 %.not1.i185, float %537, float %536, !dbg !143
  %538 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not2.i187 = icmp eq i32 %538, 0, !dbg !143
  %539 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i186, float %534, float 0xBFBF19B980000000) #2, !dbg !143
  %540 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i186, float %534, float 0xBFBF19B980000000) #2, !dbg !143
  %.011.i188 = select i1 %.not2.i187, float %540, float %539, !dbg !143
  %541 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not3.i189 = icmp eq i32 %541, 0, !dbg !143
  %542 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i188, float %534, float 0x3FC1E52AA0000000) #2, !dbg !143
  %543 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i188, float %534, float 0x3FC1E52AA0000000) #2, !dbg !143
  %.012.i190 = select i1 %.not3.i189, float %543, float %542, !dbg !143
  %544 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not4.i191 = icmp eq i32 %544, 0, !dbg !143
  %545 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i190, float %534, float 0xBFC55B1720000000) #2, !dbg !143
  %546 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i190, float %534, float 0xBFC55B1720000000) #2, !dbg !143
  %.09.i192 = select i1 %.not4.i191, float %546, float %545, !dbg !143
  %547 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not5.i193 = icmp eq i32 %547, 0, !dbg !143
  %548 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i192, float %534, float 0x3FC99DA160000000) #2, !dbg !143
  %549 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i192, float %534, float 0x3FC99DA160000000) #2, !dbg !143
  %.05.i194 = select i1 %.not5.i193, float %549, float %548, !dbg !143
  %550 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not6.i195 = icmp eq i32 %550, 0, !dbg !143
  %551 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i194, float %534, float 0xBFCFFFE440000000) #2, !dbg !143
  %552 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i194, float %534, float 0xBFCFFFE440000000) #2, !dbg !143
  %.01.i196 = select i1 %.not6.i195, float %552, float %551, !dbg !143
  %553 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not7.i197 = icmp eq i32 %553, 0, !dbg !143
  %554 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i196, float %534, float 0x3FD5554F00000000) #2, !dbg !143
  %555 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i196, float %534, float 0x3FD5554F00000000) #2, !dbg !143
  %.0.i198 = select i1 %.not7.i197, float %555, float %554, !dbg !143
  %556 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not8.i199 = icmp eq i32 %556, 0, !dbg !143
  %557 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i198, float %534, float -5.000000e-01) #2, !dbg !143
  %558 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i198, float %534, float -5.000000e-01) #2, !dbg !143
  %.07.i200 = select i1 %.not8.i199, float %558, float %557, !dbg !143
  %559 = fmul float %534, %.07.i200, !dbg !143
  %560 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not9.i201 = icmp eq i32 %560, 0, !dbg !143
  %561 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %559, float %534, float %534) #2, !dbg !143
  %562 = tail call float @llvm.nvvm.fma.rn.f(float %559, float %534, float %534) #2, !dbg !143
  %.06.i202 = select i1 %.not9.i201, float %562, float %561, !dbg !143
  %563 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not10.i203 = icmp eq i32 %563, 0, !dbg !143
  %564 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i184, float 0x3FE62E4300000000, float %.06.i202) #2, !dbg !143
  %565 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i184, float 0x3FE62E4300000000, float %.06.i202) #2, !dbg !143
  %.04.i204 = select i1 %.not10.i203, float %565, float %564, !dbg !143
  %566 = icmp ugt i32 %525, 2139095039, !dbg !143
  br i1 %566, label %__nv_fmaf_rn.exit.i.i207, label %__nv_logf.exit210, !dbg !143

__nv_fmaf_rn.exit.i.i207:                         ; preds = %__nv_logf.exit180
  %567 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !143
  %.not11.i208 = icmp eq i32 %567, 0, !dbg !143
  %568 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i181, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !143
  %569 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i181, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !143
  %.03.i209 = select i1 %.not11.i208, float %569, float %568, !dbg !143
  br label %__nv_logf.exit210, !dbg !143

__nv_logf.exit210:                                ; preds = %__nv_logf.exit180, %__nv_fmaf_rn.exit.i.i207
  %r.i.0.i205 = phi float [ %.03.i209, %__nv_fmaf_rn.exit.i.i207 ], [ %.04.i204, %__nv_logf.exit180 ], !dbg !143
  %570 = insertelement <2 x i32> poison, i32 %452, i64 0, !dbg !126
  %571 = insertelement <2 x i32> %570, i32 %511, i64 1, !dbg !126
  %572 = bitcast <2 x i32> %571 to <2 x float>, !dbg !126
  %573 = insertelement <2 x float> poison, float %.02.i91, i64 0, !dbg !116
  %574 = insertelement <2 x float> %573, float %.02.i121, i64 1, !dbg !116
  %575 = fcmp oeq <2 x float> %574, zeroinitializer, !dbg !116
  %576 = insertelement <2 x i32> poison, i32 %334, i64 0, !dbg !108
  %577 = insertelement <2 x i32> %576, i32 %393, i64 1, !dbg !108
  %578 = bitcast <2 x i32> %577 to <2 x float>, !dbg !108
  %579 = insertelement <2 x float> poison, float %r.i.0.i115, i64 0, !dbg !116
  %580 = insertelement <2 x float> %579, float %r.i.0.i145, i64 1, !dbg !116
  %581 = select <2 x i1> %575, <2 x float> splat (float 0xFFF0000000000000), <2 x float> %580, !dbg !116
  %582 = fsub <2 x float> %581, %578, !dbg !144
  %583 = fadd <2 x float> %582, zeroinitializer, !dbg !144
  %shift = shufflevector <2 x float> %583, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !145
  %584 = fadd <2 x float> %583, %shift, !dbg !145
  %585 = insertelement <2 x float> poison, float %.02.i151, i64 0, !dbg !134
  %586 = insertelement <2 x float> %585, float %.02.i181, i64 1, !dbg !134
  %587 = fcmp oeq <2 x float> %586, zeroinitializer, !dbg !134
  %588 = insertelement <2 x float> poison, float %.02.i, i64 0, !dbg !80
  %589 = insertelement <2 x float> %588, float %.02.i1, i64 1, !dbg !80
  %590 = fcmp oeq <2 x float> %589, zeroinitializer, !dbg !80
  %591 = insertelement <2 x i32> poison, i32 %98, i64 0, !dbg !72
  %592 = insertelement <2 x i32> %591, i32 %157, i64 1, !dbg !72
  %593 = bitcast <2 x i32> %592 to <2 x float>, !dbg !72
  %594 = insertelement <2 x float> poison, float %r.i.0.i, i64 0, !dbg !80
  %595 = insertelement <2 x float> %594, float %r.i.0.i25, i64 1, !dbg !80
  %596 = select <2 x i1> %590, <2 x float> splat (float 0xFFF0000000000000), <2 x float> %595, !dbg !80
  %597 = fsub <2 x float> %596, %593, !dbg !146
  %598 = fadd <2 x float> %597, zeroinitializer, !dbg !146
  %shift211 = shufflevector <2 x float> %598, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !147
  %599 = fadd <2 x float> %598, %shift211, !dbg !147
  %600 = insertelement <2 x float> poison, float %.02.i31, i64 0, !dbg !98
  %601 = insertelement <2 x float> %600, float %.02.i61, i64 1, !dbg !98
  %602 = fcmp oeq <2 x float> %601, zeroinitializer, !dbg !98
  %603 = insertelement <2 x i32> poison, i32 %216, i64 0, !dbg !90
  %604 = insertelement <2 x i32> %603, i32 %275, i64 1, !dbg !90
  %605 = bitcast <2 x i32> %604 to <2 x float>, !dbg !90
  %606 = insertelement <2 x float> poison, float %r.i.0.i55, i64 0, !dbg !98
  %607 = insertelement <2 x float> %606, float %r.i.0.i85, i64 1, !dbg !98
  %608 = select <2 x i1> %602, <2 x float> splat (float 0xFFF0000000000000), <2 x float> %607, !dbg !98
  %609 = fsub <2 x float> %608, %605, !dbg !148
  %610 = fadd <2 x float> %609, zeroinitializer, !dbg !148
  %611 = fadd <2 x float> %599, %610, !dbg !149
  %shift212 = shufflevector <2 x float> %610, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !150
  %612 = fadd <2 x float> %611, %shift212, !dbg !150
  %613 = extractelement <2 x float> %612, i64 0, !dbg !150
  %614 = insertelement <2 x float> poison, float %r.i.0.i175, i64 0, !dbg !134
  %615 = insertelement <2 x float> %614, float %r.i.0.i205, i64 1, !dbg !134
  %616 = select <2 x i1> %587, <2 x float> splat (float 0xFFF0000000000000), <2 x float> %615, !dbg !134
  %617 = fsub <2 x float> %616, %572, !dbg !151
  %618 = fadd <2 x float> %617, zeroinitializer, !dbg !151
  %619 = fadd <2 x float> %584, %618, !dbg !152
  %shift213 = shufflevector <2 x float> %618, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !153
  %620 = fadd <2 x float> %619, %shift213, !dbg !153
  %621 = extractelement <2 x float> %620, i64 0, !dbg !153
  %622 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %613, float 4.000000e+00) #2, !dbg !154
  %623 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %621, float 4.000000e+00) #2, !dbg !155
  %624 = fadd float %622, %623, !dbg !156
  %625 = fmul float %624, 5.000000e-01, !dbg !157
  %626 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !158
  %627 = and i32 %626, 31, !dbg !158
  %628 = icmp eq i32 %627, 0, !dbg !158
  %629 = bitcast float %625 to i32, !dbg !158
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %629, ptr addrspace(1) %0, i1 %628) #2, !dbg !158
  ret void, !dbg !159
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cviow6ygggcoickckruscv346ziyxnqzflr45d7mtvdg26v6gzjs.py", directory: "inductor_cache/vi")
!4 = !{ptr @triton_poi_fused_add_arange_div_nll_loss_forward_2, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_arange_div_nll_loss_forward_2, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_arange_div_nll_loss_forward_2", linkageName: "triton_poi_fused_add_arange_div_nll_loss_forward_2", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 19, scope: !7)
!11 = !DILocation(line: 26, column: 30, scope: !7)
!12 = !DILocation(line: 26, column: 19, scope: !7)
!13 = !DILocation(line: 28, column: 31, scope: !7)
!14 = !DILocation(line: 28, column: 20, scope: !7)
!15 = !DILocation(line: 30, column: 31, scope: !7)
!16 = !DILocation(line: 30, column: 20, scope: !7)
!17 = !DILocation(line: 32, column: 31, scope: !7)
!18 = !DILocation(line: 32, column: 20, scope: !7)
!19 = !DILocation(line: 34, column: 31, scope: !7)
!20 = !DILocation(line: 34, column: 20, scope: !7)
!21 = !DILocation(line: 36, column: 31, scope: !7)
!22 = !DILocation(line: 36, column: 20, scope: !7)
!23 = !DILocation(line: 38, column: 31, scope: !7)
!24 = !DILocation(line: 38, column: 20, scope: !7)
!25 = !DILocation(line: 40, column: 31, scope: !7)
!26 = !DILocation(line: 40, column: 20, scope: !7)
!27 = !DILocation(line: 42, column: 31, scope: !7)
!28 = !DILocation(line: 42, column: 20, scope: !7)
!29 = !DILocation(line: 44, column: 31, scope: !7)
!30 = !DILocation(line: 44, column: 20, scope: !7)
!31 = !DILocation(line: 46, column: 31, scope: !7)
!32 = !DILocation(line: 46, column: 20, scope: !7)
!33 = !DILocation(line: 48, column: 31, scope: !7)
!34 = !DILocation(line: 48, column: 20, scope: !7)
!35 = !DILocation(line: 50, column: 31, scope: !7)
!36 = !DILocation(line: 50, column: 20, scope: !7)
!37 = !DILocation(line: 52, column: 31, scope: !7)
!38 = !DILocation(line: 52, column: 20, scope: !7)
!39 = !DILocation(line: 54, column: 31, scope: !7)
!40 = !DILocation(line: 54, column: 20, scope: !7)
!41 = !DILocation(line: 56, column: 20, scope: !7)
!42 = !DILocation(line: 58, column: 32, scope: !7)
!43 = !DILocation(line: 58, column: 21, scope: !7)
!44 = !DILocation(line: 60, column: 32, scope: !7)
!45 = !DILocation(line: 60, column: 21, scope: !7)
!46 = !DILocation(line: 62, column: 32, scope: !7)
!47 = !DILocation(line: 62, column: 21, scope: !7)
!48 = !DILocation(line: 64, column: 32, scope: !7)
!49 = !DILocation(line: 64, column: 21, scope: !7)
!50 = !DILocation(line: 66, column: 32, scope: !7)
!51 = !DILocation(line: 66, column: 21, scope: !7)
!52 = !DILocation(line: 68, column: 32, scope: !7)
!53 = !DILocation(line: 68, column: 21, scope: !7)
!54 = !DILocation(line: 70, column: 32, scope: !7)
!55 = !DILocation(line: 70, column: 21, scope: !7)
!56 = !DILocation(line: 72, column: 32, scope: !7)
!57 = !DILocation(line: 72, column: 21, scope: !7)
!58 = !DILocation(line: 74, column: 32, scope: !7)
!59 = !DILocation(line: 74, column: 21, scope: !7)
!60 = !DILocation(line: 76, column: 32, scope: !7)
!61 = !DILocation(line: 76, column: 21, scope: !7)
!62 = !DILocation(line: 78, column: 32, scope: !7)
!63 = !DILocation(line: 78, column: 21, scope: !7)
!64 = !DILocation(line: 80, column: 32, scope: !7)
!65 = !DILocation(line: 80, column: 21, scope: !7)
!66 = !DILocation(line: 82, column: 32, scope: !7)
!67 = !DILocation(line: 82, column: 21, scope: !7)
!68 = !DILocation(line: 84, column: 32, scope: !7)
!69 = !DILocation(line: 84, column: 21, scope: !7)
!70 = !DILocation(line: 86, column: 32, scope: !7)
!71 = !DILocation(line: 86, column: 21, scope: !7)
!72 = !DILocation(line: 92, column: 37, scope: !7)
!73 = !DILocation(line: 93, column: 23, scope: !7)
!74 = !DILocation(line: 94, column: 24, scope: !7)
!75 = !DILocation(line: 95, column: 19, scope: !7)
!76 = !DILocation(line: 96, column: 24, scope: !7)
!77 = !DILocation(line: 97, column: 20, scope: !7)
!78 = !DILocation(line: 98, column: 24, scope: !7)
!79 = !DILocation(line: 99, column: 20, scope: !7)
!80 = !DILocation(line: 100, column: 24, scope: !7)
!81 = !DILocation(line: 108, column: 43, scope: !7)
!82 = !DILocation(line: 109, column: 24, scope: !7)
!83 = !DILocation(line: 110, column: 24, scope: !7)
!84 = !DILocation(line: 111, column: 20, scope: !7)
!85 = !DILocation(line: 112, column: 24, scope: !7)
!86 = !DILocation(line: 113, column: 20, scope: !7)
!87 = !DILocation(line: 114, column: 24, scope: !7)
!88 = !DILocation(line: 115, column: 20, scope: !7)
!89 = !DILocation(line: 116, column: 24, scope: !7)
!90 = !DILocation(line: 124, column: 43, scope: !7)
!91 = !DILocation(line: 125, column: 24, scope: !7)
!92 = !DILocation(line: 126, column: 24, scope: !7)
!93 = !DILocation(line: 127, column: 20, scope: !7)
!94 = !DILocation(line: 128, column: 24, scope: !7)
!95 = !DILocation(line: 129, column: 20, scope: !7)
!96 = !DILocation(line: 130, column: 24, scope: !7)
!97 = !DILocation(line: 131, column: 20, scope: !7)
!98 = !DILocation(line: 132, column: 24, scope: !7)
!99 = !DILocation(line: 140, column: 44, scope: !7)
!100 = !DILocation(line: 141, column: 24, scope: !7)
!101 = !DILocation(line: 142, column: 24, scope: !7)
!102 = !DILocation(line: 143, column: 20, scope: !7)
!103 = !DILocation(line: 144, column: 24, scope: !7)
!104 = !DILocation(line: 145, column: 20, scope: !7)
!105 = !DILocation(line: 146, column: 24, scope: !7)
!106 = !DILocation(line: 147, column: 20, scope: !7)
!107 = !DILocation(line: 148, column: 24, scope: !7)
!108 = !DILocation(line: 153, column: 38, scope: !7)
!109 = !DILocation(line: 154, column: 25, scope: !7)
!110 = !DILocation(line: 155, column: 25, scope: !7)
!111 = !DILocation(line: 156, column: 22, scope: !7)
!112 = !DILocation(line: 157, column: 25, scope: !7)
!113 = !DILocation(line: 158, column: 22, scope: !7)
!114 = !DILocation(line: 159, column: 25, scope: !7)
!115 = !DILocation(line: 160, column: 22, scope: !7)
!116 = !DILocation(line: 161, column: 25, scope: !7)
!117 = !DILocation(line: 165, column: 44, scope: !7)
!118 = !DILocation(line: 166, column: 25, scope: !7)
!119 = !DILocation(line: 167, column: 25, scope: !7)
!120 = !DILocation(line: 168, column: 22, scope: !7)
!121 = !DILocation(line: 169, column: 25, scope: !7)
!122 = !DILocation(line: 170, column: 22, scope: !7)
!123 = !DILocation(line: 171, column: 25, scope: !7)
!124 = !DILocation(line: 172, column: 22, scope: !7)
!125 = !DILocation(line: 173, column: 25, scope: !7)
!126 = !DILocation(line: 178, column: 44, scope: !7)
!127 = !DILocation(line: 179, column: 25, scope: !7)
!128 = !DILocation(line: 180, column: 25, scope: !7)
!129 = !DILocation(line: 181, column: 22, scope: !7)
!130 = !DILocation(line: 182, column: 25, scope: !7)
!131 = !DILocation(line: 183, column: 22, scope: !7)
!132 = !DILocation(line: 184, column: 25, scope: !7)
!133 = !DILocation(line: 185, column: 22, scope: !7)
!134 = !DILocation(line: 186, column: 25, scope: !7)
!135 = !DILocation(line: 191, column: 45, scope: !7)
!136 = !DILocation(line: 192, column: 25, scope: !7)
!137 = !DILocation(line: 193, column: 25, scope: !7)
!138 = !DILocation(line: 194, column: 22, scope: !7)
!139 = !DILocation(line: 195, column: 25, scope: !7)
!140 = !DILocation(line: 196, column: 22, scope: !7)
!141 = !DILocation(line: 197, column: 25, scope: !7)
!142 = !DILocation(line: 198, column: 22, scope: !7)
!143 = !DILocation(line: 199, column: 25, scope: !7)
!144 = !DILocation(line: 163, column: 14, scope: !7)
!145 = !DILocation(line: 177, column: 22, scope: !7)
!146 = !DILocation(line: 102, column: 13, scope: !7)
!147 = !DILocation(line: 120, column: 20, scope: !7)
!148 = !DILocation(line: 134, column: 13, scope: !7)
!149 = !DILocation(line: 136, column: 20, scope: !7)
!150 = !DILocation(line: 152, column: 20, scope: !7)
!151 = !DILocation(line: 188, column: 14, scope: !7)
!152 = !DILocation(line: 190, column: 22, scope: !7)
!153 = !DILocation(line: 203, column: 22, scope: !7)
!154 = !DILocation(line: 212, column: 21, scope: !7)
!155 = !DILocation(line: 213, column: 22, scope: !7)
!156 = !DILocation(line: 214, column: 22, scope: !7)
!157 = !DILocation(line: 216, column: 22, scope: !7)
!158 = !DILocation(line: 217, column: 69, scope: !7)
!159 = !DILocation(line: 217, column: 4, scope: !7)
