
*** Running vivado
    with args -log main_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jun 19 09:16:27 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_design.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1351.469 ; gain = 12.902 ; free physical = 156 ; free virtual = 4353
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/ISIR/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/ISIR/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/utils_1/imports/synth_1/main_design.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/utils_1/imports/synth_1/main_design.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main_design -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2162.348 ; gain = 415.715 ; free physical = 195 ; free virtual = 2928
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_design' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3157]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3328]
INFO: [Synth 8-3491] module 'main_design_axi_dma_0_0' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/synth/main_design_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'main_design_axi_dma_0_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3683]
INFO: [Synth 8-638] synthesizing module 'main_design_axi_dma_0_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/synth/main_design_axi_dma_0_0.vhd:158]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:21804' bound to instance 'U0' of component 'axi_dma' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/synth/main_design_axi_dma_0_0.vhd:437]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:28690]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:20258]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:18504]
INFO: [Synth 8-226] default block is never used [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:18631]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:18504]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:19486]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:19486]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:19895]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:19895]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:20258]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:22864]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21277]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21277]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:22864]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:25038]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:24128]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:24128]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:23819]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:23819]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:25038]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:27256]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:25387]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:25387]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:27256]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:27858]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:27858]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:17700]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:15543]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:1879]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:7072]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:7072]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:7543]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:7543]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:4535]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:4535]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:5461]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:5461]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:15543]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:16471]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:1879]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:1879]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:1879]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:9799]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:9799]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:4535]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:4535]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:11499]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:11499]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:16471]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:17700]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:28690]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13350]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13350]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:12431]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:12431]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:17757]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:17757]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:16116]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:16116]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:53340]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13671]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13671]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-226] default block is never used [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9439]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12116]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10618]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10618]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12116]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:20097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:20097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:53340]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-256] done synthesizing module 'main_design_axi_dma_0_0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/synth/main_design_axi_dma_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'main_design_axi_mem_intercon_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1804]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_PEI69B' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:101]
INFO: [Synth 8-3491] module 'main_design_auto_pc_1' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_pc_1/synth/main_design_auto_pc_1.v:53' bound to instance 'auto_pc' of component 'main_design_auto_pc_1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:344]
INFO: [Synth 8-6157] synthesizing module 'main_design_auto_pc_1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_pc_1/synth/main_design_auto_pc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi3_conv' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b_downsizer' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2269]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b_downsizer' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2269]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_a_axi3_conv' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_a_axi3_conv' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_w_axi3_conv' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1998]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_w_axi3_conv' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1998]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_a_axi3_conv__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_a_axi3_conv__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_r_axi3_conv' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_r_axi3_conv' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi3_conv' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'main_design_auto_pc_1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_pc_1/synth/main_design_auto_pc_1.v:53]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_PEI69B' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:101]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1EXEZPB' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1015]
INFO: [Synth 8-3491] module 'main_design_auto_us_0' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_0/synth/main_design_auto_us_0.v:53' bound to instance 'auto_us' of component 'main_design_auto_us_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1223]
INFO: [Synth 8-6157] synthesizing module 'main_design_auto_us_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_0/synth/main_design_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_top' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_axi_upsizer' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_w_upsizer' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5552]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_w_upsizer' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5552]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_a_upsizer' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_command_fifo' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_command_fifo' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:648]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_a_upsizer' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_r_upsizer' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_r_upsizer' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4643]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_a_upsizer__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_a_upsizer__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3594]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_axi_upsizer' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_top' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'main_design_auto_us_0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_0/synth/main_design_auto_us_0.v:53]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1EXEZPB' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1015]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_B6XWV5' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1340]
INFO: [Synth 8-3491] module 'main_design_auto_us_1' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_1/synth/main_design_auto_us_1.v:53' bound to instance 'auto_us' of component 'main_design_auto_us_1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1441]
INFO: [Synth 8-6157] synthesizing module 'main_design_auto_us_1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_1/synth/main_design_auto_us_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_top__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_axi_upsizer__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8463]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_axi_upsizer__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_top__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'main_design_auto_us_1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_1/synth/main_design_auto_us_1.v:53]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_B6XWV5' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1340]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_N3W2MA' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1526]
INFO: [Synth 8-3491] module 'main_design_auto_us_2' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_2/synth/main_design_auto_us_2.v:53' bound to instance 'auto_us' of component 'main_design_auto_us_2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1645]
INFO: [Synth 8-6157] synthesizing module 'main_design_auto_us_2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_2/synth/main_design_auto_us_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_top__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_axi_upsizer__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7367]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_axi_upsizer__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7025]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_top__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'main_design_auto_us_2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_2/synth/main_design_auto_us_2.v:53]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_N3W2MA' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1526]
INFO: [Synth 8-3491] module 'main_design_xbar_2' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_2/synth/main_design_xbar_2.v:53' bound to instance 'xbar' of component 'main_design_xbar_2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:2429]
INFO: [Synth 8-6157] synthesizing module 'main_design_xbar_2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_2/synth/main_design_xbar_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_crossbar' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_router' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_router' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_router__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_router__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_mux' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_mux' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized3' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized8' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized8' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized9' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized9' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized3' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-256] done synthesizing module 'main_design_axi_mem_intercon_0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:1804]
INFO: [Synth 8-3491] module 'main_design_axi_quad_spi_0_2' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/synth/main_design_axi_quad_spi_0_2.vhd:59' bound to instance 'axi_quad_spi_0' of component 'main_design_axi_quad_spi_0_2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3888]
INFO: [Synth 8-638] synthesizing module 'main_design_axi_quad_spi_0_2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/synth/main_design_axi_quad_spi_0_2.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_XIP_PERF_MODE bound to: 1 - type: integer 
	Parameter C_BYTE_LEVEL_INTERRUPT_EN bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 2 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36483' bound to instance 'U0' of component 'axi_quad_spi' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/synth/main_design_axi_quad_spi_0_2.vhd:290]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36723]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34979]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19197]
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:2417]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:2417]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:14932]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:14932]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:21041]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:660]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:660]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:246]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:1923]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:246]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:13456]
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:13456]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:3638]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:3638]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:8766]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:8766]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:13811]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:13811]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:2649]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:2649]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:865]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:865]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19197]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34979]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36723]
INFO: [Synth 8-256] done synthesizing module 'main_design_axi_quad_spi_0_2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/synth/main_design_axi_quad_spi_0_2.vhd:97]
INFO: [Synth 8-3491] module 'main_design_util_ds_buf_0_2' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/synth/main_design_util_ds_buf_0_2.vhd:56' bound to instance 'lvds_clkin_0_ibuf' of component 'main_design_util_ds_buf_0_2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3924]
INFO: [Synth 8-638] synthesizing module 'main_design_util_ds_buf_0_2' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/synth/main_design_util_ds_buf_0_2.vhd:64]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:73' bound to instance 'U0' of component 'util_ds_buf' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/synth/main_design_util_ds_buf_0_2.vhd:201]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'main_design_util_ds_buf_0_2' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/synth/main_design_util_ds_buf_0_2.vhd:64]
INFO: [Synth 8-3491] module 'main_design_proc_sys_reset_0_0' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/synth/main_design_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'main_design_proc_sys_reset_0_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3930]
INFO: [Synth 8-638] synthesizing module 'main_design_proc_sys_reset_0_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/synth/main_design_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/synth/main_design_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'main_design_proc_sys_reset_0_0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/synth/main_design_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'main_design_processing_system7_0_0' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:53' bound to instance 'processing_system7_0' of component 'main_design_processing_system7_0_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3943]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/synth/main_design_processing_system7_0_0.v:456]
INFO: [Synth 8-638] synthesizing module 'main_design_ps7_0_axi_periph_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_XM9VZQ' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_XM9VZQ' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:474]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1S2SH48' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:573]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1S2SH48' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:573]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_15E0VTY' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:694]
INFO: [Synth 8-3491] module 'main_design_auto_pc_0' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_pc_0/synth/main_design_auto_pc_0.v:53' bound to instance 'auto_pc' of component 'main_design_auto_pc_0' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:877]
INFO: [Synth 8-226] default block is never used [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-226] default block is never used [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'SI_REG' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'MI_REG' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_15E0VTY' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:694]
INFO: [Synth 8-3491] module 'main_design_xbar_1' declared at '/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_1/synth/main_design_xbar_1.v:53' bound to instance 'xbar' of component 'main_design_xbar_1' [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3056]
INFO: [Synth 8-256] done synthesizing module 'main_design_ps7_0_axi_periph_0' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:2665]
INFO: [Synth 8-256] done synthesizing module 'main_design' (0#1) [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/synth/main_design.vhd:3157]
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_RESET.p_soft_reset_d3_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:1275]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element araddr_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:2155]
WARNING: [Synth 8-6014] Unused sequential element sof_ftch_desc_del_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NOMULT_CHANNEL.counter_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21520]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_64_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21602]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_bd_64_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21603]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_64_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21618]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_bd_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21619]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_64_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21763]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.reg2_bd_64_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21764]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_64_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21779]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM.queue_dout2_new_bd_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:21780]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:2009]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:2009]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:7918]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_tag_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:7772]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:7924]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:4945]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:4952]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_btt_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:10177]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:10178]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:10184]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2data_valid_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:10019]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2addr_valid_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:10018]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:4945]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:4952]
WARNING: [Synth 8-6014] Unused sequential element sig_s2mm_strm_wready_del_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:11866]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:12802]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:13064]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/6f54/hdl/axi_sg_v4_1_rfs.vhd:13066]
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:13811]
WARNING: [Synth 8-6014] Unused sequential element updt_desc_reg1_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:12928]
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:18639]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:7997]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:8308]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12817]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:12818]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:13156]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26239]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26443]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:26899]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:27444]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:27943]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28036]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:28037]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:47314]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:16878]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/bf20/hdl/axi_datamover_v5_1_vh_rfs.vhd:16883]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22710]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/8830/hdl/axi_dma_v7_1_vh_rfs.vhd:22683]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:852]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:636]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_31_axi_upsizer__parameterized1 does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7164]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19174]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19175]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19176]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19177]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19178]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34870]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34878]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34882]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34883]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34884]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34898]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34902]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34903]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34904]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34905]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34906]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36666]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36667]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36670]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36671]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36676]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36677]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36680]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36681]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36697]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:110]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:115]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:120]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:125]
WARNING: [Synth 8-3848] Net BUFG_FABRIC_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:129]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:134]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:135]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_ADV_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:140]
WARNING: [Synth 8-3848] Net OBUFDS_GTE5_ADV_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:141]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:147]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:148]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_ADV_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:153]
WARNING: [Synth 8-3848] Net OBUFDS_GTE3_ADV_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:154]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:160]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:161]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_ADV_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:166]
WARNING: [Synth 8-3848] Net OBUFDS_GTE4_ADV_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:167]
WARNING: [Synth 8-3848] Net IBUFDS_GTM_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:171]
WARNING: [Synth 8-3848] Net IBUFDS_GTM_ODIV2 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:172]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:178]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:179]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_ADV_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:186]
WARNING: [Synth 8-3848] Net OBUFDS_GTM_ADV_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:187]
WARNING: [Synth 8-3848] Net IBUFDS_GTME5_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:190]
WARNING: [Synth 8-3848] Net IBUFDS_GTME5_ODIV2 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:191]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:199]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:200]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_ADV_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:206]
WARNING: [Synth 8-3848] Net OBUFDS_GTME5_ADV_OB in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:207]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:217]
WARNING: [Synth 8-3848] Net BUFG_PS_O in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:221]
WARNING: [Synth 8-3848] Net MBUFG_GT_O1 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:233]
WARNING: [Synth 8-3848] Net MBUFG_GT_O2 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:234]
WARNING: [Synth 8-3848] Net MBUFG_GT_O3 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:235]
WARNING: [Synth 8-3848] Net MBUFG_GT_O4 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:236]
WARNING: [Synth 8-3848] Net MBUFG_PS_O1 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:241]
WARNING: [Synth 8-3848] Net MBUFG_PS_O2 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:242]
WARNING: [Synth 8-3848] Net MBUFG_PS_O3 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:243]
WARNING: [Synth 8-3848] Net MBUFG_PS_O4 in module/entity util_ds_buf does not have driver. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd:244]
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_2_mux_enc__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_32_decerr_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_32_addr_decoder__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_32_addr_decoder__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_32_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_32_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_32_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_32_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_32_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_32_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_32_axi_crossbar__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2567.855 ; gain = 821.223 ; free physical = 253 ; free virtual = 2317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2567.855 ; gain = 821.223 ; free physical = 253 ; free virtual = 2316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2567.855 ; gain = 821.223 ; free physical = 253 ; free virtual = 2316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2567.855 ; gain = 0.000 ; free physical = 251 ; free virtual = 2317
INFO: [Netlist 29-17] Analyzing 729 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: lvds_clkin_0_ibuf/U0/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/main_design_axi_quad_spi_0_2_board.xdc] for cell 'axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/main_design_axi_quad_spi_0_2_board.xdc] for cell 'axi_quad_spi_0/U0'
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/main_design_axi_quad_spi_0_2.xdc] for cell 'axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/main_design_axi_quad_spi_0_2.xdc] for cell 'axi_quad_spi_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/main_design_axi_quad_spi_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/main_design_util_ds_buf_0_2_board.xdc] for cell 'lvds_clkin_0_ibuf/U0'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_util_ds_buf_0_2/main_design_util_ds_buf_0_2_board.xdc] for cell 'lvds_clkin_0_ibuf/U0'
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc] for cell 'axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_files' is not supported in the xdc constraint file. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'noip_72M_clk'. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'noip_72M_clk'. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'noip_72M_clk'. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nothon/ISIR/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/main_design_axi_quad_spi_0_2_clocks.xdc] for cell 'axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_2/main_design_axi_quad_spi_0_2_clocks.xdc] for cell 'axi_quad_spi_0/U0'
Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_clocks.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_clocks.xdc] for cell 'axi_dma_0/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.793 ; gain = 0.000 ; free physical = 236 ; free virtual = 2331
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 728 instances were transformed.
  FD => FDRE: 11 instances
  FDR => FDRE: 699 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2640.793 ; gain = 0.000 ; free physical = 236 ; free virtual = 2331
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2640.793 ; gain = 894.160 ; free physical = 205 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2648.797 ; gain = 902.164 ; free physical = 205 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for processing_system7_0/inst. (constraint file  /home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_0/U0. (constraint file  /home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0. (constraint file  /home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for lvds_clkin_0_ibuf/U0. (constraint file  /home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc, line 72).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0/U0. (constraint file  /home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  /home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s02_couplers/auto_us/inst. (constraint file  /home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property KEEP_HIERARCHY = SOFT for processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lvds_clkin_0_ibuf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2648.797 ; gain = 902.164 ; free physical = 205 ; free virtual = 2303
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ftch_cs_reg' in module 'axi_sg_ftch_sm'
INFO: [Synth 8-802] inferred FSM for state register 'updt_cs_reg' in module 'axi_sg_updt_sm'
INFO: [Synth 8-802] inferred FSM for state register 'pntr_cs_reg' in module 'axi_sg_updt_queue'
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_32_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
            fetch_status |                               10 |                               10
             fetch_error |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ftch_cs_reg' using encoding 'sequential' in module 'axi_sg_ftch_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
         get_update_pntr |                              001 |                              001
       update_descriptor |                              010 |                              010
           update_status |                              011 |                              011
            update_error |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'updt_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        read_curdesc_lsb |                               01 |                               01
            write_status |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pntr_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_32_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2648.797 ; gain = 902.164 ; free physical = 219 ; free virtual = 2323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 24    
	   4 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 7     
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 8     
	   3 Input    5 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 24    
	   4 Input    5 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 24    
	   3 Input    4 Bit       Adders := 5     
	   4 Input    4 Bit       Adders := 15    
	   3 Input    3 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 25    
	   2 Input    2 Bit       Adders := 15    
	   4 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               91 Bit    Registers := 4     
	               73 Bit    Registers := 4     
	               71 Bit    Registers := 2     
	               69 Bit    Registers := 4     
	               68 Bit    Registers := 6     
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               62 Bit    Registers := 8     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 6     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 6     
	               32 Bit    Registers := 41    
	               30 Bit    Registers := 4     
	               26 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 13    
	               12 Bit    Registers := 11    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 83    
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 65    
	                4 Bit    Registers := 127   
	                3 Bit    Registers := 56    
	                2 Bit    Registers := 110   
	                1 Bit    Registers := 1213  
+---RAMs : 
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(128 X 38 bit)          RAMs := 1     
	              144 Bit	(16 X 9 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   73 Bit        Muxes := 4     
	   2 Input   69 Bit        Muxes := 4     
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 6     
	   2 Input   36 Bit        Muxes := 8     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 46    
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 10    
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 10    
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 6     
	   4 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 75    
	   8 Input    8 Bit        Muxes := 9     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 12    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 27    
	   6 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 70    
	   4 Input    4 Bit        Muxes := 10    
	   3 Input    4 Bit        Muxes := 4     
	  16 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 49    
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 277   
	  14 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 43    
	   5 Input    2 Bit        Muxes := 5     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 678   
	   4 Input    1 Bit        Muxes := 37    
	   5 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 27    
	   8 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_SOFT2PRMRY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.AWVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_dma_reg_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 165 ; free virtual = 2291
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                                | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2  | 
|axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1  | 
|axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|xpm_memory_base__parameterized2:                                                                                                                                                                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 8               | RAM32M x 2  | 
|xpm_memory_base__parameterized2:                                                                                                                                                                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 8               | RAM32M x 2  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 158 ; free virtual = 2289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 166 ; free virtual = 2297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                                | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2  | 
|axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1  | 
|axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
|xpm_memory_base__parameterized2:                                                                                                                                                                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 8               | RAM32M x 2  | 
|xpm_memory_base__parameterized2:                                                                                                                                                                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 8               | RAM32M x 2  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 168 ; free virtual = 2300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5153]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1751]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:927]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2090]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4390]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:746]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1725]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 168 ; free virtual = 2299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 168 ; free virtual = 2299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 168 ; free virtual = 2299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 168 ; free virtual = 2299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 168 ; free virtual = 2299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 168 ; free virtual = 2299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[2]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[2]      | 7      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[15]     | 26     | 26         | 26     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[3]      | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]      | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[5]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[5]      | 21     | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[3]      | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[15]     | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[3]      | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__11    | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[3]                 | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__14    | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__15    | memory_reg[31]                | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     2|
|3     |CARRY4   |    72|
|4     |LUT1     |   194|
|5     |LUT2     |   657|
|6     |LUT3     |  1115|
|7     |LUT4     |   770|
|8     |LUT5     |   843|
|9     |LUT6     |  1019|
|10    |PS7      |     1|
|11    |RAM32M   |     6|
|12    |RAM32X1D |     4|
|13    |RAMB36E1 |     2|
|14    |SRL16    |     1|
|15    |SRL16E   |   198|
|16    |SRLC32E  |   118|
|17    |FD       |     2|
|18    |FDCE     |    69|
|19    |FDPE     |    33|
|20    |FDR      |   300|
|21    |FDRE     |  5206|
|22    |FDSE     |   197|
|23    |IBUF     |     1|
|24    |IBUFDS   |     1|
|25    |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2664.805 ; gain = 918.172 ; free physical = 168 ; free virtual = 2299
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3879 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2664.805 ; gain = 845.234 ; free physical = 168 ; free virtual = 2299
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2664.812 ; gain = 918.172 ; free physical = 168 ; free virtual = 2299
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2664.812 ; gain = 0.000 ; free physical = 468 ; free virtual = 2600
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: lvds_clkin_0_ibuf/U0/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2720.832 ; gain = 0.000 ; free physical = 470 ; free virtual = 2602
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 313 instances were transformed.
  FD => FDRE: 2 instances
  FDR => FDRE: 300 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: babd08f7
INFO: [Common 17-83] Releasing license: Synthesis
989 Infos, 417 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:20 . Memory (MB): peak = 2720.832 ; gain = 1333.637 ; free physical = 471 ; free virtual = 2603
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2296.262; main = 1951.553; forked = 392.750
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3698.266; main = 2720.836; forked = 1033.457
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.844 ; gain = 0.000 ; free physical = 471 ; free virtual = 2604
INFO: [Common 17-1381] The checkpoint '/home/nothon/ISIR/ZTurnV2/ZTurnV2.runs/synth_1/main_design.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_design_utilization_synth.rpt -pb main_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 09:17:57 2024...
