Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Tue Mar 26 14:57:11 2024
| Host             : ee-beholder1 running 64-bit Red Hat Enterprise Linux 9.3 (Plow)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 3.315         |
|   FPGA Power (W)         | 3.075         |
|   HBM Power (W)          | 0.241         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 156.685 (MET) |
| Dynamic (W)              | 0.183         |
| Device Static (W)        | 3.132         |
| Effective TJA (C/W)      | 0.4           |
| Max Ambient (C)          | 98.5          |
| Junction Temperature (C) | 26.5          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.016 |        3 |       --- |             --- |
| CLB Logic      |     0.024 |    10501 |       --- |             --- |
|   LUT as Logic |     0.021 |     3891 |   1303680 |            0.30 |
|   CARRY8       |     0.002 |      292 |    162960 |            0.18 |
|   Register     |    <0.001 |     4241 |   2607360 |            0.16 |
|   Others       |     0.000 |      114 |       --- |             --- |
| Signals        |     0.028 |     9963 |       --- |             --- |
| DSPs           |     0.035 |       64 |      9024 |            0.71 |
| I/O            |     0.081 |      264 |       624 |           42.31 |
| Static Power   |     3.132 |          |           |                 |
| Total          |     3.315 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     1.387 |       0.121 |      1.266 |
| Vccint_io  |       0.850 |     0.241 |       0.003 |      0.238 |
| Vccbram    |       0.850 |     0.030 |       0.000 |      0.030 |
| Vccaux     |       1.800 |     0.822 |       0.000 |      0.822 |
| Vccaux_io  |       1.800 |     0.061 |       0.026 |      0.035 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.018 |       0.018 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |
| VCC_IO_HBM |       1.200 |     0.082 |       0.000 |      0.082 |
| VCC_HBM    |       1.200 |     0.076 |       0.000 |      0.076 |
| VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+---------+-----------------+
| Clock   | Domain  | Constraint (ns) |
+---------+---------+-----------------+
| sys_clk | sys_clk |             5.0 |
+---------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| top                                    |     0.183 |
|   llm_int                              |     0.100 |
|     high_precision_linear              |     0.093 |
|       linear[0].fdp_inst               |     0.019 |
|       linear[0].fixed_accumulator_inst |     0.002 |
|       linear[1].fdp_inst               |     0.020 |
|       linear[1].fixed_accumulator_inst |     0.003 |
|       linear[2].fdp_inst               |     0.021 |
|       linear[2].fixed_accumulator_inst |     0.002 |
|       linear[3].fdp_inst               |     0.023 |
|       linear[3].fixed_accumulator_inst |     0.003 |
|     scatter                            |     0.007 |
+----------------------------------------+-----------+


