# Synopsys_Workshop
This Repository holds the complete RTL to GDS II flow of Carry Look Ahead Adder using Synopsys tools
## Tools used in the complete flow
**Tool** | **Description** |
:-----------------:|:---------------:|
`Verdi`            |  Debug & verification tool for RTL analysis and waveform visualization
`Design Compiler`  |  Logic synthesis tool converting RTL to gate-level netlist.
`IC Compiler II`   | Physical design tool for floorplanning , placement, CTS, routing, and GDSII generation
 ##  Unix Basics 
 **Command** | **Operation** |
:-----------:|:---------------:|
`ls`         |  list
`mkdir`      |  make directory 
`cd`         |  change directory  
`pwd`        | Present working directory
`VI Editor`  | Vi test(to create test file):Read mode
`I (or) A`   | Insert or append mode
`cat test`   | displays contents of the file in terminal
`:w`         | to save the content 
`:q`         | to come out of the file 
