{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628601951815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628601951827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 16:25:51 2021 " "Processing started: Tue Aug 10 16:25:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628601951827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628601951827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_case -c led_case " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_case -c led_case" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628601951827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628601952405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628601952405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/verilog/altera_virtual_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/verilog/altera_virtual_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 virtual_wire " "Found entity 1: virtual_wire" {  } { { "hdl/verilog/altera_virtual_wire.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/altera_virtual_wire.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628601967665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628601967665 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_pll hdl/verilog/altera_pll.v " "Entity \"altera_pll\" obtained from \"hdl/verilog/altera_pll.v\" instead of from Quartus Prime megafunction library" {  } { { "hdl/verilog/altera_pll.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/altera_pll.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1628601967665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/verilog/altera_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/verilog/altera_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll " "Found entity 1: altera_pll" {  } { { "hdl/verilog/altera_pll.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/altera_pll.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628601967665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628601967665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/verilog/led_case.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/verilog/led_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_case " "Found entity 1: led_case" {  } { { "hdl/verilog/led_case.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/led_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628601967669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628601967669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lck altera_pll.v(48) " "Verilog HDL Implicit Net warning at altera_pll.v(48): created implicit net for \"lck\"" {  } { { "hdl/verilog/altera_pll.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/altera_pll.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628601967669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_case " "Elaborating entity \"led_case\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628601967705 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "minus " "No output dependent on input pin \"minus\"" {  } { { "hdl/verilog/led_case.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/led_case.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628601967969 "|led_case|minus"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628601967969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628601967969 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628601967969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628601967969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628601967969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628601967995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 16:26:07 2021 " "Processing ended: Tue Aug 10 16:26:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628601967995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628601967995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628601967995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628601967995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1628601969595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628601969605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 16:26:08 2021 " "Processing started: Tue Aug 10 16:26:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628601969605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1628601969605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off led_case -c led_case " "Command: quartus_fit --read_settings_files=off --write_settings_files=off led_case -c led_case" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1628601969605 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1628601969780 ""}
{ "Info" "0" "" "Project  = led_case" {  } {  } 0 0 "Project  = led_case" 0 0 "Fitter" 0 0 1628601969780 ""}
{ "Info" "0" "" "Revision = led_case" {  } {  } 0 0 "Revision = led_case" 0 0 "Fitter" 0 0 1628601969780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1628601969870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1628601969870 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "led_case EPM240T100C5 " "Selected device EPM240T100C5 for design \"led_case\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628601969880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628601969935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628601969935 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1628601969985 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628601970285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628601970285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628601970285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628601970285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628601970285 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1628601970285 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DEV_CLRn~ 44 " "Pin ~DEV_CLRn~ is reserved at location 44" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~DEV_CLRn~ } } } { "temporary_test_loc" "" { Generic "D:/backup12072021/altera/1/led_EPM240T100C5N/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628601970285 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1628601970285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "led_case.sdc " "Synopsys Design Constraints File file not found: 'led_case.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1628601970320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1628601970320 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1628601970320 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1628601970320 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628601970320 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628601970320 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628601970320 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1628601970320 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628601970325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628601970325 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1628601970325 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "hdl/verilog/led_case.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/led_case.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1628601970330 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1628601970330 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1628601970330 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1628601970335 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1628601970345 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1628601970345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1628601970345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628601970345 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_1 " "Node \"pin_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_100 " "Node \"pin_100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_15 " "Node \"pin_15\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_16 " "Node \"pin_16\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_17 " "Node \"pin_17\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_18 " "Node \"pin_18\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_19 " "Node \"pin_19\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_2 " "Node \"pin_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_20 " "Node \"pin_20\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_21 " "Node \"pin_21\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_26 " "Node \"pin_26\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_27 " "Node \"pin_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_3 " "Node \"pin_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_30 " "Node \"pin_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_33 " "Node \"pin_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_34 " "Node \"pin_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_35 " "Node \"pin_35\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_36 " "Node \"pin_36\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_37 " "Node \"pin_37\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_37" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_38 " "Node \"pin_38\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_38" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_39 " "Node \"pin_39\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_39" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_4 " "Node \"pin_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_40 " "Node \"pin_40\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_40" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_41 " "Node \"pin_41\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_41" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_42 " "Node \"pin_42\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_42" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_43 " "Node \"pin_43\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_43" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_47 " "Node \"pin_47\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_47" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_48 " "Node \"pin_48\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_48" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_49 " "Node \"pin_49\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_49" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_5 " "Node \"pin_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_50 " "Node \"pin_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_51 " "Node \"pin_51\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_51" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_52 " "Node \"pin_52\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_52" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_53 " "Node \"pin_53\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_53" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_54 " "Node \"pin_54\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_54" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_55 " "Node \"pin_55\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_55" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_56 " "Node \"pin_56\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_56" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_57 " "Node \"pin_57\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_57" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_58 " "Node \"pin_58\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_58" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_6 " "Node \"pin_6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_61 " "Node \"pin_61\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_61" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_66 " "Node \"pin_66\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_66" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_67 " "Node \"pin_67\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_67" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_68 " "Node \"pin_68\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_68" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_69 " "Node \"pin_69\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_69" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_7 " "Node \"pin_7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_70 " "Node \"pin_70\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_70" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_71 " "Node \"pin_71\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_71" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_72 " "Node \"pin_72\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_72" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_73 " "Node \"pin_73\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_73" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_74 " "Node \"pin_74\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_74" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_75 " "Node \"pin_75\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_75" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_76 " "Node \"pin_76\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_76" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_78 " "Node \"pin_78\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_78" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_8 " "Node \"pin_8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_81 " "Node \"pin_81\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_81" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_82 " "Node \"pin_82\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_82" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_83 " "Node \"pin_83\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_83" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_84 " "Node \"pin_84\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_84" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_85 " "Node \"pin_85\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_85" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_86 " "Node \"pin_86\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_86" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_87 " "Node \"pin_87\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_87" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_88 " "Node \"pin_88\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_88" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_89 " "Node \"pin_89\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_89" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_90 " "Node \"pin_90\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_90" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_91 " "Node \"pin_91\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_91" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_92 " "Node \"pin_92\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_92" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_95 " "Node \"pin_95\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_95" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_96 " "Node \"pin_96\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_96" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_97 " "Node \"pin_97\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_97" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_98 " "Node \"pin_98\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_98" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_99 " "Node \"pin_99\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_99" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1628601970355 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1628601970355 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628601970355 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1628601970365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628601970475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628601970535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628601970535 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628601970770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628601970770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628601970785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/backup12072021/altera/1/led_EPM240T100C5N/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1628601970865 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628601970865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1628601970895 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1628601970895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628601970895 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1628601970905 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628601970920 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1628601970925 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1628601970925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/backup12072021/altera/1/led_EPM240T100C5N/output_files/led_case.fit.smsg " "Generated suppressed messages file D:/backup12072021/altera/1/led_EPM240T100C5N/output_files/led_case.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628601970980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628601971005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 16:26:11 2021 " "Processing ended: Tue Aug 10 16:26:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628601971005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628601971005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628601971005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628601971005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1628601972365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628601972365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 16:26:11 2021 " "Processing started: Tue Aug 10 16:26:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628601972365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1628601972365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off led_case -c led_case " "Command: quartus_asm --read_settings_files=off --write_settings_files=off led_case -c led_case" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1628601972365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1628601972680 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1628601972704 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1628601972709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628601972975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 16:26:12 2021 " "Processing ended: Tue Aug 10 16:26:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628601972975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628601972975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628601972975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1628601972975 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1628601973625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1628601974565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628601974570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 16:26:13 2021 " "Processing started: Tue Aug 10 16:26:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628601974570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1628601974570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta led_case -c led_case " "Command: quartus_sta led_case -c led_case" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1628601974570 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1628601974735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1628601975102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1628601975102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628601975155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628601975155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628601975230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628601975302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "led_case.sdc " "Synopsys Design Constraints File file not found: 'led_case.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1628601975325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1628601975325 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628601975325 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628601975325 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1628601975335 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1628601975345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628601975345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.950 " "Worst-case setup slack is -7.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.950            -211.633 clk  " "   -7.950            -211.633 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628601975345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.117 " "Worst-case hold slack is 2.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.117               0.000 clk  " "    2.117               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628601975345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628601975345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1628601975345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628601975355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628601975355 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1628601975365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628601975375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628601975375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628601975395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 16:26:15 2021 " "Processing ended: Tue Aug 10 16:26:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628601975395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628601975395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628601975395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628601975395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1628601976714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628601976714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 16:26:16 2021 " "Processing started: Tue Aug 10 16:26:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628601976714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1628601976714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off led_case -c led_case " "Command: quartus_eda --read_settings_files=off --write_settings_files=off led_case -c led_case" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1628601976714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1628601977335 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "led_case.vho led_case_vhd.sdo D:/backup12072021/altera/1/led_EPM240T100C5N/simulation/modelsim/ simulation " "Generated files \"led_case.vho\" and \"led_case_vhd.sdo\" in directory \"D:/backup12072021/altera/1/led_EPM240T100C5N/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1628601977424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628601977445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 16:26:17 2021 " "Processing ended: Tue Aug 10 16:26:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628601977445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628601977445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628601977445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1628601977445 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1628601978095 ""}
