\doxysubsubsubsection{Clock\+\_\+source\+\_\+to\+\_\+output\+\_\+on\+\_\+\+MCO\+\_\+pin}
\hypertarget{group___clock__source__to__output__on___m_c_o__pin}{}\label{group___clock__source__to__output__on___m_c_o__pin}\index{Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga1f39ff9f5606d3ad56e221d253be17d3}{RCC\+\_\+\+MCO\+\_\+\+No\+Clock}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_gab766ad89492ffe915de3438aaa96891b}{RCC\+\_\+\+MCO\+\_\+\+SYSCLK}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga7206cdf03826781dc4fb1b094475d744}{RCC\+\_\+\+MCO\+\_\+\+HSI}}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga8bd64bbefd2a725a0cfe2f2902dd9b0f}{RCC\+\_\+\+MCO\+\_\+\+HSE}}~((uint8\+\_\+t)0x06)
\item 
\#define \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga1ce4233675bd7bdcb0220ed10ee7d8be}{RCC\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+Div2}}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga0c2d4d6aa8881e01b8c06d8816284b73}{IS\+\_\+\+RCC\+\_\+\+MCO}}(MCO)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}




\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___clock__source__to__output__on___m_c_o__pin_ga0c2d4d6aa8881e01b8c06d8816284b73}\label{group___clock__source__to__output__on___m_c_o__pin_ga0c2d4d6aa8881e01b8c06d8816284b73} 
\index{Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}!IS\_RCC\_MCO@{IS\_RCC\_MCO}}
\index{IS\_RCC\_MCO@{IS\_RCC\_MCO}!Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_RCC\_MCO}{IS\_RCC\_MCO}}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+MCO(\begin{DoxyParamCaption}\item[{}]{MCO }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((MCO)\ ==\ \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga1f39ff9f5606d3ad56e221d253be17d3}{RCC\_MCO\_NoClock}})\ ||\ ((MCO)\ ==\ \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga7206cdf03826781dc4fb1b094475d744}{RCC\_MCO\_HSI}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MCO)\ ==\ \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_gab766ad89492ffe915de3438aaa96891b}{RCC\_MCO\_SYSCLK}})\ \ ||\ ((MCO)\ ==\ \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga8bd64bbefd2a725a0cfe2f2902dd9b0f}{RCC\_MCO\_HSE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MCO)\ ==\ \mbox{\hyperlink{group___clock__source__to__output__on___m_c_o__pin_ga1ce4233675bd7bdcb0220ed10ee7d8be}{RCC\_MCO\_PLLCLK\_Div2}}))}

\end{DoxyCode}
\Hypertarget{group___clock__source__to__output__on___m_c_o__pin_ga8bd64bbefd2a725a0cfe2f2902dd9b0f}\label{group___clock__source__to__output__on___m_c_o__pin_ga8bd64bbefd2a725a0cfe2f2902dd9b0f} 
\index{Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}!RCC\_MCO\_HSE@{RCC\_MCO\_HSE}}
\index{RCC\_MCO\_HSE@{RCC\_MCO\_HSE}!Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO\_HSE}{RCC\_MCO\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+HSE~((uint8\+\_\+t)0x06)}

\Hypertarget{group___clock__source__to__output__on___m_c_o__pin_ga7206cdf03826781dc4fb1b094475d744}\label{group___clock__source__to__output__on___m_c_o__pin_ga7206cdf03826781dc4fb1b094475d744} 
\index{Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}!RCC\_MCO\_HSI@{RCC\_MCO\_HSI}}
\index{RCC\_MCO\_HSI@{RCC\_MCO\_HSI}!Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO\_HSI}{RCC\_MCO\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+HSI~((uint8\+\_\+t)0x05)}

\Hypertarget{group___clock__source__to__output__on___m_c_o__pin_ga1f39ff9f5606d3ad56e221d253be17d3}\label{group___clock__source__to__output__on___m_c_o__pin_ga1f39ff9f5606d3ad56e221d253be17d3} 
\index{Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}!RCC\_MCO\_NoClock@{RCC\_MCO\_NoClock}}
\index{RCC\_MCO\_NoClock@{RCC\_MCO\_NoClock}!Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO\_NoClock}{RCC\_MCO\_NoClock}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+No\+Clock~((uint8\+\_\+t)0x00)}

\Hypertarget{group___clock__source__to__output__on___m_c_o__pin_ga1ce4233675bd7bdcb0220ed10ee7d8be}\label{group___clock__source__to__output__on___m_c_o__pin_ga1ce4233675bd7bdcb0220ed10ee7d8be} 
\index{Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}!RCC\_MCO\_PLLCLK\_Div2@{RCC\_MCO\_PLLCLK\_Div2}}
\index{RCC\_MCO\_PLLCLK\_Div2@{RCC\_MCO\_PLLCLK\_Div2}!Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO\_PLLCLK\_Div2}{RCC\_MCO\_PLLCLK\_Div2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+Div2~((uint8\+\_\+t)0x07)}

\Hypertarget{group___clock__source__to__output__on___m_c_o__pin_gab766ad89492ffe915de3438aaa96891b}\label{group___clock__source__to__output__on___m_c_o__pin_gab766ad89492ffe915de3438aaa96891b} 
\index{Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}!RCC\_MCO\_SYSCLK@{RCC\_MCO\_SYSCLK}}
\index{RCC\_MCO\_SYSCLK@{RCC\_MCO\_SYSCLK}!Clock\_source\_to\_output\_on\_MCO\_pin@{Clock\_source\_to\_output\_on\_MCO\_pin}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_MCO\_SYSCLK}{RCC\_MCO\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+SYSCLK~((uint8\+\_\+t)0x04)}

