
                         Lattice Mapping Report File

Design:  lab2_ll_two_displays
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Wed Sep 10 14:34:24 2025

Design Information
------------------

Command line:   map -pdc C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_t
     wo_displays/fpga/radiant_project/lab2_ll_two_displays/lab2_ll_pinout.pdc -i
     lab2_ll_two_displays_impl_1_syn.udb -o lab2_ll_two_displays_impl_1_map.udb
     -mp lab2_ll_two_displays_impl_1.mrp -hierrpt -gui -msgset C:/Users/llemos/D
     ocuments/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/radiant_project/lab2
     _ll_two_displays/promote.xml

Design Summary
--------------

   Number of slice registers:  33 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            67 out of  5280 (1%)
      Number of logic LUT4s:              33
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   23 out of 39 (59%)
      Number of IO sites used for general PIO: 23
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 23 out of 36 (64%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 23 out of 39 (59%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 18 loads, 18 rising, 0 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  2
      Net clk_divider.n26: 17 loads, 17 SLICEs
      Net clk_divider.n25: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net clk_divider.n26: 17 loads
      Net clk_div_p44_c: 7 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net switch1or2[0]: 7 loads
      Net switch1or2[1]: 7 loads
      Net switch1or2[2]: 7 loads
      Net switch1or2[3]: 7 loads
      Net switch1_c_0: 4 loads
      Net switch2_c_0: 4 loads
      Net switch1_c_1: 3 loads
      Net switch1_c_2: 3 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset_p34           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| switch2[0]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| switch2[1]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| switch2[2]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| switch2[3]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| switch1[0]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| switch1[1]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| switch1[2]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| switch1[3]          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[5]              | OUTPUT    |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[6]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_cnt[0]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_cnt[1]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_cnt[2]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_cnt[3]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_cnt[4]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| not_clk_div_p9      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_div_p44         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block hf_osc.vlo_inst was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 23
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 67 MB
Checksum -- map: 99d834aaf018e8d443a89f883ecf53e29a1a528a






                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
