Running: F:\installed\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/verilog/VHDL Projects main/Simple_ALU/Simple_ALU_tb_isim_beh.exe -prj F:/verilog/VHDL Projects main/Simple_ALU/Simple_ALU_tb_beh.prj work.Simple_ALU_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "F:/verilog/VHDL Projects main/Simple_ALU/Simple_ALU.vhd" into library work
Parsing VHDL file "F:/verilog/VHDL Projects main/Simple_ALU/Simple_ALU_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Simple_ALU [simple_alu_default]
Compiling architecture behavior of entity simple_alu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable F:/verilog/VHDL Projects main/Simple_ALU/Simple_ALU_tb_isim_beh.exe
Fuse Memory Usage: 34712 KB
Fuse CPU Usage: 561 ms
