 input: /home/magnago/benchmarks/ltl_timed_automata/fischer/divine/fischer_0003.xml
 property { 0 }: (G F proc_wait) -> (G F proc_cs)
 ------------------- OWCTY -------------------
 initialise...		    MAP/ET
 ============================================= 
           The property DOES NOT hold      
 ============================================= 
 generating counterexample...      
===== Trace from initial =====

P0 = idle, P1 = idle, P2 = idle, prop = 0
.id = 0

URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = req, P1 = idle, P2 = idle, prop = 0
.id = 0

URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = idle, P2 = idle, prop = 1
.id = 0
P0.x < 1	_aux < 1
P0.x-P1.x < 1	P0.x-P2.x < 1
-1 < P0.x-_aux ≤ 0	-1 < P1.x-_aux
-1 < P2.x-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = req, P2 = idle, prop = 1
.id = 0
P0.x < 1	_aux < 1
P0.x-P1.x < 1	P0.x-P2.x < 1
-1 < P0.x-_aux ≤ 0	-1 < P1.x-_aux
-1 < P2.x-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = req, P2 = req, prop = 1
.id = 0
P0.x < 1	_aux < 1
P0.x-P1.x < 1	P0.x-P2.x < 1
-1 < P0.x-_aux ≤ 0	-1 < P1.x-_aux
-1 < P2.x-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = wait, P2 = req, prop = 1
.id = 1
P0.x < 1	P1.x < 1
_aux < 1	-1 < P0.x-P1.x < 1
P0.x-P2.x < 1	-1 < P0.x-_aux ≤ 0
P1.x-P2.x ≤ 0	-1 < P1.x-_aux ≤ 0
-1 < P2.x-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = wait, P2 = wait, prop = 2
.id = 2
P0.x-_aux ≤ 0	P1.x-_aux ≤ 0
P2.x-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = wait, P2 = cs, prop = 3
.id = 2
_aux ≤ 0	0 ≤ P0.x-_aux
0 ≤ P1.x-_aux	0 ≤ P2.x-_aux

URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\



===== The cycle =====

P0 = wait, P1 = wait, P2 = idle, prop = 1
.id = 0
_aux < 1	-1 < P0.x-_aux
-1 < P1.x-_aux	-1 < P2.x-_aux

URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = wait, P2 = req, prop = 1
.id = 0
_aux < 1	-1 < P0.x-_aux
-1 < P1.x-_aux	-1 < P2.x-_aux

URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = wait, P2 = wait, prop = 2
.id = 2
P2.x-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


P0 = wait, P1 = wait, P2 = cs, prop = 3
.id = 2
_aux ≤ 0	0 ≤ P0.x-_aux
0 ≤ P1.x-_aux	0 ≤ P2.x-_aux

URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\
