{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738963596823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738963596829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 15:26:36 2025 " "Processing started: Fri Feb  7 15:26:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738963596829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963596829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963596829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738963600802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738963600802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/imgproc.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/imgproc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMGPROC " "Found entity 1: IMGPROC" {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963607017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963607017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/greyscale.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/greyscale.sv" { { "Info" "ISGN_ENTITY_NAME" "1 greyscale " "Found entity 1: greyscale" {  } { { "v/greyscale.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/greyscale.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963607166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963607166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "v/convolution.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963607309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963607309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "I:/ECE554/ml2/Minilab2/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963607468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963607468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "I:/ECE554/ml2/Minilab2/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963607630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963607630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "I:/ECE554/ml2/Minilab2/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963607788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963607788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "I:/ECE554/ml2/Minilab2/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963607938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963607938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "I:/ECE554/ml2/Minilab2/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963608097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963608097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "I:/ECE554/ml2/Minilab2/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963608258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963608258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "I:/ECE554/ml2/Minilab2/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963608422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963608422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "I:/ECE554/ml2/Minilab2/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963608604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963608604 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/ml2/Minilab2/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1738963608768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "I:/ECE554/ml2/Minilab2/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963608783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963608783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "I:/ECE554/ml2/Minilab2/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963608963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963608963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "I:/ECE554/ml2/Minilab2/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963609152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963609152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "I:/ECE554/ml2/Minilab2/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963609304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963609304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "I:/ECE554/ml2/Minilab2/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963609464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963609464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "I:/ECE554/ml2/Minilab2/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963609659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963609659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "I:/ECE554/ml2/Minilab2/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963609815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963609815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "I:/ECE554/ml2/Minilab2/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963609980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963609980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "I:/ECE554/ml2/Minilab2/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963610176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963610176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_buffer_short.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_buffer_short.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONV_BUFFER_short " "Found entity 1: CONV_BUFFER_short" {  } { { "CONV_BUFFER_short.v" "" { Text "I:/ECE554/ml2/Minilab2/CONV_BUFFER_short.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963610315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963610315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer_short.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer_short.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer_short " "Found entity 1: line_buffer_short" {  } { { "line_buffer_short.v" "" { Text "I:/ECE554/ml2/Minilab2/line_buffer_short.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963610456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963610456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer_short_1tap.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer_short_1tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer_short_1tap " "Found entity 1: line_buffer_short_1tap" {  } { { "line_buffer_short_1tap.v" "" { Text "I:/ECE554/ml2/Minilab2/line_buffer_short_1tap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963610594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963610594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer_1tap.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer_1tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 LINE_BUFFER_1TAP " "Found entity 1: LINE_BUFFER_1TAP" {  } { { "LINE_BUFFER_1TAP.v" "" { Text "I:/ECE554/ml2/Minilab2/LINE_BUFFER_1TAP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738963610730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963610730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv IMGPROC.sv(65) " "Verilog HDL Implicit Net warning at IMGPROC.sv(65): created implicit net for \"conv\"" {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738963610735 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "conv IMGPROC.sv(12) " "Verilog HDL Module Declaration error at IMGPROC.sv(12): port \"conv\" is not declared as port" {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 12 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1738963610737 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "conv_on IMGPROC.sv(14) " "Verilog HDL error at IMGPROC.sv(14): object \"conv_on\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1738963610737 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "conv_hor IMGPROC.sv(22) " "Verilog HDL Module Declaration error at IMGPROC.sv(22): top module port \"conv_hor\" is not found in the port list" {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 22 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1738963610737 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "conv_vert IMGPROC.sv(22) " "Verilog HDL Module Declaration error at IMGPROC.sv(22): top module port \"conv_vert\" is not found in the port list" {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 22 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1738963610737 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "conv_on IMGPROC.sv(34) " "Verilog HDL error at IMGPROC.sv(34): object \"conv_on\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1738963610737 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "conv_on IMGPROC.sv(35) " "Verilog HDL error at IMGPROC.sv(35): object \"conv_on\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1738963610737 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "conv_on IMGPROC.sv(36) " "Verilog HDL error at IMGPROC.sv(36): object \"conv_on\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "v/IMGPROC.sv" "" { Text "I:/ECE554/ml2/Minilab2/v/IMGPROC.sv" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1738963610737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738963611786 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb  7 15:26:51 2025 " "Processing ended: Fri Feb  7 15:26:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738963611786 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738963611786 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738963611786 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963611786 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738963612945 ""}
