#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c1c70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18c1e00 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x18b7df0 .functor NOT 1, L_0x18ef6c0, C4<0>, C4<0>, C4<0>;
L_0x18ef420 .functor XOR 1, L_0x18ef230, L_0x18ef380, C4<0>, C4<0>;
L_0x18ef5b0 .functor XOR 1, L_0x18ef420, L_0x18ef4e0, C4<0>, C4<0>;
v0x18ed300_0 .net *"_ivl_10", 0 0, L_0x18ef4e0;  1 drivers
v0x18ed400_0 .net *"_ivl_12", 0 0, L_0x18ef5b0;  1 drivers
v0x18ed4e0_0 .net *"_ivl_2", 0 0, L_0x18ef190;  1 drivers
v0x18ed5a0_0 .net *"_ivl_4", 0 0, L_0x18ef230;  1 drivers
v0x18ed680_0 .net *"_ivl_6", 0 0, L_0x18ef380;  1 drivers
v0x18ed7b0_0 .net *"_ivl_8", 0 0, L_0x18ef420;  1 drivers
v0x18ed890_0 .net "a", 0 0, v0x18eb710_0;  1 drivers
v0x18ed930_0 .net "b", 0 0, v0x18eb7b0_0;  1 drivers
v0x18ed9d0_0 .net "c", 0 0, v0x18eb850_0;  1 drivers
v0x18eda70_0 .var "clk", 0 0;
v0x18edb10_0 .net "d", 0 0, v0x18eb990_0;  1 drivers
v0x18edbb0_0 .net "q_dut", 0 0, L_0x18eee30;  1 drivers
v0x18edc50_0 .net "q_ref", 0 0, L_0x18ee400;  1 drivers
v0x18edcf0_0 .var/2u "stats1", 159 0;
v0x18edd90_0 .var/2u "strobe", 0 0;
v0x18ede30_0 .net "tb_match", 0 0, L_0x18ef6c0;  1 drivers
v0x18edef0_0 .net "tb_mismatch", 0 0, L_0x18b7df0;  1 drivers
v0x18ee0c0_0 .net "wavedrom_enable", 0 0, v0x18eba80_0;  1 drivers
v0x18ee160_0 .net "wavedrom_title", 511 0, v0x18ebb20_0;  1 drivers
L_0x18ef190 .concat [ 1 0 0 0], L_0x18ee400;
L_0x18ef230 .concat [ 1 0 0 0], L_0x18ee400;
L_0x18ef380 .concat [ 1 0 0 0], L_0x18eee30;
L_0x18ef4e0 .concat [ 1 0 0 0], L_0x18ee400;
L_0x18ef6c0 .cmp/eeq 1, L_0x18ef190, L_0x18ef5b0;
S_0x18c1f90 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x18c1e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18aeea0 .functor NOT 1, v0x18eb710_0, C4<0>, C4<0>, C4<0>;
L_0x18c26f0 .functor XOR 1, L_0x18aeea0, v0x18eb7b0_0, C4<0>, C4<0>;
L_0x18b7e60 .functor XOR 1, L_0x18c26f0, v0x18eb850_0, C4<0>, C4<0>;
L_0x18ee400 .functor XOR 1, L_0x18b7e60, v0x18eb990_0, C4<0>, C4<0>;
v0x18b8060_0 .net *"_ivl_0", 0 0, L_0x18aeea0;  1 drivers
v0x18b8100_0 .net *"_ivl_2", 0 0, L_0x18c26f0;  1 drivers
v0x18aeff0_0 .net *"_ivl_4", 0 0, L_0x18b7e60;  1 drivers
v0x18af090_0 .net "a", 0 0, v0x18eb710_0;  alias, 1 drivers
v0x18eaad0_0 .net "b", 0 0, v0x18eb7b0_0;  alias, 1 drivers
v0x18eabe0_0 .net "c", 0 0, v0x18eb850_0;  alias, 1 drivers
v0x18eaca0_0 .net "d", 0 0, v0x18eb990_0;  alias, 1 drivers
v0x18ead60_0 .net "q", 0 0, L_0x18ee400;  alias, 1 drivers
S_0x18eaec0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x18c1e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18eb710_0 .var "a", 0 0;
v0x18eb7b0_0 .var "b", 0 0;
v0x18eb850_0 .var "c", 0 0;
v0x18eb8f0_0 .net "clk", 0 0, v0x18eda70_0;  1 drivers
v0x18eb990_0 .var "d", 0 0;
v0x18eba80_0 .var "wavedrom_enable", 0 0;
v0x18ebb20_0 .var "wavedrom_title", 511 0;
E_0x18bcbd0/0 .event negedge, v0x18eb8f0_0;
E_0x18bcbd0/1 .event posedge, v0x18eb8f0_0;
E_0x18bcbd0 .event/or E_0x18bcbd0/0, E_0x18bcbd0/1;
E_0x18bce20 .event posedge, v0x18eb8f0_0;
E_0x18a79f0 .event negedge, v0x18eb8f0_0;
S_0x18eb210 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18eaec0;
 .timescale -12 -12;
v0x18eb410_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18eb510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18eaec0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18ebc80 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x18c1e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x18ee530 .functor AND 1, v0x18eb710_0, v0x18eb7b0_0, C4<1>, C4<1>;
L_0x18ee5a0 .functor OR 1, v0x18eb850_0, v0x18eb990_0, C4<0>, C4<0>;
L_0x18ee630 .functor AND 1, L_0x18ee530, L_0x18ee5a0, C4<1>, C4<1>;
L_0x18ee6f0 .functor NOT 1, L_0x18ee630, C4<0>, C4<0>, C4<0>;
L_0x18ee7e0 .functor AND 1, v0x18eb7b0_0, v0x18eb850_0, C4<1>, C4<1>;
L_0x18ee850 .functor NOT 1, v0x18eb990_0, C4<0>, C4<0>, C4<0>;
L_0x18ee900 .functor AND 1, L_0x18ee7e0, L_0x18ee850, C4<1>, C4<1>;
L_0x18eea10 .functor NOT 1, L_0x18ee900, C4<0>, C4<0>, C4<0>;
L_0x18eeb20 .functor AND 1, L_0x18ee6f0, L_0x18eea10, C4<1>, C4<1>;
L_0x18eec30 .functor AND 1, v0x18eb710_0, v0x18eb7b0_0, C4<1>, C4<1>;
L_0x18eed00 .functor NOT 1, v0x18eb850_0, C4<0>, C4<0>, C4<0>;
L_0x18eed70 .functor AND 1, L_0x18eec30, L_0x18eed00, C4<1>, C4<1>;
L_0x18eeea0 .functor AND 1, L_0x18eed70, v0x18eb990_0, C4<1>, C4<1>;
L_0x18eef60 .functor NOT 1, L_0x18eeea0, C4<0>, C4<0>, C4<0>;
L_0x18eee30 .functor AND 1, L_0x18eeb20, L_0x18eef60, C4<1>, C4<1>;
v0x18ebf70_0 .net *"_ivl_0", 0 0, L_0x18ee530;  1 drivers
v0x18ec050_0 .net *"_ivl_10", 0 0, L_0x18ee850;  1 drivers
v0x18ec130_0 .net *"_ivl_12", 0 0, L_0x18ee900;  1 drivers
v0x18ec220_0 .net *"_ivl_14", 0 0, L_0x18eea10;  1 drivers
v0x18ec300_0 .net *"_ivl_16", 0 0, L_0x18eeb20;  1 drivers
v0x18ec430_0 .net *"_ivl_18", 0 0, L_0x18eec30;  1 drivers
v0x18ec510_0 .net *"_ivl_2", 0 0, L_0x18ee5a0;  1 drivers
v0x18ec5f0_0 .net *"_ivl_20", 0 0, L_0x18eed00;  1 drivers
v0x18ec6d0_0 .net *"_ivl_22", 0 0, L_0x18eed70;  1 drivers
v0x18ec7b0_0 .net *"_ivl_24", 0 0, L_0x18eeea0;  1 drivers
v0x18ec890_0 .net *"_ivl_26", 0 0, L_0x18eef60;  1 drivers
v0x18ec970_0 .net *"_ivl_4", 0 0, L_0x18ee630;  1 drivers
v0x18eca50_0 .net *"_ivl_6", 0 0, L_0x18ee6f0;  1 drivers
v0x18ecb30_0 .net *"_ivl_8", 0 0, L_0x18ee7e0;  1 drivers
v0x18ecc10_0 .net "a", 0 0, v0x18eb710_0;  alias, 1 drivers
v0x18eccb0_0 .net "b", 0 0, v0x18eb7b0_0;  alias, 1 drivers
v0x18ecda0_0 .net "c", 0 0, v0x18eb850_0;  alias, 1 drivers
v0x18ece90_0 .net "d", 0 0, v0x18eb990_0;  alias, 1 drivers
v0x18ecf80_0 .net "q", 0 0, L_0x18eee30;  alias, 1 drivers
S_0x18ed0e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x18c1e00;
 .timescale -12 -12;
E_0x18bc970 .event anyedge, v0x18edd90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18edd90_0;
    %nor/r;
    %assign/vec4 v0x18edd90_0, 0;
    %wait E_0x18bc970;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18eaec0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18eb990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18eb850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18eb7b0_0, 0;
    %assign/vec4 v0x18eb710_0, 0;
    %wait E_0x18a79f0;
    %wait E_0x18bce20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18eb990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18eb850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18eb7b0_0, 0;
    %assign/vec4 v0x18eb710_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18bcbd0;
    %load/vec4 v0x18eb710_0;
    %load/vec4 v0x18eb7b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18eb850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18eb990_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18eb990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18eb850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18eb7b0_0, 0;
    %assign/vec4 v0x18eb710_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18eb510;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18bcbd0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18eb990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18eb850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18eb7b0_0, 0;
    %assign/vec4 v0x18eb710_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18c1e00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18eda70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18edd90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18c1e00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18eda70_0;
    %inv;
    %store/vec4 v0x18eda70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18c1e00;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18eb8f0_0, v0x18edef0_0, v0x18ed890_0, v0x18ed930_0, v0x18ed9d0_0, v0x18edb10_0, v0x18edc50_0, v0x18edbb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18c1e00;
T_7 ;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18c1e00;
T_8 ;
    %wait E_0x18bcbd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18edcf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18edcf0_0, 4, 32;
    %load/vec4 v0x18ede30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18edcf0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18edcf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18edcf0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18edc50_0;
    %load/vec4 v0x18edc50_0;
    %load/vec4 v0x18edbb0_0;
    %xor;
    %load/vec4 v0x18edc50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18edcf0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18edcf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18edcf0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit2/iter4/response0/top_module.sv";
