
---------- Begin Simulation Statistics ----------
final_tick                                  467799000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124921                       # Simulator instruction rate (inst/s)
host_mem_usage                                 857952                       # Number of bytes of host memory used
host_op_rate                                   139338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.01                       # Real time elapsed on the host
host_tick_rate                               58436518                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1115434                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000468                       # Number of seconds simulated
sim_ticks                                   467799000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.213559                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  141820                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               145885                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            220248                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3810                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4703                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              893                       # Number of indirect misses.
system.cpu.branchPred.lookups                  301840                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        98835                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        73979                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        91992                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        80822                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect        11443                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong          103                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          767                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          238                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        28192                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         2074                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1950                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         2361                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         2905                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1475                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          854                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         3994                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         7270                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         2548                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1721                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         4287                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          579                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1087                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         1374                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         2490                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          282                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          391                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          660                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          282                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          294                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          185                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1459                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          659                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          645                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        99761                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         2158                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         2681                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         2648                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         4015                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         3454                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         3731                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1518                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         8450                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        10219                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         2931                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1810                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         5528                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         2422                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         4155                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         3110                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         3785                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          717                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         1170                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         2297                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1054                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          732                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          426                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          402                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        63099                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          442                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         2052                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   30178                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          522                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    360231                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   344087                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              8382                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     231894                       # Number of branches committed
system.cpu.commit.bw_lim_events                 61140                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             245                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          153873                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001506                       # Number of instructions committed
system.cpu.commit.committedOps                1116940                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       823933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.355620                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.278093                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       429277     52.10%     52.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       198953     24.15%     76.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65686      7.97%     84.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        26105      3.17%     87.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18673      2.27%     89.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7779      0.94%     90.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         8647      1.05%     91.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7673      0.93%     92.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        61140      7.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       823933                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                22009                       # Number of function calls committed.
system.cpu.commit.int_insts                   1003889                       # Number of committed integer instructions.
system.cpu.commit.loads                        188126                       # Number of loads committed
system.cpu.commit.membars                         234                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           793381     71.03%     71.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             444      0.04%     71.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     71.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             20      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            54      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             61      0.01%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          188126     16.84%     87.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         134785     12.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1116940                       # Class of committed instruction
system.cpu.commit.refs                         322911                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1515                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1115434                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.935599                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.935599                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                349508                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1101                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               131964                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1332859                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   235046                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    225378                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8455                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4123                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 28866                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      301840                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    222233                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        534706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4419                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1285095                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   19054                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.322617                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             302923                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             175808                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.373553                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             847253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.696117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.697401                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   523601     61.80%     61.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    43413      5.12%     66.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    73912      8.72%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28747      3.39%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26521      3.13%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30206      3.57%     85.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    27874      3.29%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8628      1.02%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    84351      9.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               847253                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           88346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9932                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   252113                       # Number of branches executed
system.cpu.iew.exec_nop                          1842                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.309526                       # Inst execution rate
system.cpu.iew.exec_refs                       356223                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     147259                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   17726                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                214443                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                301                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2100                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               154485                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1271360                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                208964                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9975                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1225191                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     72                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4311                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8455                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4403                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2747                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          627                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        26312                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        19698                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             60                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6015                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3917                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1111623                       # num instructions consuming a value
system.cpu.iew.wb_count                       1216889                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.582519                       # average fanout of values written-back
system.cpu.iew.wb_producers                    647541                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.300652                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1220990                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1424507                       # number of integer regfile reads
system.cpu.int_regfile_writes                  877222                       # number of integer regfile writes
system.cpu.ipc                               1.068834                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.068834                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                874230     70.78%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  484      0.04%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  20      0.00%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 63      0.01%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   18      0.00%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  68      0.01%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     70.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               210908     17.08%     87.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              149307     12.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1235169                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       14861                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012032                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4890     32.90%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.02%     32.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     32.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5168     34.78%     67.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4798     32.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1248291                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3329534                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1215310                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1421780                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1269217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1235169                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 301                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          154060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               471                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        80273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        847253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.457851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.893807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              392338     46.31%     46.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              149888     17.69%     64.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              105733     12.48%     76.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               72441      8.55%     85.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52872      6.24%     91.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               32780      3.87%     95.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               19911      2.35%     97.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8682      1.02%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12608      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          847253                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.320191                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1730                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3386                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1579                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1855                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5582                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9331                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               214443                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              154485                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1001127                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    957                       # number of misc regfile writes
system.cpu.numCycles                           935599                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   23301                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1121395                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    237                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   249744                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    391                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    42                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1976997                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1299117                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1302874                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    240019                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5949                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8455                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 30535                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   181427                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1512364                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         295199                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18753                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    136712                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            310                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1697                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2033216                       # The number of ROB reads
system.cpu.rob.rob_writes                     2565176                       # The number of ROB writes
system.cpu.timesIdled                            2395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1559                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     243                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2163                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10572                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1293                       # Transaction distribution
system.membus.trans_dist::ReadExReq               794                       # Transaction distribution
system.membus.trans_dist::ReadExResp              794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1293                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            76                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       133568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  133568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2163                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2163    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2163                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2700500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11079500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3775                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             869                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4245                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          584                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           78                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           78                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 16348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       513280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       142592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 655872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5775     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5776                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9836000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2219498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6367500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 3233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  378                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3611                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3233                       # number of overall hits
system.l2.overall_hits::.cpu.data                 378                       # number of overall hits
system.l2.overall_hits::total                    3611                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1075                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2087                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1012                       # number of overall misses
system.l2.overall_misses::.cpu.data              1075                       # number of overall misses
system.l2.overall_misses::total                  2087                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     79004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     85187000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        164191000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     79004000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     85187000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       164191000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5698                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5698                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.238398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.739849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.366269                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.238398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.739849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.366269                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78067.193676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79243.720930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78673.215141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78067.193676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79243.720930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78673.215141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2087                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2087                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     74437000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    143321000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     74437000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    143321000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.238398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.739849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.366269                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.238398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.739849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.366269                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68067.193676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69243.720930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68673.215141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68067.193676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69243.720930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68673.215141                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              775                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3775                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3775                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3775                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3775                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    75                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 794                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     61898000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      61898000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.913694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77957.178841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77957.178841                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     53958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.913694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.913694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67957.178841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67957.178841                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     79004000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79004000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.238398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.238398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78067.193676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78067.193676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68884000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68884000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.238398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.238398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68067.193676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68067.193676                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.481164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82879.003559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82879.003559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72879.003559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72879.003559                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           76                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              76                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.974359                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.974359                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           76                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           76                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1442000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1442000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.974359                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18973.684211                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18973.684211                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1546.230025                       # Cycle average of tags in use
system.l2.tags.total_refs                       10495                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.892774                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.515501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       823.094056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       688.620468                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.025119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.021015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047187                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1857                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.065399                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     86713                       # Number of tag accesses
system.l2.tags.data_accesses                    86713                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          64768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          68800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             133568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        64768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64768                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2087                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         138452626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         147071712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             285524338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    138452626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        138452626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        138452626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        147071712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            285524338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000564500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2087                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18306000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                57437250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8771.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27521.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1631                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2087                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    292.852747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.577581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.523084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          160     35.16%     35.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          122     26.81%     61.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48     10.55%     72.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      6.37%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      4.40%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      3.74%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      3.30%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.98%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          455                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 133568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  133568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       285.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    285.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     467675000                       # Total gap between requests
system.mem_ctrls.avgGap                     224089.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        64768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        68800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 138452626.021004736423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 147071712.423498123884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27240250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30197000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26917.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28090.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1592220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               846285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6411720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        122672550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         76332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          244733175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.158825                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    197281250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    254917750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1663620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               880440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8489460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        180489930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         27643680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          256045530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.340909                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     70264750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    381934250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       217401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           217401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       217401                       # number of overall hits
system.cpu.icache.overall_hits::total          217401                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4830                       # number of overall misses
system.cpu.icache.overall_misses::total          4830                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    141678499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141678499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    141678499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141678499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       222231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       222231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       222231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       222231                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021734                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021734                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021734                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021734                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29333.022567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29333.022567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29333.022567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29333.022567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          769                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3775                       # number of writebacks
system.cpu.icache.writebacks::total              3775                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          585                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          585                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    119573000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119573000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    119573000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119573000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28167.962309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28167.962309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28167.962309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28167.962309                       # average overall mshr miss latency
system.cpu.icache.replacements                   3775                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       217401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          217401                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4830                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    141678499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141678499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       222231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       222231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021734                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021734                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29333.022567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29333.022567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          585                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          585                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    119573000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119573000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28167.962309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28167.962309                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.371628                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              221646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4245                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.213428                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.371628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            448707                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           448707                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       334576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           334576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       335094                       # number of overall hits
system.cpu.dcache.overall_hits::total          335094                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4589                       # number of overall misses
system.cpu.dcache.overall_misses::total          4589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    289972419                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    289972419                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    289972419                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    289972419                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       339163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       339163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       339683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       339683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013524                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013524                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63216.136691                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63216.136691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63188.585531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63188.585531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4250                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               114                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.280702                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          775                       # number of writebacks
system.cpu.dcache.writebacks::total               775                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3074                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3074                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3074                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3074                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1515                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     93333968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93333968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     93510468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93510468                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004461                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004461                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004460                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61688.015863                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61688.015863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61723.081188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61723.081188                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1021                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       203415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          203415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     60056500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     60056500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       204546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       204546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53100.353669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53100.353669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          565                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          565                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002767                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47607.773852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47607.773852                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       131134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         131134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    228203946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    228203946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       134535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       134535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025280                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025280                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67099.072626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67099.072626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64730995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64730995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72568.380045                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72568.380045                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          518                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           518                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          520                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          520                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           27                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           27                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           55                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           55                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1711973                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1711973                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           82                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           82                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.670732                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.670732                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31126.781818                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31126.781818                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           55                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           55                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1656973                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1656973                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.670732                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.670732                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30126.781818                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30126.781818                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          247                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          247                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       278000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       278000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060837                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060837                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        17375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        17375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           16                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       262000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       262000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060837                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060837                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        16375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          234                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          234                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          234                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          234                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           455.594494                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              337106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1531                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            220.186806                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   455.594494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.889833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.889833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            681891                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           681891                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    467799000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    467799000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
