`timescale 1ns / 1ps

module DDS_tl(  //CLK in
                input clk,
                input rst
    );
endmodule
