{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1599261989332 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "parallel_RGBLED EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"parallel_RGBLED\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599261989368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599261989452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599261989452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599261989630 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599261989650 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599261990219 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599261990219 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599261990219 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599261990219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599261990219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599261990219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599261990219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599261990219 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599261990219 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599261990229 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 29 " "No exact pin location assignment(s) for 24 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[7\] " "Pin RGB_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[7] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[6\] " "Pin RGB_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[6] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[5\] " "Pin RGB_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[5] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[4\] " "Pin RGB_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[4] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[3\] " "Pin RGB_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[3] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[2\] " "Pin RGB_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[2] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[1\] " "Pin RGB_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[1] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[0\] " "Pin RGB_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[0] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[15\] " "Pin RGB_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[15] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[14\] " "Pin RGB_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[14] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[13\] " "Pin RGB_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[13] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[12\] " "Pin RGB_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[12] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[11\] " "Pin RGB_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[11] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[10\] " "Pin RGB_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[10] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[9\] " "Pin RGB_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[9] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[8\] " "Pin RGB_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[8] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[23\] " "Pin RGB_data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[23] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[22\] " "Pin RGB_data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[22] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[21\] " "Pin RGB_data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[21] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[20\] " "Pin RGB_data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[20] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[19\] " "Pin RGB_data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[19] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[18\] " "Pin RGB_data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[18] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[17\] " "Pin RGB_data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[17] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RGB_data\[16\] " "Pin RGB_data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[16] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599261990935 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1599261990935 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "parallel_RGBLED.sdc " "Synopsys Design Constraints File file not found: 'parallel_RGBLED.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1599261991139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1599261991139 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1599261991139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1599261991149 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1599261991149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599261991159 ""}  } { { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599261991159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[3\]  " "Automatically promoted node FD\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599261991159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[3\]~7 " "Destination node FD\[3\]~7" {  } { { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599261991159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599261991159 ""}  } { { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599261991159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599261991375 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599261991375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599261991375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599261991375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599261991375 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599261991375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599261991375 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599261991375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599261991406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1599261991406 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599261991406 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 24 0 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 24 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1599261991416 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1599261991416 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1599261991416 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 11 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599261991416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 3 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599261991416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599261991416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 23 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599261991416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599261991416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599261991416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599261991416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599261991416 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1599261991416 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1599261991416 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599261991453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599261992364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599261992511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599261992531 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599261993761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599261993761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599261994084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1599261995107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599261995107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599261996085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1599261996085 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599261996085 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.30 " "Total time spent on timing analysis during the Fitter is 1.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1599261996095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599261996175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599261996565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599261996630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599261996782 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599261997403 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone III " "26 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL 99 " "Pin rst uses I/O standard 3.3-V LVTTL at 99" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[7\] 3.3-V LVTTL 160 " "Pin RGB_data\[7\] uses I/O standard 3.3-V LVTTL at 160" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[7] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[6\] 3.3-V LVTTL 144 " "Pin RGB_data\[6\] uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[6] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[5\] 3.3-V LVTTL 133 " "Pin RGB_data\[5\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[5] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[4\] 3.3-V LVTTL 134 " "Pin RGB_data\[4\] uses I/O standard 3.3-V LVTTL at 134" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[4] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[3\] 3.3-V LVTTL 143 " "Pin RGB_data\[3\] uses I/O standard 3.3-V LVTTL at 143" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[3] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[2\] 3.3-V LVTTL 147 " "Pin RGB_data\[2\] uses I/O standard 3.3-V LVTTL at 147" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[2] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[1\] 3.3-V LVTTL 135 " "Pin RGB_data\[1\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[1] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[0\] 3.3-V LVTTL 146 " "Pin RGB_data\[0\] uses I/O standard 3.3-V LVTTL at 146" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[0] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[15\] 3.3-V LVTTL 168 " "Pin RGB_data\[15\] uses I/O standard 3.3-V LVTTL at 168" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[15] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[14\] 3.3-V LVTTL 159 " "Pin RGB_data\[14\] uses I/O standard 3.3-V LVTTL at 159" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[14] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[13\] 3.3-V LVTTL 139 " "Pin RGB_data\[13\] uses I/O standard 3.3-V LVTTL at 139" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[13] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[12\] 3.3-V LVTTL 169 " "Pin RGB_data\[12\] uses I/O standard 3.3-V LVTTL at 169" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[12] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[11\] 3.3-V LVTTL 164 " "Pin RGB_data\[11\] uses I/O standard 3.3-V LVTTL at 164" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[11] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[10\] 3.3-V LVTTL 148 " "Pin RGB_data\[10\] uses I/O standard 3.3-V LVTTL at 148" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[10] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[9\] 3.3-V LVTTL 142 " "Pin RGB_data\[9\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[9] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[8\] 3.3-V LVTTL 149 " "Pin RGB_data\[8\] uses I/O standard 3.3-V LVTTL at 149" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[8] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[23\] 3.3-V LVTTL 150 " "Pin RGB_data\[23\] uses I/O standard 3.3-V LVTTL at 150" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[23] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[22\] 3.3-V LVTTL 137 " "Pin RGB_data\[22\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[22] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[21\] 3.3-V LVTTL 166 " "Pin RGB_data\[21\] uses I/O standard 3.3-V LVTTL at 166" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[21] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[20\] 3.3-V LVTTL 151 " "Pin RGB_data\[20\] uses I/O standard 3.3-V LVTTL at 151" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[20] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[19\] 3.3-V LVTTL 152 " "Pin RGB_data\[19\] uses I/O standard 3.3-V LVTTL at 152" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[19] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[18\] 3.3-V LVTTL 161 " "Pin RGB_data\[18\] uses I/O standard 3.3-V LVTTL at 161" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[18] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[17\] 3.3-V LVTTL 167 " "Pin RGB_data\[17\] uses I/O standard 3.3-V LVTTL at 167" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[17] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RGB_data\[16\] 3.3-V LVTTL 145 " "Pin RGB_data\[16\] uses I/O standard 3.3-V LVTTL at 145" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RGB_data[16] } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RGB_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 31 " "Pin clk uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "parallel_RGBLED.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/parallel_RGBLED.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1599261998038 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1599261998038 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/output_files/parallel_RGBLED.fit.smsg " "Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/VHDL/parallel_RGBLED/output_files/parallel_RGBLED.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599261998183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5540 " "Peak virtual memory: 5540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599261998630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 07:26:38 2020 " "Processing ended: Sat Sep 05 07:26:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599261998630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599261998630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599261998630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599261998630 ""}
