$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  1 # x [0:0] $end
  $var wire  2 % y [1:0] $end
  $scope module decode_1to2_case $end
   $var wire  1 $ en $end
   $var wire  1 # x [0:0] $end
   $var wire  2 % y [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
b00 %
#2
1#
#3
0#
1$
b01 %
#4
1#
b10 %
#5
