{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607011163978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607011163983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 09:59:23 2020 " "Processing started: Thu Dec 03 09:59:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607011163983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011163983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_uart -c project_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_uart -c project_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011163983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607011164430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607011164430 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "uart.v(319) " "Verilog HDL Module Instantiation warning at uart.v(319): ignored dangling comma in List of Port Connections" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 319 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607011173414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011173416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_GEN " "Found entity 1: BAUD_GEN" {  } { { "BAUD_GEN.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/BAUD_GEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011173419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173419 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIFO.v(22) " "Verilog HDL information at FIFO.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607011173421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011173422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgennm.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgennm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenNM " "Found entity 1: ClockGenNM" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011173425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173425 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "transmitter.v(57) " "Verilog HDL Module Instantiation warning at transmitter.v(57): ignored dangling comma in List of Port Connections" {  } { { "transmitter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607011173427 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmitter.v(60) " "Verilog HDL information at transmitter.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "transmitter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607011173427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011173428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173428 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reciever.v(65) " "Verilog HDL information at reciever.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "reciever.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607011173430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever.v 1 1 " "Found 1 design units, including 1 entities, in source file reciever.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciever " "Found entity 1: reciever" {  } { { "reciever.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011173431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Divide_By_N_Counter.v(2) " "Verilog HDL Expression warning at Divide_By_N_Counter.v(2): truncated literal to match 4 bits" {  } { { "Divide_By_N_Counter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/Divide_By_N_Counter.v" 2 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607011173433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_by_n_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_by_n_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divide_By_N_Counter " "Found entity 1: Divide_By_N_Counter" {  } { { "Divide_By_N_Counter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/Divide_By_N_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011173434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_clk_test uart.v(284) " "Verilog HDL Implicit Net warning at uart.v(284): created implicit net for \"tx_clk_test\"" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011173434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR FIFO.v(20) " "Verilog HDL Implicit Net warning at FIFO.v(20): created implicit net for \"LEDR\"" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011173434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607011173462 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "rx_states uart.v(33) " "Verilog HDL Module Declaration warning at uart.v(33): port \"rx_states\" already exists in the list of ports" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 33 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1607011173467 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data_toFifo uart.v(99) " "Output port \"rx_data_toFifo\" at uart.v(99) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173468 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EMPTY_rxfifo uart.v(95) " "Output port \"EMPTY_rxfifo\" at uart.v(95) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173468 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OVERFULL_rxfifo uart.v(96) " "Output port \"OVERFULL_rxfifo\" at uart.v(96) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173468 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FULL_rxfifo uart.v(97) " "Output port \"FULL_rxfifo\" at uart.v(97) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173468 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EMPTY_txfifo uart.v(85) " "Output port \"EMPTY_txfifo\" at uart.v(85) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173468 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OVERFULL_txfifo uart.v(86) " "Output port \"OVERFULL_txfifo\" at uart.v(86) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173468 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FULL_txfifo uart.v(87) " "Output port \"FULL_txfifo\" at uart.v(87) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173468 "|uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BAUD_GEN BAUD_GEN:baudGen " "Elaborating entity \"BAUD_GEN\" for hierarchy \"BAUD_GEN:baudGen\"" {  } { { "uart.v" "baudGen" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011173496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenNM BAUD_GEN:baudGen\|ClockGenNM:baudGen " "Elaborating entity \"ClockGenNM\" for hierarchy \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\"" {  } { { "BAUD_GEN.v" "baudGen" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/BAUD_GEN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011173498 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count ClockGenNM.v(8) " "Verilog HDL Always Construct warning at ClockGenNM.v(8): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607011173499 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] ClockGenNM.v(8) " "Inferred latch for \"count\[0\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173499 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] ClockGenNM.v(8) " "Inferred latch for \"count\[1\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173499 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] ClockGenNM.v(8) " "Inferred latch for \"count\[2\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173499 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] ClockGenNM.v(8) " "Inferred latch for \"count\[3\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173499 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] ClockGenNM.v(8) " "Inferred latch for \"count\[4\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173499 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] ClockGenNM.v(8) " "Inferred latch for \"count\[5\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173499 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] ClockGenNM.v(8) " "Inferred latch for \"count\[6\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011173499 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:tx\"" {  } { { "uart.v" "tx" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011173500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divide_By_N_Counter transmitter:tx\|Divide_By_N_Counter:div16 " "Elaborating entity \"Divide_By_N_Counter\" for hierarchy \"transmitter:tx\|Divide_By_N_Counter:div16\"" {  } { { "transmitter.v" "div16" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011173502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:txfifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:txfifo\"" {  } { { "uart.v" "txfifo" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011173503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR FIFO.v(20) " "Verilog HDL or VHDL warning at FIFO.v(20): object \"LEDR\" assigned a value but never read" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607011173507 "|uart|FIFO:txfifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "turnOff FIFO.v(8) " "Output port \"turnOff\" at FIFO.v(8) has no driver" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173507 "|uart|FIFO:txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciever reciever:rx " "Elaborating entity \"reciever\" for hierarchy \"reciever:rx\"" {  } { { "uart.v" "rx" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011173508 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PE reciever.v(9) " "Output port \"PE\" at reciever.v(9) has no driver" {  } { { "reciever.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011173509 "|uart|reciever:rx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607011174383 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]~1 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]~1\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]~5 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]~5\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]~9 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]~9\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]~13 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]~13\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]~17 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]~17\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]~21 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]~21\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]~25 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]~25\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]~29 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]~29\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]~33 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]~33\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]~37 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]~37\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]~41 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]~41\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]~45 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]~45\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]~49 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]~49\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]~53 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]~53\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]~57 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]~57\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]~61 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]~61\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]~65 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]~65\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]~69 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]~69\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]~73 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]~73\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]~77 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]~77\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]~81 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]~81\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]~85 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]~85\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]~89 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]~89\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]~93 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]~93\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]~97 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]~97\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]~101 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]~101\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]~105 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]~105\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]~109 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]~109\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]~113 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]~113\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]~117 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]~117\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]~121 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]~121\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]~125 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]~125\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011174405 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1607011174405 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EMPTY_rxfifo GND " "Pin \"EMPTY_rxfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|EMPTY_rxfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVERFULL_rxfifo GND " "Pin \"OVERFULL_rxfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|OVERFULL_rxfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "FULL_rxfifo GND " "Pin \"FULL_rxfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|FULL_rxfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[0\] GND " "Pin \"rx_data_toFifo\[0\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[1\] GND " "Pin \"rx_data_toFifo\[1\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[2\] GND " "Pin \"rx_data_toFifo\[2\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[3\] GND " "Pin \"rx_data_toFifo\[3\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[4\] GND " "Pin \"rx_data_toFifo\[4\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[5\] GND " "Pin \"rx_data_toFifo\[5\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[6\] GND " "Pin \"rx_data_toFifo\[6\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[7\] GND " "Pin \"rx_data_toFifo\[7\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[8\] GND " "Pin \"rx_data_toFifo\[8\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|rx_data_toFifo[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EMPTY_txfifo GND " "Pin \"EMPTY_txfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|EMPTY_txfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVERFULL_txfifo GND " "Pin \"OVERFULL_txfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|OVERFULL_txfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "FULL_txfifo GND " "Pin \"FULL_txfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011175018 "|uart|FULL_txfifo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607011175018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607011175147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/output_files/project_uart.map.smsg " "Generated suppressed messages file C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/output_files/project_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011176171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607011176372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011176372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1290 " "Implemented 1290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607011176521 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607011176521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1163 " "Implemented 1163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607011176521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607011176521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607011176566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 09:59:36 2020 " "Processing ended: Thu Dec 03 09:59:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607011176566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607011176566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607011176566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011176566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607011177736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607011177741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 09:59:37 2020 " "Processing started: Thu Dec 03 09:59:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607011177741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607011177741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project_uart -c project_uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project_uart -c project_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607011177741 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607011177836 ""}
{ "Info" "0" "" "Project  = project_uart" {  } {  } 0 0 "Project  = project_uart" 0 0 "Fitter" 0 0 1607011177837 ""}
{ "Info" "0" "" "Revision = project_uart" {  } {  } 0 0 "Revision = project_uart" 0 0 "Fitter" 0 0 1607011177837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607011177999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607011177999 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project_uart 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"project_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607011178012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607011178069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607011178069 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607011178524 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607011178549 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607011178730 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "125 127 " "No exact pin location assignment(s) for 125 pins of 127 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1607011179049 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1607011191457 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 375 global CLKCTRL_G6 " "clk~inputCLKENA0 with 375 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1607011191981 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1607011191981 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 242 global CLKCTRL_G4 " "reset~inputCLKENA0 with 242 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1607011191981 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1607011191981 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1607011191981 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_AA15 " "Refclk input I/O pad reset is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1607011191981 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1607011191981 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1607011191981 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607011191982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607011191990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607011191991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607011191995 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607011191997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607011191997 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607011191998 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1607011192849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_uart.sdc " "Synopsys Design Constraints File file not found: 'project_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607011192851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607011192851 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607011192871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607011192871 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607011192872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607011192973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607011192974 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607011192974 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "control\[4\] " "Node \"control\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "control\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607011193057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testout " "Node \"testout\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607011193057 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_clk_out1 " "Node \"uart_clk_out1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_clk_out1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1607011193057 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1607011193057 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607011193057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607011198630 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1607011199165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607011204847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607011209997 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607011214071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607011214071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607011215766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607011222581 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607011222581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607011235317 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607011235317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607011235321 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.05 " "Total time spent on timing analysis during the Fitter is 3.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607011239037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607011239088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607011240220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607011240221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607011241350 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607011248130 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1607011248521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/output_files/project_uart.fit.smsg " "Generated suppressed messages file C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/output_files/project_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607011248675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2445 " "Peak virtual memory: 2445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607011249572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 10:00:49 2020 " "Processing ended: Thu Dec 03 10:00:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607011249572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607011249572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607011249572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607011249572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607011250673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607011250676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 10:00:50 2020 " "Processing started: Thu Dec 03 10:00:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607011250676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607011250676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project_uart -c project_uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project_uart -c project_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607011250676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607011251553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607011257611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607011258043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 10:00:58 2020 " "Processing ended: Thu Dec 03 10:00:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607011258043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607011258043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607011258043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607011258043 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607011258695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607011259196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607011259201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 10:00:58 2020 " "Processing started: Thu Dec 03 10:00:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607011259201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607011259201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project_uart -c project_uart " "Command: quartus_sta project_uart -c project_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607011259201 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607011259295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607011260097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607011260097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011260154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011260154 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1607011260786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project_uart.sdc " "Synopsys Design Constraints File file not found: 'project_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607011260847 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011260848 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607011260851 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607011260851 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607011260851 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607011260860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607011260892 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607011260893 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607011260904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607011260998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607011260998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.993 " "Worst-case setup slack is -5.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.993           -1180.452 clk  " "   -5.993           -1180.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.572             -84.805 reset  " "   -4.572             -84.805 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011261005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.382 " "Worst-case hold slack is -0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382              -1.675 clk  " "   -0.382              -1.675 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 reset  " "    0.799               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011261019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.321 " "Worst-case recovery slack is -4.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.321           -1090.496 clk  " "   -4.321           -1090.496 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011261034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.271 " "Worst-case removal slack is -0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -6.172 clk  " "   -0.271              -6.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011261042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -255.269 clk  " "   -0.394            -255.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.199 reset  " "   -0.078              -0.199 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011261053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011261053 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607011261080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607011261123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607011262840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607011263015 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607011263038 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607011263038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.847 " "Worst-case setup slack is -5.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.847           -1135.194 clk  " "   -5.847           -1135.194 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.619             -89.163 reset  " "   -4.619             -89.163 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011263044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.347 " "Worst-case hold slack is -0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -1.437 clk  " "   -0.347              -1.437 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 reset  " "    0.928               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011263061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.111 " "Worst-case recovery slack is -4.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.111           -1041.673 clk  " "   -4.111           -1041.673 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011263069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.277 " "Worst-case removal slack is -0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -6.687 clk  " "   -0.277              -6.687 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011263076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -270.842 clk  " "   -0.394            -270.842 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.194 reset  " "   -0.076              -0.194 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011263084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011263084 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607011263125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607011263292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607011264851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607011265026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607011265033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607011265033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.933 " "Worst-case setup slack is -3.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.933            -719.751 clk  " "   -3.933            -719.751 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355             -32.093 reset  " "   -2.355             -32.093 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.434 " "Worst-case hold slack is -0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434              -2.749 clk  " "   -0.434              -2.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 reset  " "    0.188               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.622 " "Worst-case recovery slack is -2.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622            -669.145 clk  " "   -2.622            -669.145 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.288 " "Worst-case removal slack is -0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -8.477 clk  " "   -0.288              -8.477 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.261 " "Worst-case minimum pulse width slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261             -49.082 clk  " "   -0.261             -49.082 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -6.199 reset  " "   -0.206              -6.199 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265076 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607011265102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607011265333 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607011265339 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607011265339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.456 " "Worst-case setup slack is -3.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.456            -614.809 clk  " "   -3.456            -614.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.103             -29.924 reset  " "   -2.103             -29.924 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.399 " "Worst-case hold slack is -0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -4.708 clk  " "   -0.399              -4.708 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 reset  " "    0.203               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.540 " "Worst-case recovery slack is -2.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.540            -652.502 clk  " "   -2.540            -652.502 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.258 " "Worst-case removal slack is -0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -7.632 clk  " "   -0.258              -7.632 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.243 " "Worst-case minimum pulse width slack is -0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243             -48.921 clk  " "   -0.243             -48.921 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -5.699 reset  " "   -0.182              -5.699 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607011265382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607011265382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607011267609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607011267611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607011267745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 10:01:07 2020 " "Processing ended: Thu Dec 03 10:01:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607011267745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607011267745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607011267745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607011267745 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607011268489 ""}
