
UART_Driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001408  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00001408  0000147c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001ef0  00000000  00000000  0000147c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001054  00000000  00000000  0000336c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .comment      00000011  00000000  00000000  000043c0  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000043d4  2**2
                  CONTENTS, READONLY
  6 .debug_info   000004e6  00000000  00000000  00004410  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004a3  00000000  00000000  000048f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001a  00000000  00000000  00004d99  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000196  00000000  00000000  00004db3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
       8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
       c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
      50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61
      60:	0e 94 1a 08 	call	0x1034	; 0x1034 <main>
      64:	0c 94 02 0a 	jmp	0x1404	; 0x1404 <_exit>

00000068 <__bad_interrupt>:
      68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <DIO_vidSetPortDirection>:
 */
#include "DIO_Reg.h"
#include "Bit_Math.h"
#include "DIO_Int.h"

void DIO_vidSetPortDirection(u8 port_no,u8 port_direction){
      6c:	cf 93       	push	r28
      6e:	df 93       	push	r29
      70:	00 d0       	rcall	.+0      	; 0x72 <DIO_vidSetPortDirection+0x6>
      72:	cd b7       	in	r28, 0x3d	; 61
      74:	de b7       	in	r29, 0x3e	; 62
      76:	89 83       	std	Y+1, r24	; 0x01
      78:	6a 83       	std	Y+2, r22	; 0x02
	switch(port_no){
      7a:	89 81       	ldd	r24, Y+1	; 0x01
      7c:	88 2f       	mov	r24, r24
      7e:	90 e0       	ldi	r25, 0x00	; 0
      80:	81 30       	cpi	r24, 0x01	; 1
      82:	91 05       	cpc	r25, r1
      84:	91 f0       	breq	.+36     	; 0xaa <DIO_vidSetPortDirection+0x3e>
      86:	82 30       	cpi	r24, 0x02	; 2
      88:	91 05       	cpc	r25, r1
      8a:	1c f4       	brge	.+6      	; 0x92 <DIO_vidSetPortDirection+0x26>
      8c:	89 2b       	or	r24, r25
      8e:	39 f0       	breq	.+14     	; 0x9e <DIO_vidSetPortDirection+0x32>
	case PORTD_Reg:
		DDRD=port_direction;
		break;

	default :
		break;
      90:	1e c0       	rjmp	.+60     	; 0xce <DIO_vidSetPortDirection+0x62>
#include "DIO_Reg.h"
#include "Bit_Math.h"
#include "DIO_Int.h"

void DIO_vidSetPortDirection(u8 port_no,u8 port_direction){
	switch(port_no){
      92:	82 30       	cpi	r24, 0x02	; 2
      94:	91 05       	cpc	r25, r1
      96:	79 f0       	breq	.+30     	; 0xb6 <DIO_vidSetPortDirection+0x4a>
      98:	03 97       	sbiw	r24, 0x03	; 3
      9a:	99 f0       	breq	.+38     	; 0xc2 <DIO_vidSetPortDirection+0x56>
	case PORTD_Reg:
		DDRD=port_direction;
		break;

	default :
		break;
      9c:	18 c0       	rjmp	.+48     	; 0xce <DIO_vidSetPortDirection+0x62>
#include "DIO_Int.h"

void DIO_vidSetPortDirection(u8 port_no,u8 port_direction){
	switch(port_no){
	case PORTA_Reg:
		DDRA=port_direction;
      9e:	8a e3       	ldi	r24, 0x3A	; 58
      a0:	90 e0       	ldi	r25, 0x00	; 0
      a2:	2a 81       	ldd	r18, Y+2	; 0x02
      a4:	fc 01       	movw	r30, r24
      a6:	20 83       	st	Z, r18
		break;
      a8:	12 c0       	rjmp	.+36     	; 0xce <DIO_vidSetPortDirection+0x62>

	case PORTB_Reg:
		DDRB=port_direction;
      aa:	87 e3       	ldi	r24, 0x37	; 55
      ac:	90 e0       	ldi	r25, 0x00	; 0
      ae:	2a 81       	ldd	r18, Y+2	; 0x02
      b0:	fc 01       	movw	r30, r24
      b2:	20 83       	st	Z, r18
		break;
      b4:	0c c0       	rjmp	.+24     	; 0xce <DIO_vidSetPortDirection+0x62>

	case PORTC_Reg:
		DDRC=port_direction;
      b6:	84 e3       	ldi	r24, 0x34	; 52
      b8:	90 e0       	ldi	r25, 0x00	; 0
      ba:	2a 81       	ldd	r18, Y+2	; 0x02
      bc:	fc 01       	movw	r30, r24
      be:	20 83       	st	Z, r18
		break;
      c0:	06 c0       	rjmp	.+12     	; 0xce <DIO_vidSetPortDirection+0x62>

	case PORTD_Reg:
		DDRD=port_direction;
      c2:	81 e3       	ldi	r24, 0x31	; 49
      c4:	90 e0       	ldi	r25, 0x00	; 0
      c6:	2a 81       	ldd	r18, Y+2	; 0x02
      c8:	fc 01       	movw	r30, r24
      ca:	20 83       	st	Z, r18
		break;
      cc:	00 00       	nop

	default :
		break;
	}
}
      ce:	00 00       	nop
      d0:	0f 90       	pop	r0
      d2:	0f 90       	pop	r0
      d4:	df 91       	pop	r29
      d6:	cf 91       	pop	r28
      d8:	08 95       	ret

000000da <DIO_vidSetPinDirection>:

void DIO_vidSetPinDirection(u8 port_no, u8 pin_no, u8 pin_diection){
      da:	cf 93       	push	r28
      dc:	df 93       	push	r29
      de:	00 d0       	rcall	.+0      	; 0xe0 <DIO_vidSetPinDirection+0x6>
      e0:	1f 92       	push	r1
      e2:	cd b7       	in	r28, 0x3d	; 61
      e4:	de b7       	in	r29, 0x3e	; 62
      e6:	89 83       	std	Y+1, r24	; 0x01
      e8:	6a 83       	std	Y+2, r22	; 0x02
      ea:	4b 83       	std	Y+3, r20	; 0x03
	if(pin_diection==OUTPUT){
      ec:	8b 81       	ldd	r24, Y+3	; 0x03
      ee:	81 30       	cpi	r24, 0x01	; 1
      f0:	09 f0       	breq	.+2      	; 0xf4 <DIO_vidSetPinDirection+0x1a>
      f2:	67 c0       	rjmp	.+206    	; 0x1c2 <DIO_vidSetPinDirection+0xe8>
		switch(port_no){
      f4:	89 81       	ldd	r24, Y+1	; 0x01
      f6:	88 2f       	mov	r24, r24
      f8:	90 e0       	ldi	r25, 0x00	; 0
      fa:	81 30       	cpi	r24, 0x01	; 1
      fc:	91 05       	cpc	r25, r1
      fe:	11 f1       	breq	.+68     	; 0x144 <DIO_vidSetPinDirection+0x6a>
     100:	82 30       	cpi	r24, 0x02	; 2
     102:	91 05       	cpc	r25, r1
     104:	1c f4       	brge	.+6      	; 0x10c <DIO_vidSetPinDirection+0x32>
     106:	89 2b       	or	r24, r25
     108:	41 f0       	breq	.+16     	; 0x11a <DIO_vidSetPinDirection+0x40>
     10a:	5b c0       	rjmp	.+182    	; 0x1c2 <DIO_vidSetPinDirection+0xe8>
     10c:	82 30       	cpi	r24, 0x02	; 2
     10e:	91 05       	cpc	r25, r1
     110:	71 f1       	breq	.+92     	; 0x16e <DIO_vidSetPinDirection+0x94>
     112:	03 97       	sbiw	r24, 0x03	; 3
     114:	09 f4       	brne	.+2      	; 0x118 <DIO_vidSetPinDirection+0x3e>
     116:	40 c0       	rjmp	.+128    	; 0x198 <DIO_vidSetPinDirection+0xbe>
     118:	54 c0       	rjmp	.+168    	; 0x1c2 <DIO_vidSetPinDirection+0xe8>
		case PORTA_Reg:
			Set_Bit(DDRA,pin_no);
     11a:	8a e3       	ldi	r24, 0x3A	; 58
     11c:	90 e0       	ldi	r25, 0x00	; 0
     11e:	2a e3       	ldi	r18, 0x3A	; 58
     120:	30 e0       	ldi	r19, 0x00	; 0
     122:	f9 01       	movw	r30, r18
     124:	20 81       	ld	r18, Z
     126:	62 2f       	mov	r22, r18
     128:	2a 81       	ldd	r18, Y+2	; 0x02
     12a:	42 2f       	mov	r20, r18
     12c:	50 e0       	ldi	r21, 0x00	; 0
     12e:	21 e0       	ldi	r18, 0x01	; 1
     130:	30 e0       	ldi	r19, 0x00	; 0
     132:	02 c0       	rjmp	.+4      	; 0x138 <DIO_vidSetPinDirection+0x5e>
     134:	22 0f       	add	r18, r18
     136:	33 1f       	adc	r19, r19
     138:	4a 95       	dec	r20
     13a:	e2 f7       	brpl	.-8      	; 0x134 <DIO_vidSetPinDirection+0x5a>
     13c:	26 2b       	or	r18, r22
     13e:	fc 01       	movw	r30, r24
     140:	20 83       	st	Z, r18
			break;
     142:	3f c0       	rjmp	.+126    	; 0x1c2 <DIO_vidSetPinDirection+0xe8>
		case PORTB_Reg:
			Set_Bit(DDRB,pin_no);
     144:	87 e3       	ldi	r24, 0x37	; 55
     146:	90 e0       	ldi	r25, 0x00	; 0
     148:	27 e3       	ldi	r18, 0x37	; 55
     14a:	30 e0       	ldi	r19, 0x00	; 0
     14c:	f9 01       	movw	r30, r18
     14e:	20 81       	ld	r18, Z
     150:	62 2f       	mov	r22, r18
     152:	2a 81       	ldd	r18, Y+2	; 0x02
     154:	42 2f       	mov	r20, r18
     156:	50 e0       	ldi	r21, 0x00	; 0
     158:	21 e0       	ldi	r18, 0x01	; 1
     15a:	30 e0       	ldi	r19, 0x00	; 0
     15c:	02 c0       	rjmp	.+4      	; 0x162 <DIO_vidSetPinDirection+0x88>
     15e:	22 0f       	add	r18, r18
     160:	33 1f       	adc	r19, r19
     162:	4a 95       	dec	r20
     164:	e2 f7       	brpl	.-8      	; 0x15e <DIO_vidSetPinDirection+0x84>
     166:	26 2b       	or	r18, r22
     168:	fc 01       	movw	r30, r24
     16a:	20 83       	st	Z, r18
			break;
     16c:	2a c0       	rjmp	.+84     	; 0x1c2 <DIO_vidSetPinDirection+0xe8>
		case PORTC_Reg:
			Set_Bit(DDRC,pin_no);
     16e:	84 e3       	ldi	r24, 0x34	; 52
     170:	90 e0       	ldi	r25, 0x00	; 0
     172:	24 e3       	ldi	r18, 0x34	; 52
     174:	30 e0       	ldi	r19, 0x00	; 0
     176:	f9 01       	movw	r30, r18
     178:	20 81       	ld	r18, Z
     17a:	62 2f       	mov	r22, r18
     17c:	2a 81       	ldd	r18, Y+2	; 0x02
     17e:	42 2f       	mov	r20, r18
     180:	50 e0       	ldi	r21, 0x00	; 0
     182:	21 e0       	ldi	r18, 0x01	; 1
     184:	30 e0       	ldi	r19, 0x00	; 0
     186:	02 c0       	rjmp	.+4      	; 0x18c <DIO_vidSetPinDirection+0xb2>
     188:	22 0f       	add	r18, r18
     18a:	33 1f       	adc	r19, r19
     18c:	4a 95       	dec	r20
     18e:	e2 f7       	brpl	.-8      	; 0x188 <DIO_vidSetPinDirection+0xae>
     190:	26 2b       	or	r18, r22
     192:	fc 01       	movw	r30, r24
     194:	20 83       	st	Z, r18
			break;
     196:	15 c0       	rjmp	.+42     	; 0x1c2 <DIO_vidSetPinDirection+0xe8>

		case PORTD_Reg:
			Set_Bit(DDRD,pin_no);
     198:	81 e3       	ldi	r24, 0x31	; 49
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	21 e3       	ldi	r18, 0x31	; 49
     19e:	30 e0       	ldi	r19, 0x00	; 0
     1a0:	f9 01       	movw	r30, r18
     1a2:	20 81       	ld	r18, Z
     1a4:	62 2f       	mov	r22, r18
     1a6:	2a 81       	ldd	r18, Y+2	; 0x02
     1a8:	42 2f       	mov	r20, r18
     1aa:	50 e0       	ldi	r21, 0x00	; 0
     1ac:	21 e0       	ldi	r18, 0x01	; 1
     1ae:	30 e0       	ldi	r19, 0x00	; 0
     1b0:	02 c0       	rjmp	.+4      	; 0x1b6 <DIO_vidSetPinDirection+0xdc>
     1b2:	22 0f       	add	r18, r18
     1b4:	33 1f       	adc	r19, r19
     1b6:	4a 95       	dec	r20
     1b8:	e2 f7       	brpl	.-8      	; 0x1b2 <DIO_vidSetPinDirection+0xd8>
     1ba:	26 2b       	or	r18, r22
     1bc:	fc 01       	movw	r30, r24
     1be:	20 83       	st	Z, r18
			break;
     1c0:	00 00       	nop
		}
	}
	if(pin_diection==INPUT){
     1c2:	8b 81       	ldd	r24, Y+3	; 0x03
     1c4:	88 23       	and	r24, r24
     1c6:	09 f0       	breq	.+2      	; 0x1ca <DIO_vidSetPinDirection+0xf0>
     1c8:	6b c0       	rjmp	.+214    	; 0x2a0 <DIO_vidSetPinDirection+0x1c6>
		switch(port_no){
     1ca:	89 81       	ldd	r24, Y+1	; 0x01
     1cc:	88 2f       	mov	r24, r24
     1ce:	90 e0       	ldi	r25, 0x00	; 0
     1d0:	81 30       	cpi	r24, 0x01	; 1
     1d2:	91 05       	cpc	r25, r1
     1d4:	19 f1       	breq	.+70     	; 0x21c <DIO_vidSetPinDirection+0x142>
     1d6:	82 30       	cpi	r24, 0x02	; 2
     1d8:	91 05       	cpc	r25, r1
     1da:	1c f4       	brge	.+6      	; 0x1e2 <DIO_vidSetPinDirection+0x108>
     1dc:	89 2b       	or	r24, r25
     1de:	41 f0       	breq	.+16     	; 0x1f0 <DIO_vidSetPinDirection+0x116>
		case PORTD_Reg:
			Clr_Bit(DDRD,pin_no);
			break;
		}
	}
}
     1e0:	5f c0       	rjmp	.+190    	; 0x2a0 <DIO_vidSetPinDirection+0x1c6>
			Set_Bit(DDRD,pin_no);
			break;
		}
	}
	if(pin_diection==INPUT){
		switch(port_no){
     1e2:	82 30       	cpi	r24, 0x02	; 2
     1e4:	91 05       	cpc	r25, r1
     1e6:	81 f1       	breq	.+96     	; 0x248 <DIO_vidSetPinDirection+0x16e>
     1e8:	03 97       	sbiw	r24, 0x03	; 3
     1ea:	09 f4       	brne	.+2      	; 0x1ee <DIO_vidSetPinDirection+0x114>
     1ec:	43 c0       	rjmp	.+134    	; 0x274 <DIO_vidSetPinDirection+0x19a>
		case PORTD_Reg:
			Clr_Bit(DDRD,pin_no);
			break;
		}
	}
}
     1ee:	58 c0       	rjmp	.+176    	; 0x2a0 <DIO_vidSetPinDirection+0x1c6>
		}
	}
	if(pin_diection==INPUT){
		switch(port_no){
		case PORTA_Reg:
			Clr_Bit(DDRA,pin_no);
     1f0:	8a e3       	ldi	r24, 0x3A	; 58
     1f2:	90 e0       	ldi	r25, 0x00	; 0
     1f4:	2a e3       	ldi	r18, 0x3A	; 58
     1f6:	30 e0       	ldi	r19, 0x00	; 0
     1f8:	f9 01       	movw	r30, r18
     1fa:	20 81       	ld	r18, Z
     1fc:	62 2f       	mov	r22, r18
     1fe:	2a 81       	ldd	r18, Y+2	; 0x02
     200:	42 2f       	mov	r20, r18
     202:	50 e0       	ldi	r21, 0x00	; 0
     204:	21 e0       	ldi	r18, 0x01	; 1
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	02 c0       	rjmp	.+4      	; 0x20e <DIO_vidSetPinDirection+0x134>
     20a:	22 0f       	add	r18, r18
     20c:	33 1f       	adc	r19, r19
     20e:	4a 95       	dec	r20
     210:	e2 f7       	brpl	.-8      	; 0x20a <DIO_vidSetPinDirection+0x130>
     212:	20 95       	com	r18
     214:	26 23       	and	r18, r22
     216:	fc 01       	movw	r30, r24
     218:	20 83       	st	Z, r18
			break;
     21a:	42 c0       	rjmp	.+132    	; 0x2a0 <DIO_vidSetPinDirection+0x1c6>
		case PORTB_Reg:
			Clr_Bit(DDRB,pin_no);
     21c:	87 e3       	ldi	r24, 0x37	; 55
     21e:	90 e0       	ldi	r25, 0x00	; 0
     220:	27 e3       	ldi	r18, 0x37	; 55
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	f9 01       	movw	r30, r18
     226:	20 81       	ld	r18, Z
     228:	62 2f       	mov	r22, r18
     22a:	2a 81       	ldd	r18, Y+2	; 0x02
     22c:	42 2f       	mov	r20, r18
     22e:	50 e0       	ldi	r21, 0x00	; 0
     230:	21 e0       	ldi	r18, 0x01	; 1
     232:	30 e0       	ldi	r19, 0x00	; 0
     234:	02 c0       	rjmp	.+4      	; 0x23a <DIO_vidSetPinDirection+0x160>
     236:	22 0f       	add	r18, r18
     238:	33 1f       	adc	r19, r19
     23a:	4a 95       	dec	r20
     23c:	e2 f7       	brpl	.-8      	; 0x236 <DIO_vidSetPinDirection+0x15c>
     23e:	20 95       	com	r18
     240:	26 23       	and	r18, r22
     242:	fc 01       	movw	r30, r24
     244:	20 83       	st	Z, r18
			break;
     246:	2c c0       	rjmp	.+88     	; 0x2a0 <DIO_vidSetPinDirection+0x1c6>
		case PORTC_Reg:
			Clr_Bit(DDRC,pin_no);
     248:	84 e3       	ldi	r24, 0x34	; 52
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	24 e3       	ldi	r18, 0x34	; 52
     24e:	30 e0       	ldi	r19, 0x00	; 0
     250:	f9 01       	movw	r30, r18
     252:	20 81       	ld	r18, Z
     254:	62 2f       	mov	r22, r18
     256:	2a 81       	ldd	r18, Y+2	; 0x02
     258:	42 2f       	mov	r20, r18
     25a:	50 e0       	ldi	r21, 0x00	; 0
     25c:	21 e0       	ldi	r18, 0x01	; 1
     25e:	30 e0       	ldi	r19, 0x00	; 0
     260:	02 c0       	rjmp	.+4      	; 0x266 <DIO_vidSetPinDirection+0x18c>
     262:	22 0f       	add	r18, r18
     264:	33 1f       	adc	r19, r19
     266:	4a 95       	dec	r20
     268:	e2 f7       	brpl	.-8      	; 0x262 <DIO_vidSetPinDirection+0x188>
     26a:	20 95       	com	r18
     26c:	26 23       	and	r18, r22
     26e:	fc 01       	movw	r30, r24
     270:	20 83       	st	Z, r18
			break;
     272:	16 c0       	rjmp	.+44     	; 0x2a0 <DIO_vidSetPinDirection+0x1c6>

		case PORTD_Reg:
			Clr_Bit(DDRD,pin_no);
     274:	81 e3       	ldi	r24, 0x31	; 49
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	21 e3       	ldi	r18, 0x31	; 49
     27a:	30 e0       	ldi	r19, 0x00	; 0
     27c:	f9 01       	movw	r30, r18
     27e:	20 81       	ld	r18, Z
     280:	62 2f       	mov	r22, r18
     282:	2a 81       	ldd	r18, Y+2	; 0x02
     284:	42 2f       	mov	r20, r18
     286:	50 e0       	ldi	r21, 0x00	; 0
     288:	21 e0       	ldi	r18, 0x01	; 1
     28a:	30 e0       	ldi	r19, 0x00	; 0
     28c:	02 c0       	rjmp	.+4      	; 0x292 <DIO_vidSetPinDirection+0x1b8>
     28e:	22 0f       	add	r18, r18
     290:	33 1f       	adc	r19, r19
     292:	4a 95       	dec	r20
     294:	e2 f7       	brpl	.-8      	; 0x28e <DIO_vidSetPinDirection+0x1b4>
     296:	20 95       	com	r18
     298:	26 23       	and	r18, r22
     29a:	fc 01       	movw	r30, r24
     29c:	20 83       	st	Z, r18
			break;
     29e:	00 00       	nop
		}
	}
}
     2a0:	00 00       	nop
     2a2:	0f 90       	pop	r0
     2a4:	0f 90       	pop	r0
     2a6:	0f 90       	pop	r0
     2a8:	df 91       	pop	r29
     2aa:	cf 91       	pop	r28
     2ac:	08 95       	ret

000002ae <DIO_vidSetPORTValue>:

void DIO_vidSetPORTValue(u8 port_no,u8 port_value){
     2ae:	cf 93       	push	r28
     2b0:	df 93       	push	r29
     2b2:	00 d0       	rcall	.+0      	; 0x2b4 <DIO_vidSetPORTValue+0x6>
     2b4:	cd b7       	in	r28, 0x3d	; 61
     2b6:	de b7       	in	r29, 0x3e	; 62
     2b8:	89 83       	std	Y+1, r24	; 0x01
     2ba:	6a 83       	std	Y+2, r22	; 0x02
	switch(port_no){
     2bc:	89 81       	ldd	r24, Y+1	; 0x01
     2be:	88 2f       	mov	r24, r24
     2c0:	90 e0       	ldi	r25, 0x00	; 0
     2c2:	81 30       	cpi	r24, 0x01	; 1
     2c4:	91 05       	cpc	r25, r1
     2c6:	91 f0       	breq	.+36     	; 0x2ec <DIO_vidSetPORTValue+0x3e>
     2c8:	82 30       	cpi	r24, 0x02	; 2
     2ca:	91 05       	cpc	r25, r1
     2cc:	1c f4       	brge	.+6      	; 0x2d4 <DIO_vidSetPORTValue+0x26>
     2ce:	89 2b       	or	r24, r25
     2d0:	39 f0       	breq	.+14     	; 0x2e0 <DIO_vidSetPORTValue+0x32>
	case PORTD_Reg:
		PORTD=port_value;
		break;

	default:
		break;
     2d2:	1e c0       	rjmp	.+60     	; 0x310 <DIO_vidSetPORTValue+0x62>
		}
	}
}

void DIO_vidSetPORTValue(u8 port_no,u8 port_value){
	switch(port_no){
     2d4:	82 30       	cpi	r24, 0x02	; 2
     2d6:	91 05       	cpc	r25, r1
     2d8:	79 f0       	breq	.+30     	; 0x2f8 <DIO_vidSetPORTValue+0x4a>
     2da:	03 97       	sbiw	r24, 0x03	; 3
     2dc:	99 f0       	breq	.+38     	; 0x304 <DIO_vidSetPORTValue+0x56>
	case PORTD_Reg:
		PORTD=port_value;
		break;

	default:
		break;
     2de:	18 c0       	rjmp	.+48     	; 0x310 <DIO_vidSetPORTValue+0x62>
}

void DIO_vidSetPORTValue(u8 port_no,u8 port_value){
	switch(port_no){
	case PORTA_Reg:
		PORTA=port_value;
     2e0:	8b e3       	ldi	r24, 0x3B	; 59
     2e2:	90 e0       	ldi	r25, 0x00	; 0
     2e4:	2a 81       	ldd	r18, Y+2	; 0x02
     2e6:	fc 01       	movw	r30, r24
     2e8:	20 83       	st	Z, r18
		break;
     2ea:	12 c0       	rjmp	.+36     	; 0x310 <DIO_vidSetPORTValue+0x62>

	case PORTB_Reg:
		PORTB=port_value;
     2ec:	88 e3       	ldi	r24, 0x38	; 56
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	2a 81       	ldd	r18, Y+2	; 0x02
     2f2:	fc 01       	movw	r30, r24
     2f4:	20 83       	st	Z, r18
		break;
     2f6:	0c c0       	rjmp	.+24     	; 0x310 <DIO_vidSetPORTValue+0x62>

	case PORTC_Reg:
		PORTC=port_value;
     2f8:	85 e3       	ldi	r24, 0x35	; 53
     2fa:	90 e0       	ldi	r25, 0x00	; 0
     2fc:	2a 81       	ldd	r18, Y+2	; 0x02
     2fe:	fc 01       	movw	r30, r24
     300:	20 83       	st	Z, r18
		break;
     302:	06 c0       	rjmp	.+12     	; 0x310 <DIO_vidSetPORTValue+0x62>

	case PORTD_Reg:
		PORTD=port_value;
     304:	82 e3       	ldi	r24, 0x32	; 50
     306:	90 e0       	ldi	r25, 0x00	; 0
     308:	2a 81       	ldd	r18, Y+2	; 0x02
     30a:	fc 01       	movw	r30, r24
     30c:	20 83       	st	Z, r18
		break;
     30e:	00 00       	nop

	default:
		break;
	}
}
     310:	00 00       	nop
     312:	0f 90       	pop	r0
     314:	0f 90       	pop	r0
     316:	df 91       	pop	r29
     318:	cf 91       	pop	r28
     31a:	08 95       	ret

0000031c <DIO_vidSetPinValue>:

void DIO_vidSetPinValue(u8 port_no,u8 pin_no,u8 pin_value){
     31c:	cf 93       	push	r28
     31e:	df 93       	push	r29
     320:	00 d0       	rcall	.+0      	; 0x322 <DIO_vidSetPinValue+0x6>
     322:	1f 92       	push	r1
     324:	cd b7       	in	r28, 0x3d	; 61
     326:	de b7       	in	r29, 0x3e	; 62
     328:	89 83       	std	Y+1, r24	; 0x01
     32a:	6a 83       	std	Y+2, r22	; 0x02
     32c:	4b 83       	std	Y+3, r20	; 0x03
	if(pin_value==HIGH){
     32e:	8b 81       	ldd	r24, Y+3	; 0x03
     330:	81 30       	cpi	r24, 0x01	; 1
     332:	09 f0       	breq	.+2      	; 0x336 <DIO_vidSetPinValue+0x1a>
     334:	67 c0       	rjmp	.+206    	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
		switch(port_no){
     336:	89 81       	ldd	r24, Y+1	; 0x01
     338:	88 2f       	mov	r24, r24
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	81 30       	cpi	r24, 0x01	; 1
     33e:	91 05       	cpc	r25, r1
     340:	11 f1       	breq	.+68     	; 0x386 <DIO_vidSetPinValue+0x6a>
     342:	82 30       	cpi	r24, 0x02	; 2
     344:	91 05       	cpc	r25, r1
     346:	1c f4       	brge	.+6      	; 0x34e <DIO_vidSetPinValue+0x32>
     348:	89 2b       	or	r24, r25
     34a:	41 f0       	breq	.+16     	; 0x35c <DIO_vidSetPinValue+0x40>
     34c:	5b c0       	rjmp	.+182    	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
     34e:	82 30       	cpi	r24, 0x02	; 2
     350:	91 05       	cpc	r25, r1
     352:	71 f1       	breq	.+92     	; 0x3b0 <DIO_vidSetPinValue+0x94>
     354:	03 97       	sbiw	r24, 0x03	; 3
     356:	09 f4       	brne	.+2      	; 0x35a <DIO_vidSetPinValue+0x3e>
     358:	40 c0       	rjmp	.+128    	; 0x3da <DIO_vidSetPinValue+0xbe>
     35a:	54 c0       	rjmp	.+168    	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
		case PORTA_Reg:
			Set_Bit(PORTA,pin_no);
     35c:	8b e3       	ldi	r24, 0x3B	; 59
     35e:	90 e0       	ldi	r25, 0x00	; 0
     360:	2b e3       	ldi	r18, 0x3B	; 59
     362:	30 e0       	ldi	r19, 0x00	; 0
     364:	f9 01       	movw	r30, r18
     366:	20 81       	ld	r18, Z
     368:	62 2f       	mov	r22, r18
     36a:	2a 81       	ldd	r18, Y+2	; 0x02
     36c:	42 2f       	mov	r20, r18
     36e:	50 e0       	ldi	r21, 0x00	; 0
     370:	21 e0       	ldi	r18, 0x01	; 1
     372:	30 e0       	ldi	r19, 0x00	; 0
     374:	02 c0       	rjmp	.+4      	; 0x37a <DIO_vidSetPinValue+0x5e>
     376:	22 0f       	add	r18, r18
     378:	33 1f       	adc	r19, r19
     37a:	4a 95       	dec	r20
     37c:	e2 f7       	brpl	.-8      	; 0x376 <DIO_vidSetPinValue+0x5a>
     37e:	26 2b       	or	r18, r22
     380:	fc 01       	movw	r30, r24
     382:	20 83       	st	Z, r18
			break;
     384:	3f c0       	rjmp	.+126    	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
		case PORTB_Reg:
			Set_Bit(PORTB,pin_no);
     386:	88 e3       	ldi	r24, 0x38	; 56
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	28 e3       	ldi	r18, 0x38	; 56
     38c:	30 e0       	ldi	r19, 0x00	; 0
     38e:	f9 01       	movw	r30, r18
     390:	20 81       	ld	r18, Z
     392:	62 2f       	mov	r22, r18
     394:	2a 81       	ldd	r18, Y+2	; 0x02
     396:	42 2f       	mov	r20, r18
     398:	50 e0       	ldi	r21, 0x00	; 0
     39a:	21 e0       	ldi	r18, 0x01	; 1
     39c:	30 e0       	ldi	r19, 0x00	; 0
     39e:	02 c0       	rjmp	.+4      	; 0x3a4 <DIO_vidSetPinValue+0x88>
     3a0:	22 0f       	add	r18, r18
     3a2:	33 1f       	adc	r19, r19
     3a4:	4a 95       	dec	r20
     3a6:	e2 f7       	brpl	.-8      	; 0x3a0 <DIO_vidSetPinValue+0x84>
     3a8:	26 2b       	or	r18, r22
     3aa:	fc 01       	movw	r30, r24
     3ac:	20 83       	st	Z, r18
			break;
     3ae:	2a c0       	rjmp	.+84     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
		case PORTC_Reg:
			Set_Bit(PORTC,pin_no);
     3b0:	85 e3       	ldi	r24, 0x35	; 53
     3b2:	90 e0       	ldi	r25, 0x00	; 0
     3b4:	25 e3       	ldi	r18, 0x35	; 53
     3b6:	30 e0       	ldi	r19, 0x00	; 0
     3b8:	f9 01       	movw	r30, r18
     3ba:	20 81       	ld	r18, Z
     3bc:	62 2f       	mov	r22, r18
     3be:	2a 81       	ldd	r18, Y+2	; 0x02
     3c0:	42 2f       	mov	r20, r18
     3c2:	50 e0       	ldi	r21, 0x00	; 0
     3c4:	21 e0       	ldi	r18, 0x01	; 1
     3c6:	30 e0       	ldi	r19, 0x00	; 0
     3c8:	02 c0       	rjmp	.+4      	; 0x3ce <DIO_vidSetPinValue+0xb2>
     3ca:	22 0f       	add	r18, r18
     3cc:	33 1f       	adc	r19, r19
     3ce:	4a 95       	dec	r20
     3d0:	e2 f7       	brpl	.-8      	; 0x3ca <DIO_vidSetPinValue+0xae>
     3d2:	26 2b       	or	r18, r22
     3d4:	fc 01       	movw	r30, r24
     3d6:	20 83       	st	Z, r18
			break;
     3d8:	15 c0       	rjmp	.+42     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>

		case PORTD_Reg:
			Set_Bit(PORTD,pin_no);
     3da:	82 e3       	ldi	r24, 0x32	; 50
     3dc:	90 e0       	ldi	r25, 0x00	; 0
     3de:	22 e3       	ldi	r18, 0x32	; 50
     3e0:	30 e0       	ldi	r19, 0x00	; 0
     3e2:	f9 01       	movw	r30, r18
     3e4:	20 81       	ld	r18, Z
     3e6:	62 2f       	mov	r22, r18
     3e8:	2a 81       	ldd	r18, Y+2	; 0x02
     3ea:	42 2f       	mov	r20, r18
     3ec:	50 e0       	ldi	r21, 0x00	; 0
     3ee:	21 e0       	ldi	r18, 0x01	; 1
     3f0:	30 e0       	ldi	r19, 0x00	; 0
     3f2:	02 c0       	rjmp	.+4      	; 0x3f8 <DIO_vidSetPinValue+0xdc>
     3f4:	22 0f       	add	r18, r18
     3f6:	33 1f       	adc	r19, r19
     3f8:	4a 95       	dec	r20
     3fa:	e2 f7       	brpl	.-8      	; 0x3f4 <DIO_vidSetPinValue+0xd8>
     3fc:	26 2b       	or	r18, r22
     3fe:	fc 01       	movw	r30, r24
     400:	20 83       	st	Z, r18
			break;
     402:	00 00       	nop
		}
	}
	if(pin_value==INPUT){
     404:	8b 81       	ldd	r24, Y+3	; 0x03
     406:	88 23       	and	r24, r24
     408:	09 f0       	breq	.+2      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     40a:	6b c0       	rjmp	.+214    	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
		switch(port_no){
     40c:	89 81       	ldd	r24, Y+1	; 0x01
     40e:	88 2f       	mov	r24, r24
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	81 30       	cpi	r24, 0x01	; 1
     414:	91 05       	cpc	r25, r1
     416:	19 f1       	breq	.+70     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     418:	82 30       	cpi	r24, 0x02	; 2
     41a:	91 05       	cpc	r25, r1
     41c:	1c f4       	brge	.+6      	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
     41e:	89 2b       	or	r24, r25
     420:	41 f0       	breq	.+16     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
		case PORTD_Reg:
			Clr_Bit(PORTD,pin_no);
			break;
		}
	}
}
     422:	5f c0       	rjmp	.+190    	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
			Set_Bit(PORTD,pin_no);
			break;
		}
	}
	if(pin_value==INPUT){
		switch(port_no){
     424:	82 30       	cpi	r24, 0x02	; 2
     426:	91 05       	cpc	r25, r1
     428:	81 f1       	breq	.+96     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
     42a:	03 97       	sbiw	r24, 0x03	; 3
     42c:	09 f4       	brne	.+2      	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
     42e:	43 c0       	rjmp	.+134    	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
		case PORTD_Reg:
			Clr_Bit(PORTD,pin_no);
			break;
		}
	}
}
     430:	58 c0       	rjmp	.+176    	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
		}
	}
	if(pin_value==INPUT){
		switch(port_no){
		case PORTA_Reg:
			Clr_Bit(PORTA,pin_no);
     432:	8b e3       	ldi	r24, 0x3B	; 59
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	2b e3       	ldi	r18, 0x3B	; 59
     438:	30 e0       	ldi	r19, 0x00	; 0
     43a:	f9 01       	movw	r30, r18
     43c:	20 81       	ld	r18, Z
     43e:	62 2f       	mov	r22, r18
     440:	2a 81       	ldd	r18, Y+2	; 0x02
     442:	42 2f       	mov	r20, r18
     444:	50 e0       	ldi	r21, 0x00	; 0
     446:	21 e0       	ldi	r18, 0x01	; 1
     448:	30 e0       	ldi	r19, 0x00	; 0
     44a:	02 c0       	rjmp	.+4      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     44c:	22 0f       	add	r18, r18
     44e:	33 1f       	adc	r19, r19
     450:	4a 95       	dec	r20
     452:	e2 f7       	brpl	.-8      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     454:	20 95       	com	r18
     456:	26 23       	and	r18, r22
     458:	fc 01       	movw	r30, r24
     45a:	20 83       	st	Z, r18
			break;
     45c:	42 c0       	rjmp	.+132    	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
		case PORTB_Reg:
			Clr_Bit(PORTB,pin_no);
     45e:	88 e3       	ldi	r24, 0x38	; 56
     460:	90 e0       	ldi	r25, 0x00	; 0
     462:	28 e3       	ldi	r18, 0x38	; 56
     464:	30 e0       	ldi	r19, 0x00	; 0
     466:	f9 01       	movw	r30, r18
     468:	20 81       	ld	r18, Z
     46a:	62 2f       	mov	r22, r18
     46c:	2a 81       	ldd	r18, Y+2	; 0x02
     46e:	42 2f       	mov	r20, r18
     470:	50 e0       	ldi	r21, 0x00	; 0
     472:	21 e0       	ldi	r18, 0x01	; 1
     474:	30 e0       	ldi	r19, 0x00	; 0
     476:	02 c0       	rjmp	.+4      	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
     478:	22 0f       	add	r18, r18
     47a:	33 1f       	adc	r19, r19
     47c:	4a 95       	dec	r20
     47e:	e2 f7       	brpl	.-8      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     480:	20 95       	com	r18
     482:	26 23       	and	r18, r22
     484:	fc 01       	movw	r30, r24
     486:	20 83       	st	Z, r18
			break;
     488:	2c c0       	rjmp	.+88     	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
		case PORTC_Reg:
			Clr_Bit(PORTC,pin_no);
     48a:	85 e3       	ldi	r24, 0x35	; 53
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	25 e3       	ldi	r18, 0x35	; 53
     490:	30 e0       	ldi	r19, 0x00	; 0
     492:	f9 01       	movw	r30, r18
     494:	20 81       	ld	r18, Z
     496:	62 2f       	mov	r22, r18
     498:	2a 81       	ldd	r18, Y+2	; 0x02
     49a:	42 2f       	mov	r20, r18
     49c:	50 e0       	ldi	r21, 0x00	; 0
     49e:	21 e0       	ldi	r18, 0x01	; 1
     4a0:	30 e0       	ldi	r19, 0x00	; 0
     4a2:	02 c0       	rjmp	.+4      	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
     4a4:	22 0f       	add	r18, r18
     4a6:	33 1f       	adc	r19, r19
     4a8:	4a 95       	dec	r20
     4aa:	e2 f7       	brpl	.-8      	; 0x4a4 <__LOCK_REGION_LENGTH__+0xa4>
     4ac:	20 95       	com	r18
     4ae:	26 23       	and	r18, r22
     4b0:	fc 01       	movw	r30, r24
     4b2:	20 83       	st	Z, r18
			break;
     4b4:	16 c0       	rjmp	.+44     	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>

		case PORTD_Reg:
			Clr_Bit(PORTD,pin_no);
     4b6:	82 e3       	ldi	r24, 0x32	; 50
     4b8:	90 e0       	ldi	r25, 0x00	; 0
     4ba:	22 e3       	ldi	r18, 0x32	; 50
     4bc:	30 e0       	ldi	r19, 0x00	; 0
     4be:	f9 01       	movw	r30, r18
     4c0:	20 81       	ld	r18, Z
     4c2:	62 2f       	mov	r22, r18
     4c4:	2a 81       	ldd	r18, Y+2	; 0x02
     4c6:	42 2f       	mov	r20, r18
     4c8:	50 e0       	ldi	r21, 0x00	; 0
     4ca:	21 e0       	ldi	r18, 0x01	; 1
     4cc:	30 e0       	ldi	r19, 0x00	; 0
     4ce:	02 c0       	rjmp	.+4      	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     4d0:	22 0f       	add	r18, r18
     4d2:	33 1f       	adc	r19, r19
     4d4:	4a 95       	dec	r20
     4d6:	e2 f7       	brpl	.-8      	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
     4d8:	20 95       	com	r18
     4da:	26 23       	and	r18, r22
     4dc:	fc 01       	movw	r30, r24
     4de:	20 83       	st	Z, r18
			break;
     4e0:	00 00       	nop
		}
	}
}
     4e2:	00 00       	nop
     4e4:	0f 90       	pop	r0
     4e6:	0f 90       	pop	r0
     4e8:	0f 90       	pop	r0
     4ea:	df 91       	pop	r29
     4ec:	cf 91       	pop	r28
     4ee:	08 95       	ret

000004f0 <DIO_vidGetPortValue>:

u8 DIO_vidGetPortValue(u8 port_no){
     4f0:	cf 93       	push	r28
     4f2:	df 93       	push	r29
     4f4:	1f 92       	push	r1
     4f6:	cd b7       	in	r28, 0x3d	; 61
     4f8:	de b7       	in	r29, 0x3e	; 62
     4fa:	89 83       	std	Y+1, r24	; 0x01
	switch (port_no){
     4fc:	89 81       	ldd	r24, Y+1	; 0x01
     4fe:	88 2f       	mov	r24, r24
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	81 30       	cpi	r24, 0x01	; 1
     504:	91 05       	cpc	r25, r1
     506:	89 f0       	breq	.+34     	; 0x52a <DIO_vidGetPortValue+0x3a>
     508:	82 30       	cpi	r24, 0x02	; 2
     50a:	91 05       	cpc	r25, r1
     50c:	1c f4       	brge	.+6      	; 0x514 <DIO_vidGetPortValue+0x24>
     50e:	89 2b       	or	r24, r25
     510:	39 f0       	breq	.+14     	; 0x520 <DIO_vidGetPortValue+0x30>
     512:	1a c0       	rjmp	.+52     	; 0x548 <DIO_vidGetPortValue+0x58>
     514:	82 30       	cpi	r24, 0x02	; 2
     516:	91 05       	cpc	r25, r1
     518:	69 f0       	breq	.+26     	; 0x534 <DIO_vidGetPortValue+0x44>
     51a:	03 97       	sbiw	r24, 0x03	; 3
     51c:	81 f0       	breq	.+32     	; 0x53e <DIO_vidGetPortValue+0x4e>
     51e:	14 c0       	rjmp	.+40     	; 0x548 <DIO_vidGetPortValue+0x58>
	case PORTA_Reg:
		return PINA;
     520:	89 e3       	ldi	r24, 0x39	; 57
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	fc 01       	movw	r30, r24
     526:	80 81       	ld	r24, Z
     528:	10 c0       	rjmp	.+32     	; 0x54a <DIO_vidGetPortValue+0x5a>
		break;

	case PORTB_Reg:
		return PINB;
     52a:	86 e3       	ldi	r24, 0x36	; 54
     52c:	90 e0       	ldi	r25, 0x00	; 0
     52e:	fc 01       	movw	r30, r24
     530:	80 81       	ld	r24, Z
     532:	0b c0       	rjmp	.+22     	; 0x54a <DIO_vidGetPortValue+0x5a>
		break;

	case PORTC_Reg:
		return PINC;
     534:	83 e3       	ldi	r24, 0x33	; 51
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	fc 01       	movw	r30, r24
     53a:	80 81       	ld	r24, Z
     53c:	06 c0       	rjmp	.+12     	; 0x54a <DIO_vidGetPortValue+0x5a>
		break;

	case PORTD_Reg:
		return PIND;
     53e:	80 e3       	ldi	r24, 0x30	; 48
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	fc 01       	movw	r30, r24
     544:	80 81       	ld	r24, Z
     546:	01 c0       	rjmp	.+2      	; 0x54a <DIO_vidGetPortValue+0x5a>
		break;

	default:
		return 0;
     548:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     54a:	0f 90       	pop	r0
     54c:	df 91       	pop	r29
     54e:	cf 91       	pop	r28
     550:	08 95       	ret

00000552 <DIO_vidGetPinValue>:

u8 DIO_vidGetPinValue(u8 port_no, u8 pin_no){
     552:	cf 93       	push	r28
     554:	df 93       	push	r29
     556:	00 d0       	rcall	.+0      	; 0x558 <DIO_vidGetPinValue+0x6>
     558:	cd b7       	in	r28, 0x3d	; 61
     55a:	de b7       	in	r29, 0x3e	; 62
     55c:	89 83       	std	Y+1, r24	; 0x01
     55e:	6a 83       	std	Y+2, r22	; 0x02

	switch (port_no){
     560:	89 81       	ldd	r24, Y+1	; 0x01
     562:	88 2f       	mov	r24, r24
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	81 30       	cpi	r24, 0x01	; 1
     568:	91 05       	cpc	r25, r1
     56a:	e1 f0       	breq	.+56     	; 0x5a4 <DIO_vidGetPinValue+0x52>
     56c:	82 30       	cpi	r24, 0x02	; 2
     56e:	91 05       	cpc	r25, r1
     570:	1c f4       	brge	.+6      	; 0x578 <DIO_vidGetPinValue+0x26>
     572:	89 2b       	or	r24, r25
     574:	39 f0       	breq	.+14     	; 0x584 <DIO_vidGetPinValue+0x32>
     576:	46 c0       	rjmp	.+140    	; 0x604 <DIO_vidGetPinValue+0xb2>
     578:	82 30       	cpi	r24, 0x02	; 2
     57a:	91 05       	cpc	r25, r1
     57c:	19 f1       	breq	.+70     	; 0x5c4 <DIO_vidGetPinValue+0x72>
     57e:	03 97       	sbiw	r24, 0x03	; 3
     580:	89 f1       	breq	.+98     	; 0x5e4 <DIO_vidGetPinValue+0x92>
     582:	40 c0       	rjmp	.+128    	; 0x604 <DIO_vidGetPinValue+0xb2>
	case PORTA_Reg:
		return Get_Bit(PINA,pin_no);
     584:	89 e3       	ldi	r24, 0x39	; 57
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	fc 01       	movw	r30, r24
     58a:	80 81       	ld	r24, Z
     58c:	88 2f       	mov	r24, r24
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	2a 81       	ldd	r18, Y+2	; 0x02
     592:	22 2f       	mov	r18, r18
     594:	30 e0       	ldi	r19, 0x00	; 0
     596:	02 c0       	rjmp	.+4      	; 0x59c <DIO_vidGetPinValue+0x4a>
     598:	95 95       	asr	r25
     59a:	87 95       	ror	r24
     59c:	2a 95       	dec	r18
     59e:	e2 f7       	brpl	.-8      	; 0x598 <DIO_vidGetPinValue+0x46>
     5a0:	81 70       	andi	r24, 0x01	; 1
     5a2:	31 c0       	rjmp	.+98     	; 0x606 <DIO_vidGetPinValue+0xb4>
		break;

	case PORTB_Reg:
		return Get_Bit(PINB,pin_no);
     5a4:	86 e3       	ldi	r24, 0x36	; 54
     5a6:	90 e0       	ldi	r25, 0x00	; 0
     5a8:	fc 01       	movw	r30, r24
     5aa:	80 81       	ld	r24, Z
     5ac:	88 2f       	mov	r24, r24
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	2a 81       	ldd	r18, Y+2	; 0x02
     5b2:	22 2f       	mov	r18, r18
     5b4:	30 e0       	ldi	r19, 0x00	; 0
     5b6:	02 c0       	rjmp	.+4      	; 0x5bc <DIO_vidGetPinValue+0x6a>
     5b8:	95 95       	asr	r25
     5ba:	87 95       	ror	r24
     5bc:	2a 95       	dec	r18
     5be:	e2 f7       	brpl	.-8      	; 0x5b8 <DIO_vidGetPinValue+0x66>
     5c0:	81 70       	andi	r24, 0x01	; 1
     5c2:	21 c0       	rjmp	.+66     	; 0x606 <DIO_vidGetPinValue+0xb4>
		break;

	case PORTC_Reg:
		return Get_Bit(PINC,pin_no);
     5c4:	83 e3       	ldi	r24, 0x33	; 51
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	fc 01       	movw	r30, r24
     5ca:	80 81       	ld	r24, Z
     5cc:	88 2f       	mov	r24, r24
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	2a 81       	ldd	r18, Y+2	; 0x02
     5d2:	22 2f       	mov	r18, r18
     5d4:	30 e0       	ldi	r19, 0x00	; 0
     5d6:	02 c0       	rjmp	.+4      	; 0x5dc <DIO_vidGetPinValue+0x8a>
     5d8:	95 95       	asr	r25
     5da:	87 95       	ror	r24
     5dc:	2a 95       	dec	r18
     5de:	e2 f7       	brpl	.-8      	; 0x5d8 <DIO_vidGetPinValue+0x86>
     5e0:	81 70       	andi	r24, 0x01	; 1
     5e2:	11 c0       	rjmp	.+34     	; 0x606 <DIO_vidGetPinValue+0xb4>
		break;

	case PORTD_Reg:
		return Get_Bit(PIND,pin_no);
     5e4:	80 e3       	ldi	r24, 0x30	; 48
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	fc 01       	movw	r30, r24
     5ea:	80 81       	ld	r24, Z
     5ec:	88 2f       	mov	r24, r24
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	2a 81       	ldd	r18, Y+2	; 0x02
     5f2:	22 2f       	mov	r18, r18
     5f4:	30 e0       	ldi	r19, 0x00	; 0
     5f6:	02 c0       	rjmp	.+4      	; 0x5fc <DIO_vidGetPinValue+0xaa>
     5f8:	95 95       	asr	r25
     5fa:	87 95       	ror	r24
     5fc:	2a 95       	dec	r18
     5fe:	e2 f7       	brpl	.-8      	; 0x5f8 <DIO_vidGetPinValue+0xa6>
     600:	81 70       	andi	r24, 0x01	; 1
     602:	01 c0       	rjmp	.+2      	; 0x606 <DIO_vidGetPinValue+0xb4>
		break;

	default:
		return 0xff;
     604:	8f ef       	ldi	r24, 0xFF	; 255
	}
}
     606:	0f 90       	pop	r0
     608:	0f 90       	pop	r0
     60a:	df 91       	pop	r29
     60c:	cf 91       	pop	r28
     60e:	08 95       	ret

00000610 <DIO_vidTogglePin>:
void DIO_vidTogglePin(u8 u8Port_NO,u8 u8Pin_NO)
{
     610:	cf 93       	push	r28
     612:	df 93       	push	r29
     614:	00 d0       	rcall	.+0      	; 0x616 <DIO_vidTogglePin+0x6>
     616:	cd b7       	in	r28, 0x3d	; 61
     618:	de b7       	in	r29, 0x3e	; 62
     61a:	89 83       	std	Y+1, r24	; 0x01
     61c:	6a 83       	std	Y+2, r22	; 0x02
	switch (u8Port_NO){
     61e:	89 81       	ldd	r24, Y+1	; 0x01
     620:	88 2f       	mov	r24, r24
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	81 30       	cpi	r24, 0x01	; 1
     626:	91 05       	cpc	r25, r1
     628:	11 f1       	breq	.+68     	; 0x66e <DIO_vidTogglePin+0x5e>
     62a:	82 30       	cpi	r24, 0x02	; 2
     62c:	91 05       	cpc	r25, r1
     62e:	1c f4       	brge	.+6      	; 0x636 <DIO_vidTogglePin+0x26>
     630:	89 2b       	or	r24, r25
     632:	41 f0       	breq	.+16     	; 0x644 <DIO_vidTogglePin+0x34>
	case PORTD_Reg:
		Toggle_Bit(PORTD,u8Pin_NO);
		break;

	default:
		break;
     634:	5b c0       	rjmp	.+182    	; 0x6ec <DIO_vidTogglePin+0xdc>
		return 0xff;
	}
}
void DIO_vidTogglePin(u8 u8Port_NO,u8 u8Pin_NO)
{
	switch (u8Port_NO){
     636:	82 30       	cpi	r24, 0x02	; 2
     638:	91 05       	cpc	r25, r1
     63a:	71 f1       	breq	.+92     	; 0x698 <DIO_vidTogglePin+0x88>
     63c:	03 97       	sbiw	r24, 0x03	; 3
     63e:	09 f4       	brne	.+2      	; 0x642 <DIO_vidTogglePin+0x32>
     640:	40 c0       	rjmp	.+128    	; 0x6c2 <DIO_vidTogglePin+0xb2>
	case PORTD_Reg:
		Toggle_Bit(PORTD,u8Pin_NO);
		break;

	default:
		break;
     642:	54 c0       	rjmp	.+168    	; 0x6ec <DIO_vidTogglePin+0xdc>
}
void DIO_vidTogglePin(u8 u8Port_NO,u8 u8Pin_NO)
{
	switch (u8Port_NO){
	case PORTA_Reg:
		Toggle_Bit(PORTA,u8Pin_NO);
     644:	8b e3       	ldi	r24, 0x3B	; 59
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	2b e3       	ldi	r18, 0x3B	; 59
     64a:	30 e0       	ldi	r19, 0x00	; 0
     64c:	f9 01       	movw	r30, r18
     64e:	20 81       	ld	r18, Z
     650:	62 2f       	mov	r22, r18
     652:	2a 81       	ldd	r18, Y+2	; 0x02
     654:	42 2f       	mov	r20, r18
     656:	50 e0       	ldi	r21, 0x00	; 0
     658:	21 e0       	ldi	r18, 0x01	; 1
     65a:	30 e0       	ldi	r19, 0x00	; 0
     65c:	02 c0       	rjmp	.+4      	; 0x662 <DIO_vidTogglePin+0x52>
     65e:	22 0f       	add	r18, r18
     660:	33 1f       	adc	r19, r19
     662:	4a 95       	dec	r20
     664:	e2 f7       	brpl	.-8      	; 0x65e <DIO_vidTogglePin+0x4e>
     666:	26 27       	eor	r18, r22
     668:	fc 01       	movw	r30, r24
     66a:	20 83       	st	Z, r18
		break;
     66c:	3f c0       	rjmp	.+126    	; 0x6ec <DIO_vidTogglePin+0xdc>

	case PORTB_Reg:
		Toggle_Bit(PORTB,u8Pin_NO);
     66e:	88 e3       	ldi	r24, 0x38	; 56
     670:	90 e0       	ldi	r25, 0x00	; 0
     672:	28 e3       	ldi	r18, 0x38	; 56
     674:	30 e0       	ldi	r19, 0x00	; 0
     676:	f9 01       	movw	r30, r18
     678:	20 81       	ld	r18, Z
     67a:	62 2f       	mov	r22, r18
     67c:	2a 81       	ldd	r18, Y+2	; 0x02
     67e:	42 2f       	mov	r20, r18
     680:	50 e0       	ldi	r21, 0x00	; 0
     682:	21 e0       	ldi	r18, 0x01	; 1
     684:	30 e0       	ldi	r19, 0x00	; 0
     686:	02 c0       	rjmp	.+4      	; 0x68c <DIO_vidTogglePin+0x7c>
     688:	22 0f       	add	r18, r18
     68a:	33 1f       	adc	r19, r19
     68c:	4a 95       	dec	r20
     68e:	e2 f7       	brpl	.-8      	; 0x688 <DIO_vidTogglePin+0x78>
     690:	26 27       	eor	r18, r22
     692:	fc 01       	movw	r30, r24
     694:	20 83       	st	Z, r18
		break;
     696:	2a c0       	rjmp	.+84     	; 0x6ec <DIO_vidTogglePin+0xdc>

	case PORTC_Reg:
		Toggle_Bit(PORTC,u8Pin_NO);
     698:	85 e3       	ldi	r24, 0x35	; 53
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	25 e3       	ldi	r18, 0x35	; 53
     69e:	30 e0       	ldi	r19, 0x00	; 0
     6a0:	f9 01       	movw	r30, r18
     6a2:	20 81       	ld	r18, Z
     6a4:	62 2f       	mov	r22, r18
     6a6:	2a 81       	ldd	r18, Y+2	; 0x02
     6a8:	42 2f       	mov	r20, r18
     6aa:	50 e0       	ldi	r21, 0x00	; 0
     6ac:	21 e0       	ldi	r18, 0x01	; 1
     6ae:	30 e0       	ldi	r19, 0x00	; 0
     6b0:	02 c0       	rjmp	.+4      	; 0x6b6 <DIO_vidTogglePin+0xa6>
     6b2:	22 0f       	add	r18, r18
     6b4:	33 1f       	adc	r19, r19
     6b6:	4a 95       	dec	r20
     6b8:	e2 f7       	brpl	.-8      	; 0x6b2 <DIO_vidTogglePin+0xa2>
     6ba:	26 27       	eor	r18, r22
     6bc:	fc 01       	movw	r30, r24
     6be:	20 83       	st	Z, r18
		break;
     6c0:	15 c0       	rjmp	.+42     	; 0x6ec <DIO_vidTogglePin+0xdc>

	case PORTD_Reg:
		Toggle_Bit(PORTD,u8Pin_NO);
     6c2:	82 e3       	ldi	r24, 0x32	; 50
     6c4:	90 e0       	ldi	r25, 0x00	; 0
     6c6:	22 e3       	ldi	r18, 0x32	; 50
     6c8:	30 e0       	ldi	r19, 0x00	; 0
     6ca:	f9 01       	movw	r30, r18
     6cc:	20 81       	ld	r18, Z
     6ce:	62 2f       	mov	r22, r18
     6d0:	2a 81       	ldd	r18, Y+2	; 0x02
     6d2:	42 2f       	mov	r20, r18
     6d4:	50 e0       	ldi	r21, 0x00	; 0
     6d6:	21 e0       	ldi	r18, 0x01	; 1
     6d8:	30 e0       	ldi	r19, 0x00	; 0
     6da:	02 c0       	rjmp	.+4      	; 0x6e0 <DIO_vidTogglePin+0xd0>
     6dc:	22 0f       	add	r18, r18
     6de:	33 1f       	adc	r19, r19
     6e0:	4a 95       	dec	r20
     6e2:	e2 f7       	brpl	.-8      	; 0x6dc <DIO_vidTogglePin+0xcc>
     6e4:	26 27       	eor	r18, r22
     6e6:	fc 01       	movw	r30, r24
     6e8:	20 83       	st	Z, r18
		break;
     6ea:	00 00       	nop

	default:
		break;
	}
}
     6ec:	00 00       	nop
     6ee:	0f 90       	pop	r0
     6f0:	0f 90       	pop	r0
     6f2:	df 91       	pop	r29
     6f4:	cf 91       	pop	r28
     6f6:	08 95       	ret

000006f8 <LCD_vidWriteData>:
#include "DIO_Int.h"
#include "LCD_Confg.h"
#include <util/delay.h>

void LCD_vidWriteData(u8 u8Data)
{
     6f8:	cf 93       	push	r28
     6fa:	df 93       	push	r29
     6fc:	cd b7       	in	r28, 0x3d	; 61
     6fe:	de b7       	in	r29, 0x3e	; 62
     700:	2f 97       	sbiw	r28, 0x0f	; 15
     702:	0f b6       	in	r0, 0x3f	; 63
     704:	f8 94       	cli
     706:	de bf       	out	0x3e, r29	; 62
     708:	0f be       	out	0x3f, r0	; 63
     70a:	cd bf       	out	0x3d, r28	; 61
     70c:	8f 87       	std	Y+15, r24	; 0x0f
	/* Set RS*/
	DIO_vidSetPinValue(LCD_RSPORT,LCD_RSPIN,HIGH);
     70e:	41 e0       	ldi	r20, 0x01	; 1
     710:	60 e0       	ldi	r22, 0x00	; 0
     712:	82 e0       	ldi	r24, 0x02	; 2
     714:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
	/* Rest R/W*/
	DIO_vidSetPinValue(LCD_RWPORT,LCD_RWPIN,LOW);
     718:	40 e0       	ldi	r20, 0x00	; 0
     71a:	61 e0       	ldi	r22, 0x01	; 1
     71c:	82 e0       	ldi	r24, 0x02	; 2
     71e:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
	/* Data->data lines */
	DIO_vidSetPORTValue(LCD_DATAPORT,u8Data) ;
     722:	6f 85       	ldd	r22, Y+15	; 0x0f
     724:	81 e0       	ldi	r24, 0x01	; 1
     726:	0e 94 57 01 	call	0x2ae	; 0x2ae <DIO_vidSetPORTValue>
	/* Set Enable */
	DIO_vidSetPinValue(LCD_ENPORT,LCD_ENPIN,HIGH);
     72a:	41 e0       	ldi	r20, 0x01	; 1
     72c:	62 e0       	ldi	r22, 0x02	; 2
     72e:	82 e0       	ldi	r24, 0x02	; 2
     730:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
     734:	80 e0       	ldi	r24, 0x00	; 0
     736:	90 e0       	ldi	r25, 0x00	; 0
     738:	a0 ea       	ldi	r26, 0xA0	; 160
     73a:	b0 e4       	ldi	r27, 0x40	; 64
     73c:	89 83       	std	Y+1, r24	; 0x01
     73e:	9a 83       	std	Y+2, r25	; 0x02
     740:	ab 83       	std	Y+3, r26	; 0x03
     742:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     744:	20 e0       	ldi	r18, 0x00	; 0
     746:	30 e8       	ldi	r19, 0x80	; 128
     748:	4b e3       	ldi	r20, 0x3B	; 59
     74a:	55 e4       	ldi	r21, 0x45	; 69
     74c:	69 81       	ldd	r22, Y+1	; 0x01
     74e:	7a 81       	ldd	r23, Y+2	; 0x02
     750:	8b 81       	ldd	r24, Y+3	; 0x03
     752:	9c 81       	ldd	r25, Y+4	; 0x04
     754:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     758:	dc 01       	movw	r26, r24
     75a:	cb 01       	movw	r24, r22
     75c:	8d 83       	std	Y+5, r24	; 0x05
     75e:	9e 83       	std	Y+6, r25	; 0x06
     760:	af 83       	std	Y+7, r26	; 0x07
     762:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     764:	20 e0       	ldi	r18, 0x00	; 0
     766:	30 e0       	ldi	r19, 0x00	; 0
     768:	40 e8       	ldi	r20, 0x80	; 128
     76a:	5f e3       	ldi	r21, 0x3F	; 63
     76c:	6d 81       	ldd	r22, Y+5	; 0x05
     76e:	7e 81       	ldd	r23, Y+6	; 0x06
     770:	8f 81       	ldd	r24, Y+7	; 0x07
     772:	98 85       	ldd	r25, Y+8	; 0x08
     774:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__cmpsf2>
     778:	88 23       	and	r24, r24
     77a:	2c f4       	brge	.+10     	; 0x786 <LCD_vidWriteData+0x8e>
		__ticks = 1;
     77c:	81 e0       	ldi	r24, 0x01	; 1
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	9a 87       	std	Y+10, r25	; 0x0a
     782:	89 87       	std	Y+9, r24	; 0x09
     784:	3f c0       	rjmp	.+126    	; 0x804 <LCD_vidWriteData+0x10c>
	else if (__tmp > 65535)
     786:	20 e0       	ldi	r18, 0x00	; 0
     788:	3f ef       	ldi	r19, 0xFF	; 255
     78a:	4f e7       	ldi	r20, 0x7F	; 127
     78c:	57 e4       	ldi	r21, 0x47	; 71
     78e:	6d 81       	ldd	r22, Y+5	; 0x05
     790:	7e 81       	ldd	r23, Y+6	; 0x06
     792:	8f 81       	ldd	r24, Y+7	; 0x07
     794:	98 85       	ldd	r25, Y+8	; 0x08
     796:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__gesf2>
     79a:	18 16       	cp	r1, r24
     79c:	4c f5       	brge	.+82     	; 0x7f0 <LCD_vidWriteData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     79e:	20 e0       	ldi	r18, 0x00	; 0
     7a0:	30 e0       	ldi	r19, 0x00	; 0
     7a2:	40 e2       	ldi	r20, 0x20	; 32
     7a4:	51 e4       	ldi	r21, 0x41	; 65
     7a6:	69 81       	ldd	r22, Y+1	; 0x01
     7a8:	7a 81       	ldd	r23, Y+2	; 0x02
     7aa:	8b 81       	ldd	r24, Y+3	; 0x03
     7ac:	9c 81       	ldd	r25, Y+4	; 0x04
     7ae:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     7b2:	dc 01       	movw	r26, r24
     7b4:	cb 01       	movw	r24, r22
     7b6:	bc 01       	movw	r22, r24
     7b8:	cd 01       	movw	r24, r26
     7ba:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     7be:	dc 01       	movw	r26, r24
     7c0:	cb 01       	movw	r24, r22
     7c2:	9a 87       	std	Y+10, r25	; 0x0a
     7c4:	89 87       	std	Y+9, r24	; 0x09
     7c6:	0f c0       	rjmp	.+30     	; 0x7e6 <LCD_vidWriteData+0xee>
     7c8:	8c e2       	ldi	r24, 0x2C	; 44
     7ca:	91 e0       	ldi	r25, 0x01	; 1
     7cc:	9c 87       	std	Y+12, r25	; 0x0c
     7ce:	8b 87       	std	Y+11, r24	; 0x0b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     7d0:	8b 85       	ldd	r24, Y+11	; 0x0b
     7d2:	9c 85       	ldd	r25, Y+12	; 0x0c
     7d4:	01 97       	sbiw	r24, 0x01	; 1
     7d6:	f1 f7       	brne	.-4      	; 0x7d4 <LCD_vidWriteData+0xdc>
     7d8:	9c 87       	std	Y+12, r25	; 0x0c
     7da:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     7dc:	89 85       	ldd	r24, Y+9	; 0x09
     7de:	9a 85       	ldd	r25, Y+10	; 0x0a
     7e0:	01 97       	sbiw	r24, 0x01	; 1
     7e2:	9a 87       	std	Y+10, r25	; 0x0a
     7e4:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     7e6:	89 85       	ldd	r24, Y+9	; 0x09
     7e8:	9a 85       	ldd	r25, Y+10	; 0x0a
     7ea:	89 2b       	or	r24, r25
     7ec:	69 f7       	brne	.-38     	; 0x7c8 <LCD_vidWriteData+0xd0>
     7ee:	14 c0       	rjmp	.+40     	; 0x818 <LCD_vidWriteData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     7f0:	6d 81       	ldd	r22, Y+5	; 0x05
     7f2:	7e 81       	ldd	r23, Y+6	; 0x06
     7f4:	8f 81       	ldd	r24, Y+7	; 0x07
     7f6:	98 85       	ldd	r25, Y+8	; 0x08
     7f8:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     7fc:	dc 01       	movw	r26, r24
     7fe:	cb 01       	movw	r24, r22
     800:	9a 87       	std	Y+10, r25	; 0x0a
     802:	89 87       	std	Y+9, r24	; 0x09
     804:	89 85       	ldd	r24, Y+9	; 0x09
     806:	9a 85       	ldd	r25, Y+10	; 0x0a
     808:	9e 87       	std	Y+14, r25	; 0x0e
     80a:	8d 87       	std	Y+13, r24	; 0x0d
     80c:	8d 85       	ldd	r24, Y+13	; 0x0d
     80e:	9e 85       	ldd	r25, Y+14	; 0x0e
     810:	01 97       	sbiw	r24, 0x01	; 1
     812:	f1 f7       	brne	.-4      	; 0x810 <LCD_vidWriteData+0x118>
     814:	9e 87       	std	Y+14, r25	; 0x0e
     816:	8d 87       	std	Y+13, r24	; 0x0d
	/* delay 5 ms */
	_delay_ms(5);
	/* Rest Enable */
	DIO_vidSetPinValue(LCD_ENPORT,LCD_ENPIN,LOW);
     818:	40 e0       	ldi	r20, 0x00	; 0
     81a:	62 e0       	ldi	r22, 0x02	; 2
     81c:	82 e0       	ldi	r24, 0x02	; 2
     81e:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
}
     822:	00 00       	nop
     824:	2f 96       	adiw	r28, 0x0f	; 15
     826:	0f b6       	in	r0, 0x3f	; 63
     828:	f8 94       	cli
     82a:	de bf       	out	0x3e, r29	; 62
     82c:	0f be       	out	0x3f, r0	; 63
     82e:	cd bf       	out	0x3d, r28	; 61
     830:	df 91       	pop	r29
     832:	cf 91       	pop	r28
     834:	08 95       	ret

00000836 <LCD_vidWriteCommund>:

void LCD_vidWriteCommund(u8 u8Commuand)
{
     836:	cf 93       	push	r28
     838:	df 93       	push	r29
     83a:	cd b7       	in	r28, 0x3d	; 61
     83c:	de b7       	in	r29, 0x3e	; 62
     83e:	2f 97       	sbiw	r28, 0x0f	; 15
     840:	0f b6       	in	r0, 0x3f	; 63
     842:	f8 94       	cli
     844:	de bf       	out	0x3e, r29	; 62
     846:	0f be       	out	0x3f, r0	; 63
     848:	cd bf       	out	0x3d, r28	; 61
     84a:	8f 87       	std	Y+15, r24	; 0x0f
	/* Reset RS*/
	DIO_vidSetPinValue(LCD_RSPORT,LCD_RSPIN,LOW);
     84c:	40 e0       	ldi	r20, 0x00	; 0
     84e:	60 e0       	ldi	r22, 0x00	; 0
     850:	82 e0       	ldi	r24, 0x02	; 2
     852:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
	/* Rest R/W*/
	DIO_vidSetPinValue(LCD_RWPORT,LCD_RWPIN,LOW);
     856:	40 e0       	ldi	r20, 0x00	; 0
     858:	61 e0       	ldi	r22, 0x01	; 1
     85a:	82 e0       	ldi	r24, 0x02	; 2
     85c:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
	/* Command->data lines*/
	DIO_vidSetPORTValue(LCD_DATAPORT,u8Commuand) ;
     860:	6f 85       	ldd	r22, Y+15	; 0x0f
     862:	81 e0       	ldi	r24, 0x01	; 1
     864:	0e 94 57 01 	call	0x2ae	; 0x2ae <DIO_vidSetPORTValue>
	/* Set Enable */
	DIO_vidSetPinValue(LCD_ENPORT,LCD_ENPIN,HIGH);
     868:	41 e0       	ldi	r20, 0x01	; 1
     86a:	62 e0       	ldi	r22, 0x02	; 2
     86c:	82 e0       	ldi	r24, 0x02	; 2
     86e:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
     872:	80 e0       	ldi	r24, 0x00	; 0
     874:	90 e0       	ldi	r25, 0x00	; 0
     876:	a0 ea       	ldi	r26, 0xA0	; 160
     878:	b0 e4       	ldi	r27, 0x40	; 64
     87a:	89 83       	std	Y+1, r24	; 0x01
     87c:	9a 83       	std	Y+2, r25	; 0x02
     87e:	ab 83       	std	Y+3, r26	; 0x03
     880:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     882:	20 e0       	ldi	r18, 0x00	; 0
     884:	30 e8       	ldi	r19, 0x80	; 128
     886:	4b e3       	ldi	r20, 0x3B	; 59
     888:	55 e4       	ldi	r21, 0x45	; 69
     88a:	69 81       	ldd	r22, Y+1	; 0x01
     88c:	7a 81       	ldd	r23, Y+2	; 0x02
     88e:	8b 81       	ldd	r24, Y+3	; 0x03
     890:	9c 81       	ldd	r25, Y+4	; 0x04
     892:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     896:	dc 01       	movw	r26, r24
     898:	cb 01       	movw	r24, r22
     89a:	8d 83       	std	Y+5, r24	; 0x05
     89c:	9e 83       	std	Y+6, r25	; 0x06
     89e:	af 83       	std	Y+7, r26	; 0x07
     8a0:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	40 e8       	ldi	r20, 0x80	; 128
     8a8:	5f e3       	ldi	r21, 0x3F	; 63
     8aa:	6d 81       	ldd	r22, Y+5	; 0x05
     8ac:	7e 81       	ldd	r23, Y+6	; 0x06
     8ae:	8f 81       	ldd	r24, Y+7	; 0x07
     8b0:	98 85       	ldd	r25, Y+8	; 0x08
     8b2:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__cmpsf2>
     8b6:	88 23       	and	r24, r24
     8b8:	2c f4       	brge	.+10     	; 0x8c4 <__stack+0x65>
		__ticks = 1;
     8ba:	81 e0       	ldi	r24, 0x01	; 1
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	9a 87       	std	Y+10, r25	; 0x0a
     8c0:	89 87       	std	Y+9, r24	; 0x09
     8c2:	3f c0       	rjmp	.+126    	; 0x942 <__stack+0xe3>
	else if (__tmp > 65535)
     8c4:	20 e0       	ldi	r18, 0x00	; 0
     8c6:	3f ef       	ldi	r19, 0xFF	; 255
     8c8:	4f e7       	ldi	r20, 0x7F	; 127
     8ca:	57 e4       	ldi	r21, 0x47	; 71
     8cc:	6d 81       	ldd	r22, Y+5	; 0x05
     8ce:	7e 81       	ldd	r23, Y+6	; 0x06
     8d0:	8f 81       	ldd	r24, Y+7	; 0x07
     8d2:	98 85       	ldd	r25, Y+8	; 0x08
     8d4:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__gesf2>
     8d8:	18 16       	cp	r1, r24
     8da:	4c f5       	brge	.+82     	; 0x92e <__stack+0xcf>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     8dc:	20 e0       	ldi	r18, 0x00	; 0
     8de:	30 e0       	ldi	r19, 0x00	; 0
     8e0:	40 e2       	ldi	r20, 0x20	; 32
     8e2:	51 e4       	ldi	r21, 0x41	; 65
     8e4:	69 81       	ldd	r22, Y+1	; 0x01
     8e6:	7a 81       	ldd	r23, Y+2	; 0x02
     8e8:	8b 81       	ldd	r24, Y+3	; 0x03
     8ea:	9c 81       	ldd	r25, Y+4	; 0x04
     8ec:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     8f0:	dc 01       	movw	r26, r24
     8f2:	cb 01       	movw	r24, r22
     8f4:	bc 01       	movw	r22, r24
     8f6:	cd 01       	movw	r24, r26
     8f8:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     8fc:	dc 01       	movw	r26, r24
     8fe:	cb 01       	movw	r24, r22
     900:	9a 87       	std	Y+10, r25	; 0x0a
     902:	89 87       	std	Y+9, r24	; 0x09
     904:	0f c0       	rjmp	.+30     	; 0x924 <__stack+0xc5>
     906:	8c e2       	ldi	r24, 0x2C	; 44
     908:	91 e0       	ldi	r25, 0x01	; 1
     90a:	9c 87       	std	Y+12, r25	; 0x0c
     90c:	8b 87       	std	Y+11, r24	; 0x0b
     90e:	8b 85       	ldd	r24, Y+11	; 0x0b
     910:	9c 85       	ldd	r25, Y+12	; 0x0c
     912:	01 97       	sbiw	r24, 0x01	; 1
     914:	f1 f7       	brne	.-4      	; 0x912 <__stack+0xb3>
     916:	9c 87       	std	Y+12, r25	; 0x0c
     918:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     91a:	89 85       	ldd	r24, Y+9	; 0x09
     91c:	9a 85       	ldd	r25, Y+10	; 0x0a
     91e:	01 97       	sbiw	r24, 0x01	; 1
     920:	9a 87       	std	Y+10, r25	; 0x0a
     922:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     924:	89 85       	ldd	r24, Y+9	; 0x09
     926:	9a 85       	ldd	r25, Y+10	; 0x0a
     928:	89 2b       	or	r24, r25
     92a:	69 f7       	brne	.-38     	; 0x906 <__stack+0xa7>
     92c:	14 c0       	rjmp	.+40     	; 0x956 <__stack+0xf7>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     92e:	6d 81       	ldd	r22, Y+5	; 0x05
     930:	7e 81       	ldd	r23, Y+6	; 0x06
     932:	8f 81       	ldd	r24, Y+7	; 0x07
     934:	98 85       	ldd	r25, Y+8	; 0x08
     936:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     93a:	dc 01       	movw	r26, r24
     93c:	cb 01       	movw	r24, r22
     93e:	9a 87       	std	Y+10, r25	; 0x0a
     940:	89 87       	std	Y+9, r24	; 0x09
     942:	89 85       	ldd	r24, Y+9	; 0x09
     944:	9a 85       	ldd	r25, Y+10	; 0x0a
     946:	9e 87       	std	Y+14, r25	; 0x0e
     948:	8d 87       	std	Y+13, r24	; 0x0d
     94a:	8d 85       	ldd	r24, Y+13	; 0x0d
     94c:	9e 85       	ldd	r25, Y+14	; 0x0e
     94e:	01 97       	sbiw	r24, 0x01	; 1
     950:	f1 f7       	brne	.-4      	; 0x94e <__stack+0xef>
     952:	9e 87       	std	Y+14, r25	; 0x0e
     954:	8d 87       	std	Y+13, r24	; 0x0d
	//delay 5 ms
	_delay_ms(5);
	/* Reset Enable */
	DIO_vidSetPinValue(LCD_ENPORT,LCD_ENPIN,LOW);
     956:	40 e0       	ldi	r20, 0x00	; 0
     958:	62 e0       	ldi	r22, 0x02	; 2
     95a:	82 e0       	ldi	r24, 0x02	; 2
     95c:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
}
     960:	00 00       	nop
     962:	2f 96       	adiw	r28, 0x0f	; 15
     964:	0f b6       	in	r0, 0x3f	; 63
     966:	f8 94       	cli
     968:	de bf       	out	0x3e, r29	; 62
     96a:	0f be       	out	0x3f, r0	; 63
     96c:	cd bf       	out	0x3d, r28	; 61
     96e:	df 91       	pop	r29
     970:	cf 91       	pop	r28
     972:	08 95       	ret

00000974 <LCD_vidInitialize>:

void LCD_vidInitialize(void)
{
     974:	cf 93       	push	r28
     976:	df 93       	push	r29
     978:	cd b7       	in	r28, 0x3d	; 61
     97a:	de b7       	in	r29, 0x3e	; 62
     97c:	e8 97       	sbiw	r28, 0x38	; 56
     97e:	0f b6       	in	r0, 0x3f	; 63
     980:	f8 94       	cli
     982:	de bf       	out	0x3e, r29	; 62
     984:	0f be       	out	0x3f, r0	; 63
     986:	cd bf       	out	0x3d, r28	; 61
	/* Set RS Direction output */
	DIO_vidSetPinDirection(LCD_RSPORT,LCD_RSPIN,OUTPUT);
     988:	41 e0       	ldi	r20, 0x01	; 1
     98a:	60 e0       	ldi	r22, 0x00	; 0
     98c:	82 e0       	ldi	r24, 0x02	; 2
     98e:	0e 94 6d 00 	call	0xda	; 0xda <DIO_vidSetPinDirection>
	/* set Enable Direction output */
	DIO_vidSetPinDirection(LCD_ENPORT,LCD_ENPIN,OUTPUT);
     992:	41 e0       	ldi	r20, 0x01	; 1
     994:	62 e0       	ldi	r22, 0x02	; 2
     996:	82 e0       	ldi	r24, 0x02	; 2
     998:	0e 94 6d 00 	call	0xda	; 0xda <DIO_vidSetPinDirection>
	/* set R/W Direction output*/
	DIO_vidSetPinDirection(LCD_RWPORT,LCD_RWPIN,OUTPUT);
     99c:	41 e0       	ldi	r20, 0x01	; 1
     99e:	61 e0       	ldi	r22, 0x01	; 1
     9a0:	82 e0       	ldi	r24, 0x02	; 2
     9a2:	0e 94 6d 00 	call	0xda	; 0xda <DIO_vidSetPinDirection>
	/* Set Data Direction output */
	DIO_vidSetPortDirection(LCD_DATAPORT,FULL_OUTPUT);
     9a6:	6f ef       	ldi	r22, 0xFF	; 255
     9a8:	81 e0       	ldi	r24, 0x01	; 1
     9aa:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_vidSetPortDirection>
     9ae:	80 e0       	ldi	r24, 0x00	; 0
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	a8 e4       	ldi	r26, 0x48	; 72
     9b4:	b2 e4       	ldi	r27, 0x42	; 66
     9b6:	89 83       	std	Y+1, r24	; 0x01
     9b8:	9a 83       	std	Y+2, r25	; 0x02
     9ba:	ab 83       	std	Y+3, r26	; 0x03
     9bc:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e8       	ldi	r19, 0x80	; 128
     9c2:	4b e3       	ldi	r20, 0x3B	; 59
     9c4:	55 e4       	ldi	r21, 0x45	; 69
     9c6:	69 81       	ldd	r22, Y+1	; 0x01
     9c8:	7a 81       	ldd	r23, Y+2	; 0x02
     9ca:	8b 81       	ldd	r24, Y+3	; 0x03
     9cc:	9c 81       	ldd	r25, Y+4	; 0x04
     9ce:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     9d2:	dc 01       	movw	r26, r24
     9d4:	cb 01       	movw	r24, r22
     9d6:	8f a7       	std	Y+47, r24	; 0x2f
     9d8:	98 ab       	std	Y+48, r25	; 0x30
     9da:	a9 ab       	std	Y+49, r26	; 0x31
     9dc:	ba ab       	std	Y+50, r27	; 0x32
	if (__tmp < 1.0)
     9de:	20 e0       	ldi	r18, 0x00	; 0
     9e0:	30 e0       	ldi	r19, 0x00	; 0
     9e2:	40 e8       	ldi	r20, 0x80	; 128
     9e4:	5f e3       	ldi	r21, 0x3F	; 63
     9e6:	6f a5       	ldd	r22, Y+47	; 0x2f
     9e8:	78 a9       	ldd	r23, Y+48	; 0x30
     9ea:	89 a9       	ldd	r24, Y+49	; 0x31
     9ec:	9a a9       	ldd	r25, Y+50	; 0x32
     9ee:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__cmpsf2>
     9f2:	88 23       	and	r24, r24
     9f4:	2c f4       	brge	.+10     	; 0xa00 <LCD_vidInitialize+0x8c>
		__ticks = 1;
     9f6:	81 e0       	ldi	r24, 0x01	; 1
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	9c ab       	std	Y+52, r25	; 0x34
     9fc:	8b ab       	std	Y+51, r24	; 0x33
     9fe:	3f c0       	rjmp	.+126    	; 0xa7e <LCD_vidInitialize+0x10a>
	else if (__tmp > 65535)
     a00:	20 e0       	ldi	r18, 0x00	; 0
     a02:	3f ef       	ldi	r19, 0xFF	; 255
     a04:	4f e7       	ldi	r20, 0x7F	; 127
     a06:	57 e4       	ldi	r21, 0x47	; 71
     a08:	6f a5       	ldd	r22, Y+47	; 0x2f
     a0a:	78 a9       	ldd	r23, Y+48	; 0x30
     a0c:	89 a9       	ldd	r24, Y+49	; 0x31
     a0e:	9a a9       	ldd	r25, Y+50	; 0x32
     a10:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__gesf2>
     a14:	18 16       	cp	r1, r24
     a16:	4c f5       	brge	.+82     	; 0xa6a <LCD_vidInitialize+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     a18:	20 e0       	ldi	r18, 0x00	; 0
     a1a:	30 e0       	ldi	r19, 0x00	; 0
     a1c:	40 e2       	ldi	r20, 0x20	; 32
     a1e:	51 e4       	ldi	r21, 0x41	; 65
     a20:	69 81       	ldd	r22, Y+1	; 0x01
     a22:	7a 81       	ldd	r23, Y+2	; 0x02
     a24:	8b 81       	ldd	r24, Y+3	; 0x03
     a26:	9c 81       	ldd	r25, Y+4	; 0x04
     a28:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     a2c:	dc 01       	movw	r26, r24
     a2e:	cb 01       	movw	r24, r22
     a30:	bc 01       	movw	r22, r24
     a32:	cd 01       	movw	r24, r26
     a34:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     a38:	dc 01       	movw	r26, r24
     a3a:	cb 01       	movw	r24, r22
     a3c:	9c ab       	std	Y+52, r25	; 0x34
     a3e:	8b ab       	std	Y+51, r24	; 0x33
     a40:	0f c0       	rjmp	.+30     	; 0xa60 <LCD_vidInitialize+0xec>
     a42:	8c e2       	ldi	r24, 0x2C	; 44
     a44:	91 e0       	ldi	r25, 0x01	; 1
     a46:	9e ab       	std	Y+54, r25	; 0x36
     a48:	8d ab       	std	Y+53, r24	; 0x35
     a4a:	8d a9       	ldd	r24, Y+53	; 0x35
     a4c:	9e a9       	ldd	r25, Y+54	; 0x36
     a4e:	01 97       	sbiw	r24, 0x01	; 1
     a50:	f1 f7       	brne	.-4      	; 0xa4e <LCD_vidInitialize+0xda>
     a52:	9e ab       	std	Y+54, r25	; 0x36
     a54:	8d ab       	std	Y+53, r24	; 0x35
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     a56:	8b a9       	ldd	r24, Y+51	; 0x33
     a58:	9c a9       	ldd	r25, Y+52	; 0x34
     a5a:	01 97       	sbiw	r24, 0x01	; 1
     a5c:	9c ab       	std	Y+52, r25	; 0x34
     a5e:	8b ab       	std	Y+51, r24	; 0x33
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     a60:	8b a9       	ldd	r24, Y+51	; 0x33
     a62:	9c a9       	ldd	r25, Y+52	; 0x34
     a64:	89 2b       	or	r24, r25
     a66:	69 f7       	brne	.-38     	; 0xa42 <LCD_vidInitialize+0xce>
     a68:	14 c0       	rjmp	.+40     	; 0xa92 <LCD_vidInitialize+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     a6a:	6f a5       	ldd	r22, Y+47	; 0x2f
     a6c:	78 a9       	ldd	r23, Y+48	; 0x30
     a6e:	89 a9       	ldd	r24, Y+49	; 0x31
     a70:	9a a9       	ldd	r25, Y+50	; 0x32
     a72:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     a76:	dc 01       	movw	r26, r24
     a78:	cb 01       	movw	r24, r22
     a7a:	9c ab       	std	Y+52, r25	; 0x34
     a7c:	8b ab       	std	Y+51, r24	; 0x33
     a7e:	8b a9       	ldd	r24, Y+51	; 0x33
     a80:	9c a9       	ldd	r25, Y+52	; 0x34
     a82:	98 af       	std	Y+56, r25	; 0x38
     a84:	8f ab       	std	Y+55, r24	; 0x37
     a86:	8f a9       	ldd	r24, Y+55	; 0x37
     a88:	98 ad       	ldd	r25, Y+56	; 0x38
     a8a:	01 97       	sbiw	r24, 0x01	; 1
     a8c:	f1 f7       	brne	.-4      	; 0xa8a <LCD_vidInitialize+0x116>
     a8e:	98 af       	std	Y+56, r25	; 0x38
     a90:	8f ab       	std	Y+55, r24	; 0x37
	//delay 50ms
	_delay_ms(50);
	/*(0b0 0 1 DL n f x x) DL=1>8bit mode, n=1>2lines , f=0>5*8pixcel */
	LCD_vidWriteCommund(0b00111000);
     a92:	88 e3       	ldi	r24, 0x38	; 56
     a94:	0e 94 1b 04 	call	0x836	; 0x836 <LCD_vidWriteCommund>
     a98:	80 e0       	ldi	r24, 0x00	; 0
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	a0 e0       	ldi	r26, 0x00	; 0
     a9e:	b0 e4       	ldi	r27, 0x40	; 64
     aa0:	8d 83       	std	Y+5, r24	; 0x05
     aa2:	9e 83       	std	Y+6, r25	; 0x06
     aa4:	af 83       	std	Y+7, r26	; 0x07
     aa6:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     aa8:	20 e0       	ldi	r18, 0x00	; 0
     aaa:	30 e8       	ldi	r19, 0x80	; 128
     aac:	4b e3       	ldi	r20, 0x3B	; 59
     aae:	55 e4       	ldi	r21, 0x45	; 69
     ab0:	6d 81       	ldd	r22, Y+5	; 0x05
     ab2:	7e 81       	ldd	r23, Y+6	; 0x06
     ab4:	8f 81       	ldd	r24, Y+7	; 0x07
     ab6:	98 85       	ldd	r25, Y+8	; 0x08
     ab8:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     abc:	dc 01       	movw	r26, r24
     abe:	cb 01       	movw	r24, r22
     ac0:	8d a3       	std	Y+37, r24	; 0x25
     ac2:	9e a3       	std	Y+38, r25	; 0x26
     ac4:	af a3       	std	Y+39, r26	; 0x27
     ac6:	b8 a7       	std	Y+40, r27	; 0x28
	if (__tmp < 1.0)
     ac8:	20 e0       	ldi	r18, 0x00	; 0
     aca:	30 e0       	ldi	r19, 0x00	; 0
     acc:	40 e8       	ldi	r20, 0x80	; 128
     ace:	5f e3       	ldi	r21, 0x3F	; 63
     ad0:	6d a1       	ldd	r22, Y+37	; 0x25
     ad2:	7e a1       	ldd	r23, Y+38	; 0x26
     ad4:	8f a1       	ldd	r24, Y+39	; 0x27
     ad6:	98 a5       	ldd	r25, Y+40	; 0x28
     ad8:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__cmpsf2>
     adc:	88 23       	and	r24, r24
     ade:	2c f4       	brge	.+10     	; 0xaea <LCD_vidInitialize+0x176>
		__ticks = 1;
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	9a a7       	std	Y+42, r25	; 0x2a
     ae6:	89 a7       	std	Y+41, r24	; 0x29
     ae8:	3f c0       	rjmp	.+126    	; 0xb68 <LCD_vidInitialize+0x1f4>
	else if (__tmp > 65535)
     aea:	20 e0       	ldi	r18, 0x00	; 0
     aec:	3f ef       	ldi	r19, 0xFF	; 255
     aee:	4f e7       	ldi	r20, 0x7F	; 127
     af0:	57 e4       	ldi	r21, 0x47	; 71
     af2:	6d a1       	ldd	r22, Y+37	; 0x25
     af4:	7e a1       	ldd	r23, Y+38	; 0x26
     af6:	8f a1       	ldd	r24, Y+39	; 0x27
     af8:	98 a5       	ldd	r25, Y+40	; 0x28
     afa:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__gesf2>
     afe:	18 16       	cp	r1, r24
     b00:	4c f5       	brge	.+82     	; 0xb54 <LCD_vidInitialize+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     b02:	20 e0       	ldi	r18, 0x00	; 0
     b04:	30 e0       	ldi	r19, 0x00	; 0
     b06:	40 e2       	ldi	r20, 0x20	; 32
     b08:	51 e4       	ldi	r21, 0x41	; 65
     b0a:	6d 81       	ldd	r22, Y+5	; 0x05
     b0c:	7e 81       	ldd	r23, Y+6	; 0x06
     b0e:	8f 81       	ldd	r24, Y+7	; 0x07
     b10:	98 85       	ldd	r25, Y+8	; 0x08
     b12:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     b16:	dc 01       	movw	r26, r24
     b18:	cb 01       	movw	r24, r22
     b1a:	bc 01       	movw	r22, r24
     b1c:	cd 01       	movw	r24, r26
     b1e:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     b22:	dc 01       	movw	r26, r24
     b24:	cb 01       	movw	r24, r22
     b26:	9a a7       	std	Y+42, r25	; 0x2a
     b28:	89 a7       	std	Y+41, r24	; 0x29
     b2a:	0f c0       	rjmp	.+30     	; 0xb4a <LCD_vidInitialize+0x1d6>
     b2c:	8c e2       	ldi	r24, 0x2C	; 44
     b2e:	91 e0       	ldi	r25, 0x01	; 1
     b30:	9c a7       	std	Y+44, r25	; 0x2c
     b32:	8b a7       	std	Y+43, r24	; 0x2b
     b34:	8b a5       	ldd	r24, Y+43	; 0x2b
     b36:	9c a5       	ldd	r25, Y+44	; 0x2c
     b38:	01 97       	sbiw	r24, 0x01	; 1
     b3a:	f1 f7       	brne	.-4      	; 0xb38 <LCD_vidInitialize+0x1c4>
     b3c:	9c a7       	std	Y+44, r25	; 0x2c
     b3e:	8b a7       	std	Y+43, r24	; 0x2b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     b40:	89 a5       	ldd	r24, Y+41	; 0x29
     b42:	9a a5       	ldd	r25, Y+42	; 0x2a
     b44:	01 97       	sbiw	r24, 0x01	; 1
     b46:	9a a7       	std	Y+42, r25	; 0x2a
     b48:	89 a7       	std	Y+41, r24	; 0x29
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     b4a:	89 a5       	ldd	r24, Y+41	; 0x29
     b4c:	9a a5       	ldd	r25, Y+42	; 0x2a
     b4e:	89 2b       	or	r24, r25
     b50:	69 f7       	brne	.-38     	; 0xb2c <LCD_vidInitialize+0x1b8>
     b52:	14 c0       	rjmp	.+40     	; 0xb7c <LCD_vidInitialize+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     b54:	6d a1       	ldd	r22, Y+37	; 0x25
     b56:	7e a1       	ldd	r23, Y+38	; 0x26
     b58:	8f a1       	ldd	r24, Y+39	; 0x27
     b5a:	98 a5       	ldd	r25, Y+40	; 0x28
     b5c:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     b60:	dc 01       	movw	r26, r24
     b62:	cb 01       	movw	r24, r22
     b64:	9a a7       	std	Y+42, r25	; 0x2a
     b66:	89 a7       	std	Y+41, r24	; 0x29
     b68:	89 a5       	ldd	r24, Y+41	; 0x29
     b6a:	9a a5       	ldd	r25, Y+42	; 0x2a
     b6c:	9e a7       	std	Y+46, r25	; 0x2e
     b6e:	8d a7       	std	Y+45, r24	; 0x2d
     b70:	8d a5       	ldd	r24, Y+45	; 0x2d
     b72:	9e a5       	ldd	r25, Y+46	; 0x2e
     b74:	01 97       	sbiw	r24, 0x01	; 1
     b76:	f1 f7       	brne	.-4      	; 0xb74 <LCD_vidInitialize+0x200>
     b78:	9e a7       	std	Y+46, r25	; 0x2e
     b7a:	8d a7       	std	Y+45, r24	; 0x2d
	//delay 2ms
	_delay_ms(2);
	//(00001DCB)Display on,cursor on,cursor blinking off
	LCD_vidWriteCommund(0b00001110);
     b7c:	8e e0       	ldi	r24, 0x0E	; 14
     b7e:	0e 94 1b 04 	call	0x836	; 0x836 <LCD_vidWriteCommund>
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	a0 e0       	ldi	r26, 0x00	; 0
     b88:	b0 e4       	ldi	r27, 0x40	; 64
     b8a:	89 87       	std	Y+9, r24	; 0x09
     b8c:	9a 87       	std	Y+10, r25	; 0x0a
     b8e:	ab 87       	std	Y+11, r26	; 0x0b
     b90:	bc 87       	std	Y+12, r27	; 0x0c

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     b92:	20 e0       	ldi	r18, 0x00	; 0
     b94:	30 e8       	ldi	r19, 0x80	; 128
     b96:	4b e3       	ldi	r20, 0x3B	; 59
     b98:	55 e4       	ldi	r21, 0x45	; 69
     b9a:	69 85       	ldd	r22, Y+9	; 0x09
     b9c:	7a 85       	ldd	r23, Y+10	; 0x0a
     b9e:	8b 85       	ldd	r24, Y+11	; 0x0b
     ba0:	9c 85       	ldd	r25, Y+12	; 0x0c
     ba2:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     ba6:	dc 01       	movw	r26, r24
     ba8:	cb 01       	movw	r24, r22
     baa:	8b 8f       	std	Y+27, r24	; 0x1b
     bac:	9c 8f       	std	Y+28, r25	; 0x1c
     bae:	ad 8f       	std	Y+29, r26	; 0x1d
     bb0:	be 8f       	std	Y+30, r27	; 0x1e
	if (__tmp < 1.0)
     bb2:	20 e0       	ldi	r18, 0x00	; 0
     bb4:	30 e0       	ldi	r19, 0x00	; 0
     bb6:	40 e8       	ldi	r20, 0x80	; 128
     bb8:	5f e3       	ldi	r21, 0x3F	; 63
     bba:	6b 8d       	ldd	r22, Y+27	; 0x1b
     bbc:	7c 8d       	ldd	r23, Y+28	; 0x1c
     bbe:	8d 8d       	ldd	r24, Y+29	; 0x1d
     bc0:	9e 8d       	ldd	r25, Y+30	; 0x1e
     bc2:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__cmpsf2>
     bc6:	88 23       	and	r24, r24
     bc8:	2c f4       	brge	.+10     	; 0xbd4 <LCD_vidInitialize+0x260>
		__ticks = 1;
     bca:	81 e0       	ldi	r24, 0x01	; 1
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	98 a3       	std	Y+32, r25	; 0x20
     bd0:	8f 8f       	std	Y+31, r24	; 0x1f
     bd2:	3f c0       	rjmp	.+126    	; 0xc52 <LCD_vidInitialize+0x2de>
	else if (__tmp > 65535)
     bd4:	20 e0       	ldi	r18, 0x00	; 0
     bd6:	3f ef       	ldi	r19, 0xFF	; 255
     bd8:	4f e7       	ldi	r20, 0x7F	; 127
     bda:	57 e4       	ldi	r21, 0x47	; 71
     bdc:	6b 8d       	ldd	r22, Y+27	; 0x1b
     bde:	7c 8d       	ldd	r23, Y+28	; 0x1c
     be0:	8d 8d       	ldd	r24, Y+29	; 0x1d
     be2:	9e 8d       	ldd	r25, Y+30	; 0x1e
     be4:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__gesf2>
     be8:	18 16       	cp	r1, r24
     bea:	4c f5       	brge	.+82     	; 0xc3e <LCD_vidInitialize+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     bec:	20 e0       	ldi	r18, 0x00	; 0
     bee:	30 e0       	ldi	r19, 0x00	; 0
     bf0:	40 e2       	ldi	r20, 0x20	; 32
     bf2:	51 e4       	ldi	r21, 0x41	; 65
     bf4:	69 85       	ldd	r22, Y+9	; 0x09
     bf6:	7a 85       	ldd	r23, Y+10	; 0x0a
     bf8:	8b 85       	ldd	r24, Y+11	; 0x0b
     bfa:	9c 85       	ldd	r25, Y+12	; 0x0c
     bfc:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     c00:	dc 01       	movw	r26, r24
     c02:	cb 01       	movw	r24, r22
     c04:	bc 01       	movw	r22, r24
     c06:	cd 01       	movw	r24, r26
     c08:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     c0c:	dc 01       	movw	r26, r24
     c0e:	cb 01       	movw	r24, r22
     c10:	98 a3       	std	Y+32, r25	; 0x20
     c12:	8f 8f       	std	Y+31, r24	; 0x1f
     c14:	0f c0       	rjmp	.+30     	; 0xc34 <LCD_vidInitialize+0x2c0>
     c16:	8c e2       	ldi	r24, 0x2C	; 44
     c18:	91 e0       	ldi	r25, 0x01	; 1
     c1a:	9a a3       	std	Y+34, r25	; 0x22
     c1c:	89 a3       	std	Y+33, r24	; 0x21
     c1e:	89 a1       	ldd	r24, Y+33	; 0x21
     c20:	9a a1       	ldd	r25, Y+34	; 0x22
     c22:	01 97       	sbiw	r24, 0x01	; 1
     c24:	f1 f7       	brne	.-4      	; 0xc22 <LCD_vidInitialize+0x2ae>
     c26:	9a a3       	std	Y+34, r25	; 0x22
     c28:	89 a3       	std	Y+33, r24	; 0x21
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c2a:	8f 8d       	ldd	r24, Y+31	; 0x1f
     c2c:	98 a1       	ldd	r25, Y+32	; 0x20
     c2e:	01 97       	sbiw	r24, 0x01	; 1
     c30:	98 a3       	std	Y+32, r25	; 0x20
     c32:	8f 8f       	std	Y+31, r24	; 0x1f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c34:	8f 8d       	ldd	r24, Y+31	; 0x1f
     c36:	98 a1       	ldd	r25, Y+32	; 0x20
     c38:	89 2b       	or	r24, r25
     c3a:	69 f7       	brne	.-38     	; 0xc16 <LCD_vidInitialize+0x2a2>
     c3c:	14 c0       	rjmp	.+40     	; 0xc66 <LCD_vidInitialize+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c3e:	6b 8d       	ldd	r22, Y+27	; 0x1b
     c40:	7c 8d       	ldd	r23, Y+28	; 0x1c
     c42:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c44:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c46:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     c4a:	dc 01       	movw	r26, r24
     c4c:	cb 01       	movw	r24, r22
     c4e:	98 a3       	std	Y+32, r25	; 0x20
     c50:	8f 8f       	std	Y+31, r24	; 0x1f
     c52:	8f 8d       	ldd	r24, Y+31	; 0x1f
     c54:	98 a1       	ldd	r25, Y+32	; 0x20
     c56:	9c a3       	std	Y+36, r25	; 0x24
     c58:	8b a3       	std	Y+35, r24	; 0x23
     c5a:	8b a1       	ldd	r24, Y+35	; 0x23
     c5c:	9c a1       	ldd	r25, Y+36	; 0x24
     c5e:	01 97       	sbiw	r24, 0x01	; 1
     c60:	f1 f7       	brne	.-4      	; 0xc5e <LCD_vidInitialize+0x2ea>
     c62:	9c a3       	std	Y+36, r25	; 0x24
     c64:	8b a3       	std	Y+35, r24	; 0x23
	//delay 2ms
	_delay_ms(2);
	//Clear command
	LCD_vidWriteCommund(0b00000001);
     c66:	81 e0       	ldi	r24, 0x01	; 1
     c68:	0e 94 1b 04 	call	0x836	; 0x836 <LCD_vidWriteCommund>
     c6c:	80 e0       	ldi	r24, 0x00	; 0
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	a8 e4       	ldi	r26, 0x48	; 72
     c72:	b2 e4       	ldi	r27, 0x42	; 66
     c74:	8d 87       	std	Y+13, r24	; 0x0d
     c76:	9e 87       	std	Y+14, r25	; 0x0e
     c78:	af 87       	std	Y+15, r26	; 0x0f
     c7a:	b8 8b       	std	Y+16, r27	; 0x10

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     c7c:	20 e0       	ldi	r18, 0x00	; 0
     c7e:	30 e8       	ldi	r19, 0x80	; 128
     c80:	4b e3       	ldi	r20, 0x3B	; 59
     c82:	55 e4       	ldi	r21, 0x45	; 69
     c84:	6d 85       	ldd	r22, Y+13	; 0x0d
     c86:	7e 85       	ldd	r23, Y+14	; 0x0e
     c88:	8f 85       	ldd	r24, Y+15	; 0x0f
     c8a:	98 89       	ldd	r25, Y+16	; 0x10
     c8c:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     c90:	dc 01       	movw	r26, r24
     c92:	cb 01       	movw	r24, r22
     c94:	89 8b       	std	Y+17, r24	; 0x11
     c96:	9a 8b       	std	Y+18, r25	; 0x12
     c98:	ab 8b       	std	Y+19, r26	; 0x13
     c9a:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
     c9c:	20 e0       	ldi	r18, 0x00	; 0
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	40 e8       	ldi	r20, 0x80	; 128
     ca2:	5f e3       	ldi	r21, 0x3F	; 63
     ca4:	69 89       	ldd	r22, Y+17	; 0x11
     ca6:	7a 89       	ldd	r23, Y+18	; 0x12
     ca8:	8b 89       	ldd	r24, Y+19	; 0x13
     caa:	9c 89       	ldd	r25, Y+20	; 0x14
     cac:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__cmpsf2>
     cb0:	88 23       	and	r24, r24
     cb2:	2c f4       	brge	.+10     	; 0xcbe <LCD_vidInitialize+0x34a>
		__ticks = 1;
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	9e 8b       	std	Y+22, r25	; 0x16
     cba:	8d 8b       	std	Y+21, r24	; 0x15
     cbc:	3f c0       	rjmp	.+126    	; 0xd3c <LCD_vidInitialize+0x3c8>
	else if (__tmp > 65535)
     cbe:	20 e0       	ldi	r18, 0x00	; 0
     cc0:	3f ef       	ldi	r19, 0xFF	; 255
     cc2:	4f e7       	ldi	r20, 0x7F	; 127
     cc4:	57 e4       	ldi	r21, 0x47	; 71
     cc6:	69 89       	ldd	r22, Y+17	; 0x11
     cc8:	7a 89       	ldd	r23, Y+18	; 0x12
     cca:	8b 89       	ldd	r24, Y+19	; 0x13
     ccc:	9c 89       	ldd	r25, Y+20	; 0x14
     cce:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__gesf2>
     cd2:	18 16       	cp	r1, r24
     cd4:	4c f5       	brge	.+82     	; 0xd28 <LCD_vidInitialize+0x3b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     cd6:	20 e0       	ldi	r18, 0x00	; 0
     cd8:	30 e0       	ldi	r19, 0x00	; 0
     cda:	40 e2       	ldi	r20, 0x20	; 32
     cdc:	51 e4       	ldi	r21, 0x41	; 65
     cde:	6d 85       	ldd	r22, Y+13	; 0x0d
     ce0:	7e 85       	ldd	r23, Y+14	; 0x0e
     ce2:	8f 85       	ldd	r24, Y+15	; 0x0f
     ce4:	98 89       	ldd	r25, Y+16	; 0x10
     ce6:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
     cea:	dc 01       	movw	r26, r24
     cec:	cb 01       	movw	r24, r22
     cee:	bc 01       	movw	r22, r24
     cf0:	cd 01       	movw	r24, r26
     cf2:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     cf6:	dc 01       	movw	r26, r24
     cf8:	cb 01       	movw	r24, r22
     cfa:	9e 8b       	std	Y+22, r25	; 0x16
     cfc:	8d 8b       	std	Y+21, r24	; 0x15
     cfe:	0f c0       	rjmp	.+30     	; 0xd1e <LCD_vidInitialize+0x3aa>
     d00:	8c e2       	ldi	r24, 0x2C	; 44
     d02:	91 e0       	ldi	r25, 0x01	; 1
     d04:	98 8f       	std	Y+24, r25	; 0x18
     d06:	8f 8b       	std	Y+23, r24	; 0x17
     d08:	8f 89       	ldd	r24, Y+23	; 0x17
     d0a:	98 8d       	ldd	r25, Y+24	; 0x18
     d0c:	01 97       	sbiw	r24, 0x01	; 1
     d0e:	f1 f7       	brne	.-4      	; 0xd0c <LCD_vidInitialize+0x398>
     d10:	98 8f       	std	Y+24, r25	; 0x18
     d12:	8f 8b       	std	Y+23, r24	; 0x17
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d14:	8d 89       	ldd	r24, Y+21	; 0x15
     d16:	9e 89       	ldd	r25, Y+22	; 0x16
     d18:	01 97       	sbiw	r24, 0x01	; 1
     d1a:	9e 8b       	std	Y+22, r25	; 0x16
     d1c:	8d 8b       	std	Y+21, r24	; 0x15
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d1e:	8d 89       	ldd	r24, Y+21	; 0x15
     d20:	9e 89       	ldd	r25, Y+22	; 0x16
     d22:	89 2b       	or	r24, r25
     d24:	69 f7       	brne	.-38     	; 0xd00 <LCD_vidInitialize+0x38c>
	//delay 2ms
	_delay_ms(50);

}
     d26:	14 c0       	rjmp	.+40     	; 0xd50 <LCD_vidInitialize+0x3dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d28:	69 89       	ldd	r22, Y+17	; 0x11
     d2a:	7a 89       	ldd	r23, Y+18	; 0x12
     d2c:	8b 89       	ldd	r24, Y+19	; 0x13
     d2e:	9c 89       	ldd	r25, Y+20	; 0x14
     d30:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
     d34:	dc 01       	movw	r26, r24
     d36:	cb 01       	movw	r24, r22
     d38:	9e 8b       	std	Y+22, r25	; 0x16
     d3a:	8d 8b       	std	Y+21, r24	; 0x15
     d3c:	8d 89       	ldd	r24, Y+21	; 0x15
     d3e:	9e 89       	ldd	r25, Y+22	; 0x16
     d40:	9a 8f       	std	Y+26, r25	; 0x1a
     d42:	89 8f       	std	Y+25, r24	; 0x19
     d44:	89 8d       	ldd	r24, Y+25	; 0x19
     d46:	9a 8d       	ldd	r25, Y+26	; 0x1a
     d48:	01 97       	sbiw	r24, 0x01	; 1
     d4a:	f1 f7       	brne	.-4      	; 0xd48 <LCD_vidInitialize+0x3d4>
     d4c:	9a 8f       	std	Y+26, r25	; 0x1a
     d4e:	89 8f       	std	Y+25, r24	; 0x19
     d50:	00 00       	nop
     d52:	e8 96       	adiw	r28, 0x38	; 56
     d54:	0f b6       	in	r0, 0x3f	; 63
     d56:	f8 94       	cli
     d58:	de bf       	out	0x3e, r29	; 62
     d5a:	0f be       	out	0x3f, r0	; 63
     d5c:	cd bf       	out	0x3d, r28	; 61
     d5e:	df 91       	pop	r29
     d60:	cf 91       	pop	r28
     d62:	08 95       	ret

00000d64 <LCD_vidWriteDatgotoaxy>:
void LCD_vidWriteDatgotoaxy(u8  u8x,u8 u8y)
{
     d64:	cf 93       	push	r28
     d66:	df 93       	push	r29
     d68:	00 d0       	rcall	.+0      	; 0xd6a <LCD_vidWriteDatgotoaxy+0x6>
     d6a:	cd b7       	in	r28, 0x3d	; 61
     d6c:	de b7       	in	r29, 0x3e	; 62
     d6e:	89 83       	std	Y+1, r24	; 0x01
     d70:	6a 83       	std	Y+2, r22	; 0x02
	//0 means first row
	if(u8x==0)
     d72:	89 81       	ldd	r24, Y+1	; 0x01
     d74:	88 23       	and	r24, r24
     d76:	21 f4       	brne	.+8      	; 0xd80 <LCD_vidWriteDatgotoaxy+0x1c>
	{
		//(1Adress)changeDDRAM to address
		LCD_vidWriteCommund((128+u8y));
     d78:	8a 81       	ldd	r24, Y+2	; 0x02
     d7a:	80 58       	subi	r24, 0x80	; 128
     d7c:	0e 94 1b 04 	call	0x836	; 0x836 <LCD_vidWriteCommund>
	}
	if(u8x==1)
     d80:	89 81       	ldd	r24, Y+1	; 0x01
     d82:	81 30       	cpi	r24, 0x01	; 1
     d84:	21 f4       	brne	.+8      	; 0xd8e <LCD_vidWriteDatgotoaxy+0x2a>
	{
		//second start from address 0x40(64)
		LCD_vidWriteCommund((128+64+u8y));
     d86:	8a 81       	ldd	r24, Y+2	; 0x02
     d88:	80 54       	subi	r24, 0x40	; 64
     d8a:	0e 94 1b 04 	call	0x836	; 0x836 <LCD_vidWriteCommund>
	}
}
     d8e:	00 00       	nop
     d90:	0f 90       	pop	r0
     d92:	0f 90       	pop	r0
     d94:	df 91       	pop	r29
     d96:	cf 91       	pop	r28
     d98:	08 95       	ret

00000d9a <LCD_vidWriteString>:

void LCD_vidWriteString(u8  const*  pu8arr,u8 u8charnum)
{
     d9a:	cf 93       	push	r28
     d9c:	df 93       	push	r29
     d9e:	00 d0       	rcall	.+0      	; 0xda0 <LCD_vidWriteString+0x6>
     da0:	00 d0       	rcall	.+0      	; 0xda2 <LCD_vidWriteString+0x8>
     da2:	cd b7       	in	r28, 0x3d	; 61
     da4:	de b7       	in	r29, 0x3e	; 62
     da6:	9b 83       	std	Y+3, r25	; 0x03
     da8:	8a 83       	std	Y+2, r24	; 0x02
     daa:	6c 83       	std	Y+4, r22	; 0x04
	u8 i;
	for(i=0;i<u8charnum;i++){
     dac:	19 82       	std	Y+1, r1	; 0x01
     dae:	0e c0       	rjmp	.+28     	; 0xdcc <LCD_vidWriteString+0x32>
		LCD_vidWriteData(pu8arr[i]);
     db0:	89 81       	ldd	r24, Y+1	; 0x01
     db2:	88 2f       	mov	r24, r24
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	2a 81       	ldd	r18, Y+2	; 0x02
     db8:	3b 81       	ldd	r19, Y+3	; 0x03
     dba:	82 0f       	add	r24, r18
     dbc:	93 1f       	adc	r25, r19
     dbe:	fc 01       	movw	r30, r24
     dc0:	80 81       	ld	r24, Z
     dc2:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <LCD_vidWriteData>
}

void LCD_vidWriteString(u8  const*  pu8arr,u8 u8charnum)
{
	u8 i;
	for(i=0;i<u8charnum;i++){
     dc6:	89 81       	ldd	r24, Y+1	; 0x01
     dc8:	8f 5f       	subi	r24, 0xFF	; 255
     dca:	89 83       	std	Y+1, r24	; 0x01
     dcc:	99 81       	ldd	r25, Y+1	; 0x01
     dce:	8c 81       	ldd	r24, Y+4	; 0x04
     dd0:	98 17       	cp	r25, r24
     dd2:	70 f3       	brcs	.-36     	; 0xdb0 <LCD_vidWriteString+0x16>
		LCD_vidWriteData(pu8arr[i]);
	}

}
     dd4:	00 00       	nop
     dd6:	0f 90       	pop	r0
     dd8:	0f 90       	pop	r0
     dda:	0f 90       	pop	r0
     ddc:	0f 90       	pop	r0
     dde:	df 91       	pop	r29
     de0:	cf 91       	pop	r28
     de2:	08 95       	ret

00000de4 <LCD_vidWriteNumber>:

void LCD_vidWriteNumber(s16 s16num){
     de4:	cf 93       	push	r28
     de6:	df 93       	push	r29
     de8:	cd b7       	in	r28, 0x3d	; 61
     dea:	de b7       	in	r29, 0x3e	; 62
     dec:	27 97       	sbiw	r28, 0x07	; 7
     dee:	0f b6       	in	r0, 0x3f	; 63
     df0:	f8 94       	cli
     df2:	de bf       	out	0x3e, r29	; 62
     df4:	0f be       	out	0x3f, r0	; 63
     df6:	cd bf       	out	0x3d, r28	; 61
     df8:	9f 83       	std	Y+7, r25	; 0x07
     dfa:	8e 83       	std	Y+6, r24	; 0x06
	u16 u16m=1;
     dfc:	81 e0       	ldi	r24, 0x01	; 1
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	9a 83       	std	Y+2, r25	; 0x02
     e02:	89 83       	std	Y+1, r24	; 0x01
	s16 i;
	u8 u8Digit;
	if(s16num<0)
     e04:	8e 81       	ldd	r24, Y+6	; 0x06
     e06:	9f 81       	ldd	r25, Y+7	; 0x07
     e08:	99 23       	and	r25, r25
     e0a:	c4 f4       	brge	.+48     	; 0xe3c <LCD_vidWriteNumber+0x58>
	{
		LCD_vidWriteData('-');
     e0c:	8d e2       	ldi	r24, 0x2D	; 45
     e0e:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <LCD_vidWriteData>
		s16num=-s16num;
     e12:	8e 81       	ldd	r24, Y+6	; 0x06
     e14:	9f 81       	ldd	r25, Y+7	; 0x07
     e16:	91 95       	neg	r25
     e18:	81 95       	neg	r24
     e1a:	91 09       	sbc	r25, r1
     e1c:	9f 83       	std	Y+7, r25	; 0x07
     e1e:	8e 83       	std	Y+6, r24	; 0x06
	}
	while(s16num/u16m >=10){
     e20:	0d c0       	rjmp	.+26     	; 0xe3c <LCD_vidWriteNumber+0x58>
		u16m*=10;
     e22:	89 81       	ldd	r24, Y+1	; 0x01
     e24:	9a 81       	ldd	r25, Y+2	; 0x02
     e26:	88 0f       	add	r24, r24
     e28:	99 1f       	adc	r25, r25
     e2a:	9c 01       	movw	r18, r24
     e2c:	22 0f       	add	r18, r18
     e2e:	33 1f       	adc	r19, r19
     e30:	22 0f       	add	r18, r18
     e32:	33 1f       	adc	r19, r19
     e34:	82 0f       	add	r24, r18
     e36:	93 1f       	adc	r25, r19
     e38:	9a 83       	std	Y+2, r25	; 0x02
     e3a:	89 83       	std	Y+1, r24	; 0x01
	if(s16num<0)
	{
		LCD_vidWriteData('-');
		s16num=-s16num;
	}
	while(s16num/u16m >=10){
     e3c:	8e 81       	ldd	r24, Y+6	; 0x06
     e3e:	9f 81       	ldd	r25, Y+7	; 0x07
     e40:	29 81       	ldd	r18, Y+1	; 0x01
     e42:	3a 81       	ldd	r19, Y+2	; 0x02
     e44:	b9 01       	movw	r22, r18
     e46:	0e 94 bf 08 	call	0x117e	; 0x117e <__udivmodhi4>
     e4a:	cb 01       	movw	r24, r22
     e4c:	0a 97       	sbiw	r24, 0x0a	; 10
     e4e:	48 f7       	brcc	.-46     	; 0xe22 <LCD_vidWriteNumber+0x3e>
		u16m*=10;
	}
	for(i=u16m;i>=1;i/=10){
     e50:	89 81       	ldd	r24, Y+1	; 0x01
     e52:	9a 81       	ldd	r25, Y+2	; 0x02
     e54:	9c 83       	std	Y+4, r25	; 0x04
     e56:	8b 83       	std	Y+3, r24	; 0x03
     e58:	1c c0       	rjmp	.+56     	; 0xe92 <LCD_vidWriteNumber+0xae>
		u8Digit=(s16num/i)%10;
     e5a:	8e 81       	ldd	r24, Y+6	; 0x06
     e5c:	9f 81       	ldd	r25, Y+7	; 0x07
     e5e:	2b 81       	ldd	r18, Y+3	; 0x03
     e60:	3c 81       	ldd	r19, Y+4	; 0x04
     e62:	b9 01       	movw	r22, r18
     e64:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <__divmodhi4>
     e68:	cb 01       	movw	r24, r22
     e6a:	2a e0       	ldi	r18, 0x0A	; 10
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	b9 01       	movw	r22, r18
     e70:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <__divmodhi4>
     e74:	8d 83       	std	Y+5, r24	; 0x05
		LCD_vidWriteData(u8Digit+'0');
     e76:	8d 81       	ldd	r24, Y+5	; 0x05
     e78:	80 5d       	subi	r24, 0xD0	; 208
     e7a:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <LCD_vidWriteData>
		s16num=-s16num;
	}
	while(s16num/u16m >=10){
		u16m*=10;
	}
	for(i=u16m;i>=1;i/=10){
     e7e:	8b 81       	ldd	r24, Y+3	; 0x03
     e80:	9c 81       	ldd	r25, Y+4	; 0x04
     e82:	2a e0       	ldi	r18, 0x0A	; 10
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	b9 01       	movw	r22, r18
     e88:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <__divmodhi4>
     e8c:	cb 01       	movw	r24, r22
     e8e:	9c 83       	std	Y+4, r25	; 0x04
     e90:	8b 83       	std	Y+3, r24	; 0x03
     e92:	8b 81       	ldd	r24, Y+3	; 0x03
     e94:	9c 81       	ldd	r25, Y+4	; 0x04
     e96:	18 16       	cp	r1, r24
     e98:	19 06       	cpc	r1, r25
     e9a:	fc f2       	brlt	.-66     	; 0xe5a <LCD_vidWriteNumber+0x76>
	LCD_vidWriteData(z+'0');
	}
	m=y-(z*10);
	LCD_vidWriteData(m+'0');
	 */
}
     e9c:	00 00       	nop
     e9e:	27 96       	adiw	r28, 0x07	; 7
     ea0:	0f b6       	in	r0, 0x3f	; 63
     ea2:	f8 94       	cli
     ea4:	de bf       	out	0x3e, r29	; 62
     ea6:	0f be       	out	0x3f, r0	; 63
     ea8:	cd bf       	out	0x3d, r28	; 61
     eaa:	df 91       	pop	r29
     eac:	cf 91       	pop	r28
     eae:	08 95       	ret

00000eb0 <UART_vidInitialize>:
#include "DIO_Int.h"
#include "STD_Tybes.h"
#include <avr/interrupt.h>
#include <util/delay.h>
void UART_vidInitialize()
{
     eb0:	cf 93       	push	r28
     eb2:	df 93       	push	r29
     eb4:	cd b7       	in	r28, 0x3d	; 61
     eb6:	de b7       	in	r29, 0x3e	; 62
	/*7 bit UCSRC must be 1 in every operation*/
	/*Frame 8 Bit, Asynchronous Mode,Disable Parity Mode,1 Stop Bit	*/
	/*UCSRC=0b10000110 */
	UCSRC|=((1<<URSEL)|(1<<UCSZ0)|(1<<UCSZ1));
     eb8:	80 e4       	ldi	r24, 0x40	; 64
     eba:	90 e0       	ldi	r25, 0x00	; 0
     ebc:	20 e4       	ldi	r18, 0x40	; 64
     ebe:	30 e0       	ldi	r19, 0x00	; 0
     ec0:	f9 01       	movw	r30, r18
     ec2:	20 81       	ld	r18, Z
     ec4:	26 68       	ori	r18, 0x86	; 134
     ec6:	fc 01       	movw	r30, r24
     ec8:	20 83       	st	Z, r18
	Clr_Bit(UCSRB,UCSZ2);
     eca:	8a e2       	ldi	r24, 0x2A	; 42
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	2a e2       	ldi	r18, 0x2A	; 42
     ed0:	30 e0       	ldi	r19, 0x00	; 0
     ed2:	f9 01       	movw	r30, r18
     ed4:	20 81       	ld	r18, Z
     ed6:	2b 7f       	andi	r18, 0xFB	; 251
     ed8:	fc 01       	movw	r30, r24
     eda:	20 83       	st	Z, r18
	/*Baud Rate 9600*/
	UBRRL=77;
     edc:	89 e2       	ldi	r24, 0x29	; 41
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	2d e4       	ldi	r18, 0x4D	; 77
     ee2:	fc 01       	movw	r30, r24
     ee4:	20 83       	st	Z, r18
	/*Enable Receiver*/
	Set_Bit(UCSRB,RXEN);
     ee6:	8a e2       	ldi	r24, 0x2A	; 42
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	2a e2       	ldi	r18, 0x2A	; 42
     eec:	30 e0       	ldi	r19, 0x00	; 0
     eee:	f9 01       	movw	r30, r18
     ef0:	20 81       	ld	r18, Z
     ef2:	20 61       	ori	r18, 0x10	; 16
     ef4:	fc 01       	movw	r30, r24
     ef6:	20 83       	st	Z, r18
	/*Enable Transmitter */
	Set_Bit(UCSRB,TXEN);
     ef8:	8a e2       	ldi	r24, 0x2A	; 42
     efa:	90 e0       	ldi	r25, 0x00	; 0
     efc:	2a e2       	ldi	r18, 0x2A	; 42
     efe:	30 e0       	ldi	r19, 0x00	; 0
     f00:	f9 01       	movw	r30, r18
     f02:	20 81       	ld	r18, Z
     f04:	28 60       	ori	r18, 0x08	; 8
     f06:	fc 01       	movw	r30, r24
     f08:	20 83       	st	Z, r18
	//Set_Bit(UCSRB,UDRIE);
	Set_Bit(UCSRB,RXCIE);
     f0a:	8a e2       	ldi	r24, 0x2A	; 42
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	2a e2       	ldi	r18, 0x2A	; 42
     f10:	30 e0       	ldi	r19, 0x00	; 0
     f12:	f9 01       	movw	r30, r18
     f14:	20 81       	ld	r18, Z
     f16:	20 68       	ori	r18, 0x80	; 128
     f18:	fc 01       	movw	r30, r24
     f1a:	20 83       	st	Z, r18
	DIO_vidSetPinDirection(PORTD_Reg,PIN7,OUTPUT);
     f1c:	41 e0       	ldi	r20, 0x01	; 1
     f1e:	67 e0       	ldi	r22, 0x07	; 7
     f20:	83 e0       	ldi	r24, 0x03	; 3
     f22:	0e 94 6d 00 	call	0xda	; 0xda <DIO_vidSetPinDirection>
}
     f26:	00 00       	nop
     f28:	df 91       	pop	r29
     f2a:	cf 91       	pop	r28
     f2c:	08 95       	ret

00000f2e <UART_vidRX>:

u8 UART_vidRX()
{
     f2e:	cf 93       	push	r28
     f30:	df 93       	push	r29
     f32:	cd b7       	in	r28, 0x3d	; 61
     f34:	de b7       	in	r29, 0x3e	; 62
	DIO_vidSetPinDirection(PORTD_Reg,PIN7,OUTPUT);
     f36:	41 e0       	ldi	r20, 0x01	; 1
     f38:	67 e0       	ldi	r22, 0x07	; 7
     f3a:	83 e0       	ldi	r24, 0x03	; 3
     f3c:	0e 94 6d 00 	call	0xda	; 0xda <DIO_vidSetPinDirection>
	//Wait there are not unread data in the receive buffer
	while(Get_Bit(UCSRA,RXC)==0);
     f40:	00 00       	nop
     f42:	8b e2       	ldi	r24, 0x2B	; 43
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	fc 01       	movw	r30, r24
     f48:	80 81       	ld	r24, Z
     f4a:	88 1f       	adc	r24, r24
     f4c:	88 27       	eor	r24, r24
     f4e:	88 1f       	adc	r24, r24
     f50:	88 2f       	mov	r24, r24
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	81 70       	andi	r24, 0x01	; 1
     f56:	99 27       	eor	r25, r25
     f58:	89 2b       	or	r24, r25
     f5a:	99 f3       	breq	.-26     	; 0xf42 <UART_vidRX+0x14>
	DIO_vidSetPinValue(PORTD_Reg,PIN7,HIGH);
     f5c:	41 e0       	ldi	r20, 0x01	; 1
     f5e:	67 e0       	ldi	r22, 0x07	; 7
     f60:	83 e0       	ldi	r24, 0x03	; 3
     f62:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
	//Save unread data
	return UDR;
     f66:	8c e2       	ldi	r24, 0x2C	; 44
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	fc 01       	movw	r30, r24
     f6c:	80 81       	ld	r24, Z
}
     f6e:	df 91       	pop	r29
     f70:	cf 91       	pop	r28
     f72:	08 95       	ret

00000f74 <UART_vidTx>:

void UART_vidTx(u8 u8Transmitdata)
{
     f74:	cf 93       	push	r28
     f76:	df 93       	push	r29
     f78:	1f 92       	push	r1
     f7a:	cd b7       	in	r28, 0x3d	; 61
     f7c:	de b7       	in	r29, 0x3e	; 62
     f7e:	89 83       	std	Y+1, r24	; 0x01
	/*Wait transmit buffer is not empty*/
	while(Get_Bit(UCSRA,UDRE)==0);
     f80:	00 00       	nop
     f82:	8b e2       	ldi	r24, 0x2B	; 43
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	fc 01       	movw	r30, r24
     f88:	80 81       	ld	r24, Z
     f8a:	82 95       	swap	r24
     f8c:	86 95       	lsr	r24
     f8e:	87 70       	andi	r24, 0x07	; 7
     f90:	88 2f       	mov	r24, r24
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	81 70       	andi	r24, 0x01	; 1
     f96:	99 27       	eor	r25, r25
     f98:	89 2b       	or	r24, r25
     f9a:	99 f3       	breq	.-26     	; 0xf82 <UART_vidTx+0xe>
	/*Send data*/
	UDR=u8Transmitdata;
     f9c:	8c e2       	ldi	r24, 0x2C	; 44
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	29 81       	ldd	r18, Y+1	; 0x01
     fa2:	fc 01       	movw	r30, r24
     fa4:	20 83       	st	Z, r18
	/*Wait until data in the transmit Shift Register shifted out */
	while(Get_Bit(UCSRA,TXC)==0);
     fa6:	00 00       	nop
     fa8:	8b e2       	ldi	r24, 0x2B	; 43
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	fc 01       	movw	r30, r24
     fae:	80 81       	ld	r24, Z
     fb0:	82 95       	swap	r24
     fb2:	86 95       	lsr	r24
     fb4:	86 95       	lsr	r24
     fb6:	83 70       	andi	r24, 0x03	; 3
     fb8:	88 2f       	mov	r24, r24
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	81 70       	andi	r24, 0x01	; 1
     fbe:	99 27       	eor	r25, r25
     fc0:	89 2b       	or	r24, r25
     fc2:	91 f3       	breq	.-28     	; 0xfa8 <UART_vidTx+0x34>
	/*Clear Flag*/
	Set_Bit(UCSRA,TXC);
     fc4:	8b e2       	ldi	r24, 0x2B	; 43
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	2b e2       	ldi	r18, 0x2B	; 43
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	f9 01       	movw	r30, r18
     fce:	20 81       	ld	r18, Z
     fd0:	20 64       	ori	r18, 0x40	; 64
     fd2:	fc 01       	movw	r30, r24
     fd4:	20 83       	st	Z, r18

}
     fd6:	00 00       	nop
     fd8:	0f 90       	pop	r0
     fda:	df 91       	pop	r29
     fdc:	cf 91       	pop	r28
     fde:	08 95       	ret

00000fe0 <UART_vidTx_string>:

void UART_vidTx_string(u8 *pu8Data)
{
     fe0:	cf 93       	push	r28
     fe2:	df 93       	push	r29
     fe4:	00 d0       	rcall	.+0      	; 0xfe6 <UART_vidTx_string+0x6>
     fe6:	1f 92       	push	r1
     fe8:	cd b7       	in	r28, 0x3d	; 61
     fea:	de b7       	in	r29, 0x3e	; 62
     fec:	9b 83       	std	Y+3, r25	; 0x03
     fee:	8a 83       	std	Y+2, r24	; 0x02
	u8 u8i;
	u8i=0;
     ff0:	19 82       	std	Y+1, r1	; 0x01
	while(pu8Data[u8i]!='\0')
     ff2:	0e c0       	rjmp	.+28     	; 0x1010 <UART_vidTx_string+0x30>
	{
		UART_vidTx(pu8Data[u8i]);
     ff4:	89 81       	ldd	r24, Y+1	; 0x01
     ff6:	88 2f       	mov	r24, r24
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	2a 81       	ldd	r18, Y+2	; 0x02
     ffc:	3b 81       	ldd	r19, Y+3	; 0x03
     ffe:	82 0f       	add	r24, r18
    1000:	93 1f       	adc	r25, r19
    1002:	fc 01       	movw	r30, r24
    1004:	80 81       	ld	r24, Z
    1006:	0e 94 ba 07 	call	0xf74	; 0xf74 <UART_vidTx>
		u8i++;
    100a:	89 81       	ldd	r24, Y+1	; 0x01
    100c:	8f 5f       	subi	r24, 0xFF	; 255
    100e:	89 83       	std	Y+1, r24	; 0x01

void UART_vidTx_string(u8 *pu8Data)
{
	u8 u8i;
	u8i=0;
	while(pu8Data[u8i]!='\0')
    1010:	89 81       	ldd	r24, Y+1	; 0x01
    1012:	88 2f       	mov	r24, r24
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	2a 81       	ldd	r18, Y+2	; 0x02
    1018:	3b 81       	ldd	r19, Y+3	; 0x03
    101a:	82 0f       	add	r24, r18
    101c:	93 1f       	adc	r25, r19
    101e:	fc 01       	movw	r30, r24
    1020:	80 81       	ld	r24, Z
    1022:	88 23       	and	r24, r24
    1024:	39 f7       	brne	.-50     	; 0xff4 <UART_vidTx_string+0x14>
	{
		UART_vidTx(pu8Data[u8i]);
		u8i++;
	}

}
    1026:	00 00       	nop
    1028:	0f 90       	pop	r0
    102a:	0f 90       	pop	r0
    102c:	0f 90       	pop	r0
    102e:	df 91       	pop	r29
    1030:	cf 91       	pop	r28
    1032:	08 95       	ret

00001034 <main>:
#include <util/delay.h>
#include "LCD_Int.h"
#include "Bit_Math.h"
#include "avr/interrupt.h"
int main(void)
{
    1034:	cf 93       	push	r28
    1036:	df 93       	push	r29
    1038:	cd b7       	in	r28, 0x3d	; 61
    103a:	de b7       	in	r29, 0x3e	; 62
    103c:	60 97       	sbiw	r28, 0x10	; 16
    103e:	0f b6       	in	r0, 0x3f	; 63
    1040:	f8 94       	cli
    1042:	de bf       	out	0x3e, r29	; 62
    1044:	0f be       	out	0x3f, r0	; 63
    1046:	cd bf       	out	0x3d, r28	; 61
DIO_vidSetPinDirection(PORTD_Reg,PIN7,OUTPUT);
    1048:	41 e0       	ldi	r20, 0x01	; 1
    104a:	67 e0       	ldi	r22, 0x07	; 7
    104c:	83 e0       	ldi	r24, 0x03	; 3
    104e:	0e 94 6d 00 	call	0xda	; 0xda <DIO_vidSetPinDirection>
    //UART Initialization
	UART_vidInitialize();
    1052:	0e 94 58 07 	call	0xeb0	; 0xeb0 <UART_vidInitialize>
	u16 u8DataReceived;
	LCD_vidInitialize();
    1056:	0e 94 ba 04 	call	0x974	; 0x974 <LCD_vidInitialize>
	//LCD_vidWriteNumber(125);
	//DIO_vidSetPinValue(PORTD_Reg,PIN7,HIGH);
Set_Bit(SREG,SREG_I);
    105a:	8f e5       	ldi	r24, 0x5F	; 95
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	2f e5       	ldi	r18, 0x5F	; 95
    1060:	30 e0       	ldi	r19, 0x00	; 0
    1062:	f9 01       	movw	r30, r18
    1064:	20 81       	ld	r18, Z
    1066:	20 68       	ori	r18, 0x80	; 128
    1068:	fc 01       	movw	r30, r24
    106a:	20 83       	st	Z, r18

	while(1)
	{

//LCD_vidWriteCommund(0x01);
		u8DataReceived=UART_vidRX();
    106c:	0e 94 97 07 	call	0xf2e	; 0xf2e <UART_vidRX>
    1070:	88 2f       	mov	r24, r24
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	9a 83       	std	Y+2, r25	; 0x02
    1076:	89 83       	std	Y+1, r24	; 0x01
        //LCD_vidWriteNumber(u8DataReceived);

		if(u8DataReceived == 'a')
    1078:	89 81       	ldd	r24, Y+1	; 0x01
    107a:	9a 81       	ldd	r25, Y+2	; 0x02
    107c:	81 36       	cpi	r24, 0x61	; 97
    107e:	91 05       	cpc	r25, r1
    1080:	31 f4       	brne	.+12     	; 0x108e <main+0x5a>
		{
			DIO_vidSetPinValue(PORTD_Reg,PIN7,HIGH);
    1082:	41 e0       	ldi	r20, 0x01	; 1
    1084:	67 e0       	ldi	r22, 0x07	; 7
    1086:	83 e0       	ldi	r24, 0x03	; 3
    1088:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
    108c:	05 c0       	rjmp	.+10     	; 0x1098 <main+0x64>
		}
		else
		{
			DIO_vidSetPinValue(PORTD_Reg,PIN7,LOW);
    108e:	40 e0       	ldi	r20, 0x00	; 0
    1090:	67 e0       	ldi	r22, 0x07	; 7
    1092:	83 e0       	ldi	r24, 0x03	; 3
    1094:	0e 94 8e 01 	call	0x31c	; 0x31c <DIO_vidSetPinValue>
    1098:	80 e0       	ldi	r24, 0x00	; 0
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	aa e7       	ldi	r26, 0x7A	; 122
    109e:	b4 e4       	ldi	r27, 0x44	; 68
    10a0:	8b 83       	std	Y+3, r24	; 0x03
    10a2:	9c 83       	std	Y+4, r25	; 0x04
    10a4:	ad 83       	std	Y+5, r26	; 0x05
    10a6:	be 83       	std	Y+6, r27	; 0x06

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    10a8:	20 e0       	ldi	r18, 0x00	; 0
    10aa:	30 e8       	ldi	r19, 0x80	; 128
    10ac:	4b e3       	ldi	r20, 0x3B	; 59
    10ae:	55 e4       	ldi	r21, 0x45	; 69
    10b0:	6b 81       	ldd	r22, Y+3	; 0x03
    10b2:	7c 81       	ldd	r23, Y+4	; 0x04
    10b4:	8d 81       	ldd	r24, Y+5	; 0x05
    10b6:	9e 81       	ldd	r25, Y+6	; 0x06
    10b8:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
    10bc:	dc 01       	movw	r26, r24
    10be:	cb 01       	movw	r24, r22
    10c0:	8f 83       	std	Y+7, r24	; 0x07
    10c2:	98 87       	std	Y+8, r25	; 0x08
    10c4:	a9 87       	std	Y+9, r26	; 0x09
    10c6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    10c8:	20 e0       	ldi	r18, 0x00	; 0
    10ca:	30 e0       	ldi	r19, 0x00	; 0
    10cc:	40 e8       	ldi	r20, 0x80	; 128
    10ce:	5f e3       	ldi	r21, 0x3F	; 63
    10d0:	6f 81       	ldd	r22, Y+7	; 0x07
    10d2:	78 85       	ldd	r23, Y+8	; 0x08
    10d4:	89 85       	ldd	r24, Y+9	; 0x09
    10d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    10d8:	0e 94 e7 08 	call	0x11ce	; 0x11ce <__cmpsf2>
    10dc:	88 23       	and	r24, r24
    10de:	2c f4       	brge	.+10     	; 0x10ea <main+0xb6>
		__ticks = 1;
    10e0:	81 e0       	ldi	r24, 0x01	; 1
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	9c 87       	std	Y+12, r25	; 0x0c
    10e6:	8b 87       	std	Y+11, r24	; 0x0b
    10e8:	3f c0       	rjmp	.+126    	; 0x1168 <main+0x134>
	else if (__tmp > 65535)
    10ea:	20 e0       	ldi	r18, 0x00	; 0
    10ec:	3f ef       	ldi	r19, 0xFF	; 255
    10ee:	4f e7       	ldi	r20, 0x7F	; 127
    10f0:	57 e4       	ldi	r21, 0x47	; 71
    10f2:	6f 81       	ldd	r22, Y+7	; 0x07
    10f4:	78 85       	ldd	r23, Y+8	; 0x08
    10f6:	89 85       	ldd	r24, Y+9	; 0x09
    10f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    10fa:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__gesf2>
    10fe:	18 16       	cp	r1, r24
    1100:	4c f5       	brge	.+82     	; 0x1154 <main+0x120>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1102:	20 e0       	ldi	r18, 0x00	; 0
    1104:	30 e0       	ldi	r19, 0x00	; 0
    1106:	40 e2       	ldi	r20, 0x20	; 32
    1108:	51 e4       	ldi	r21, 0x41	; 65
    110a:	6b 81       	ldd	r22, Y+3	; 0x03
    110c:	7c 81       	ldd	r23, Y+4	; 0x04
    110e:	8d 81       	ldd	r24, Y+5	; 0x05
    1110:	9e 81       	ldd	r25, Y+6	; 0x06
    1112:	0e 94 6d 09 	call	0x12da	; 0x12da <__mulsf3>
    1116:	dc 01       	movw	r26, r24
    1118:	cb 01       	movw	r24, r22
    111a:	bc 01       	movw	r22, r24
    111c:	cd 01       	movw	r24, r26
    111e:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
    1122:	dc 01       	movw	r26, r24
    1124:	cb 01       	movw	r24, r22
    1126:	9c 87       	std	Y+12, r25	; 0x0c
    1128:	8b 87       	std	Y+11, r24	; 0x0b
    112a:	0f c0       	rjmp	.+30     	; 0x114a <main+0x116>
    112c:	8c e2       	ldi	r24, 0x2C	; 44
    112e:	91 e0       	ldi	r25, 0x01	; 1
    1130:	9e 87       	std	Y+14, r25	; 0x0e
    1132:	8d 87       	std	Y+13, r24	; 0x0d
    1134:	8d 85       	ldd	r24, Y+13	; 0x0d
    1136:	9e 85       	ldd	r25, Y+14	; 0x0e
    1138:	01 97       	sbiw	r24, 0x01	; 1
    113a:	f1 f7       	brne	.-4      	; 0x1138 <main+0x104>
    113c:	9e 87       	std	Y+14, r25	; 0x0e
    113e:	8d 87       	std	Y+13, r24	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1140:	8b 85       	ldd	r24, Y+11	; 0x0b
    1142:	9c 85       	ldd	r25, Y+12	; 0x0c
    1144:	01 97       	sbiw	r24, 0x01	; 1
    1146:	9c 87       	std	Y+12, r25	; 0x0c
    1148:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    114a:	8b 85       	ldd	r24, Y+11	; 0x0b
    114c:	9c 85       	ldd	r25, Y+12	; 0x0c
    114e:	89 2b       	or	r24, r25
    1150:	69 f7       	brne	.-38     	; 0x112c <main+0xf8>
    1152:	14 c0       	rjmp	.+40     	; 0x117c <main+0x148>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1154:	6f 81       	ldd	r22, Y+7	; 0x07
    1156:	78 85       	ldd	r23, Y+8	; 0x08
    1158:	89 85       	ldd	r24, Y+9	; 0x09
    115a:	9a 85       	ldd	r25, Y+10	; 0x0a
    115c:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <__fixunssfsi>
    1160:	dc 01       	movw	r26, r24
    1162:	cb 01       	movw	r24, r22
    1164:	9c 87       	std	Y+12, r25	; 0x0c
    1166:	8b 87       	std	Y+11, r24	; 0x0b
    1168:	8b 85       	ldd	r24, Y+11	; 0x0b
    116a:	9c 85       	ldd	r25, Y+12	; 0x0c
    116c:	98 8b       	std	Y+16, r25	; 0x10
    116e:	8f 87       	std	Y+15, r24	; 0x0f
    1170:	8f 85       	ldd	r24, Y+15	; 0x0f
    1172:	98 89       	ldd	r25, Y+16	; 0x10
    1174:	01 97       	sbiw	r24, 0x01	; 1
    1176:	f1 f7       	brne	.-4      	; 0x1174 <main+0x140>
    1178:	98 8b       	std	Y+16, r25	; 0x10
    117a:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1000);
		//LCD_vidWriteNumber(12);
		//UART_vidTx('20');
		//_delay_ms(1000);

	}
    117c:	77 cf       	rjmp	.-274    	; 0x106c <main+0x38>

0000117e <__udivmodhi4>:
    117e:	aa 1b       	sub	r26, r26
    1180:	bb 1b       	sub	r27, r27
    1182:	51 e1       	ldi	r21, 0x11	; 17
    1184:	07 c0       	rjmp	.+14     	; 0x1194 <__udivmodhi4_ep>

00001186 <__udivmodhi4_loop>:
    1186:	aa 1f       	adc	r26, r26
    1188:	bb 1f       	adc	r27, r27
    118a:	a6 17       	cp	r26, r22
    118c:	b7 07       	cpc	r27, r23
    118e:	10 f0       	brcs	.+4      	; 0x1194 <__udivmodhi4_ep>
    1190:	a6 1b       	sub	r26, r22
    1192:	b7 0b       	sbc	r27, r23

00001194 <__udivmodhi4_ep>:
    1194:	88 1f       	adc	r24, r24
    1196:	99 1f       	adc	r25, r25
    1198:	5a 95       	dec	r21
    119a:	a9 f7       	brne	.-22     	; 0x1186 <__udivmodhi4_loop>
    119c:	80 95       	com	r24
    119e:	90 95       	com	r25
    11a0:	bc 01       	movw	r22, r24
    11a2:	cd 01       	movw	r24, r26
    11a4:	08 95       	ret

000011a6 <__divmodhi4>:
    11a6:	97 fb       	bst	r25, 7
    11a8:	07 2e       	mov	r0, r23
    11aa:	16 f4       	brtc	.+4      	; 0x11b0 <__divmodhi4+0xa>
    11ac:	00 94       	com	r0
    11ae:	07 d0       	rcall	.+14     	; 0x11be <__divmodhi4_neg1>
    11b0:	77 fd       	sbrc	r23, 7
    11b2:	09 d0       	rcall	.+18     	; 0x11c6 <__divmodhi4_neg2>
    11b4:	0e 94 bf 08 	call	0x117e	; 0x117e <__udivmodhi4>
    11b8:	07 fc       	sbrc	r0, 7
    11ba:	05 d0       	rcall	.+10     	; 0x11c6 <__divmodhi4_neg2>
    11bc:	3e f4       	brtc	.+14     	; 0x11cc <__divmodhi4_exit>

000011be <__divmodhi4_neg1>:
    11be:	90 95       	com	r25
    11c0:	81 95       	neg	r24
    11c2:	9f 4f       	sbci	r25, 0xFF	; 255
    11c4:	08 95       	ret

000011c6 <__divmodhi4_neg2>:
    11c6:	70 95       	com	r23
    11c8:	61 95       	neg	r22
    11ca:	7f 4f       	sbci	r23, 0xFF	; 255

000011cc <__divmodhi4_exit>:
    11cc:	08 95       	ret

000011ce <__cmpsf2>:
    11ce:	0e 94 1b 09 	call	0x1236	; 0x1236 <__fp_cmp>
    11d2:	08 f4       	brcc	.+2      	; 0x11d6 <__cmpsf2+0x8>
    11d4:	81 e0       	ldi	r24, 0x01	; 1
    11d6:	08 95       	ret

000011d8 <__fixunssfsi>:
    11d8:	0e 94 47 09 	call	0x128e	; 0x128e <__fp_splitA>
    11dc:	88 f0       	brcs	.+34     	; 0x1200 <__fixunssfsi+0x28>
    11de:	9f 57       	subi	r25, 0x7F	; 127
    11e0:	98 f0       	brcs	.+38     	; 0x1208 <__fixunssfsi+0x30>
    11e2:	b9 2f       	mov	r27, r25
    11e4:	99 27       	eor	r25, r25
    11e6:	b7 51       	subi	r27, 0x17	; 23
    11e8:	b0 f0       	brcs	.+44     	; 0x1216 <__fixunssfsi+0x3e>
    11ea:	e1 f0       	breq	.+56     	; 0x1224 <__fixunssfsi+0x4c>
    11ec:	66 0f       	add	r22, r22
    11ee:	77 1f       	adc	r23, r23
    11f0:	88 1f       	adc	r24, r24
    11f2:	99 1f       	adc	r25, r25
    11f4:	1a f0       	brmi	.+6      	; 0x11fc <__fixunssfsi+0x24>
    11f6:	ba 95       	dec	r27
    11f8:	c9 f7       	brne	.-14     	; 0x11ec <__fixunssfsi+0x14>
    11fa:	14 c0       	rjmp	.+40     	; 0x1224 <__fixunssfsi+0x4c>
    11fc:	b1 30       	cpi	r27, 0x01	; 1
    11fe:	91 f0       	breq	.+36     	; 0x1224 <__fixunssfsi+0x4c>
    1200:	0e 94 61 09 	call	0x12c2	; 0x12c2 <__fp_zero>
    1204:	b1 e0       	ldi	r27, 0x01	; 1
    1206:	08 95       	ret
    1208:	0c 94 61 09 	jmp	0x12c2	; 0x12c2 <__fp_zero>
    120c:	67 2f       	mov	r22, r23
    120e:	78 2f       	mov	r23, r24
    1210:	88 27       	eor	r24, r24
    1212:	b8 5f       	subi	r27, 0xF8	; 248
    1214:	39 f0       	breq	.+14     	; 0x1224 <__fixunssfsi+0x4c>
    1216:	b9 3f       	cpi	r27, 0xF9	; 249
    1218:	cc f3       	brlt	.-14     	; 0x120c <__fixunssfsi+0x34>
    121a:	86 95       	lsr	r24
    121c:	77 95       	ror	r23
    121e:	67 95       	ror	r22
    1220:	b3 95       	inc	r27
    1222:	d9 f7       	brne	.-10     	; 0x121a <__fixunssfsi+0x42>
    1224:	3e f4       	brtc	.+14     	; 0x1234 <__fixunssfsi+0x5c>
    1226:	90 95       	com	r25
    1228:	80 95       	com	r24
    122a:	70 95       	com	r23
    122c:	61 95       	neg	r22
    122e:	7f 4f       	sbci	r23, 0xFF	; 255
    1230:	8f 4f       	sbci	r24, 0xFF	; 255
    1232:	9f 4f       	sbci	r25, 0xFF	; 255
    1234:	08 95       	ret

00001236 <__fp_cmp>:
    1236:	99 0f       	add	r25, r25
    1238:	00 08       	sbc	r0, r0
    123a:	55 0f       	add	r21, r21
    123c:	aa 0b       	sbc	r26, r26
    123e:	e0 e8       	ldi	r30, 0x80	; 128
    1240:	fe ef       	ldi	r31, 0xFE	; 254
    1242:	16 16       	cp	r1, r22
    1244:	17 06       	cpc	r1, r23
    1246:	e8 07       	cpc	r30, r24
    1248:	f9 07       	cpc	r31, r25
    124a:	c0 f0       	brcs	.+48     	; 0x127c <__fp_cmp+0x46>
    124c:	12 16       	cp	r1, r18
    124e:	13 06       	cpc	r1, r19
    1250:	e4 07       	cpc	r30, r20
    1252:	f5 07       	cpc	r31, r21
    1254:	98 f0       	brcs	.+38     	; 0x127c <__fp_cmp+0x46>
    1256:	62 1b       	sub	r22, r18
    1258:	73 0b       	sbc	r23, r19
    125a:	84 0b       	sbc	r24, r20
    125c:	95 0b       	sbc	r25, r21
    125e:	39 f4       	brne	.+14     	; 0x126e <__fp_cmp+0x38>
    1260:	0a 26       	eor	r0, r26
    1262:	61 f0       	breq	.+24     	; 0x127c <__fp_cmp+0x46>
    1264:	23 2b       	or	r18, r19
    1266:	24 2b       	or	r18, r20
    1268:	25 2b       	or	r18, r21
    126a:	21 f4       	brne	.+8      	; 0x1274 <__fp_cmp+0x3e>
    126c:	08 95       	ret
    126e:	0a 26       	eor	r0, r26
    1270:	09 f4       	brne	.+2      	; 0x1274 <__fp_cmp+0x3e>
    1272:	a1 40       	sbci	r26, 0x01	; 1
    1274:	a6 95       	lsr	r26
    1276:	8f ef       	ldi	r24, 0xFF	; 255
    1278:	81 1d       	adc	r24, r1
    127a:	81 1d       	adc	r24, r1
    127c:	08 95       	ret

0000127e <__fp_split3>:
    127e:	57 fd       	sbrc	r21, 7
    1280:	90 58       	subi	r25, 0x80	; 128
    1282:	44 0f       	add	r20, r20
    1284:	55 1f       	adc	r21, r21
    1286:	59 f0       	breq	.+22     	; 0x129e <__fp_splitA+0x10>
    1288:	5f 3f       	cpi	r21, 0xFF	; 255
    128a:	71 f0       	breq	.+28     	; 0x12a8 <__fp_splitA+0x1a>
    128c:	47 95       	ror	r20

0000128e <__fp_splitA>:
    128e:	88 0f       	add	r24, r24
    1290:	97 fb       	bst	r25, 7
    1292:	99 1f       	adc	r25, r25
    1294:	61 f0       	breq	.+24     	; 0x12ae <__fp_splitA+0x20>
    1296:	9f 3f       	cpi	r25, 0xFF	; 255
    1298:	79 f0       	breq	.+30     	; 0x12b8 <__fp_splitA+0x2a>
    129a:	87 95       	ror	r24
    129c:	08 95       	ret
    129e:	12 16       	cp	r1, r18
    12a0:	13 06       	cpc	r1, r19
    12a2:	14 06       	cpc	r1, r20
    12a4:	55 1f       	adc	r21, r21
    12a6:	f2 cf       	rjmp	.-28     	; 0x128c <__fp_split3+0xe>
    12a8:	46 95       	lsr	r20
    12aa:	f1 df       	rcall	.-30     	; 0x128e <__fp_splitA>
    12ac:	08 c0       	rjmp	.+16     	; 0x12be <__fp_splitA+0x30>
    12ae:	16 16       	cp	r1, r22
    12b0:	17 06       	cpc	r1, r23
    12b2:	18 06       	cpc	r1, r24
    12b4:	99 1f       	adc	r25, r25
    12b6:	f1 cf       	rjmp	.-30     	; 0x129a <__fp_splitA+0xc>
    12b8:	86 95       	lsr	r24
    12ba:	71 05       	cpc	r23, r1
    12bc:	61 05       	cpc	r22, r1
    12be:	08 94       	sec
    12c0:	08 95       	ret

000012c2 <__fp_zero>:
    12c2:	e8 94       	clt

000012c4 <__fp_szero>:
    12c4:	bb 27       	eor	r27, r27
    12c6:	66 27       	eor	r22, r22
    12c8:	77 27       	eor	r23, r23
    12ca:	cb 01       	movw	r24, r22
    12cc:	97 f9       	bld	r25, 7
    12ce:	08 95       	ret

000012d0 <__gesf2>:
    12d0:	0e 94 1b 09 	call	0x1236	; 0x1236 <__fp_cmp>
    12d4:	08 f4       	brcc	.+2      	; 0x12d8 <__gesf2+0x8>
    12d6:	8f ef       	ldi	r24, 0xFF	; 255
    12d8:	08 95       	ret

000012da <__mulsf3>:
    12da:	0e 94 80 09 	call	0x1300	; 0x1300 <__mulsf3x>
    12de:	0c 94 f1 09 	jmp	0x13e2	; 0x13e2 <__fp_round>
    12e2:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <__fp_pscA>
    12e6:	38 f0       	brcs	.+14     	; 0x12f6 <__mulsf3+0x1c>
    12e8:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <__fp_pscB>
    12ec:	20 f0       	brcs	.+8      	; 0x12f6 <__mulsf3+0x1c>
    12ee:	95 23       	and	r25, r21
    12f0:	11 f0       	breq	.+4      	; 0x12f6 <__mulsf3+0x1c>
    12f2:	0c 94 da 09 	jmp	0x13b4	; 0x13b4 <__fp_inf>
    12f6:	0c 94 e0 09 	jmp	0x13c0	; 0x13c0 <__fp_nan>
    12fa:	11 24       	eor	r1, r1
    12fc:	0c 94 62 09 	jmp	0x12c4	; 0x12c4 <__fp_szero>

00001300 <__mulsf3x>:
    1300:	0e 94 3f 09 	call	0x127e	; 0x127e <__fp_split3>
    1304:	70 f3       	brcs	.-36     	; 0x12e2 <__mulsf3+0x8>

00001306 <__mulsf3_pse>:
    1306:	95 9f       	mul	r25, r21
    1308:	c1 f3       	breq	.-16     	; 0x12fa <__mulsf3+0x20>
    130a:	95 0f       	add	r25, r21
    130c:	50 e0       	ldi	r21, 0x00	; 0
    130e:	55 1f       	adc	r21, r21
    1310:	62 9f       	mul	r22, r18
    1312:	f0 01       	movw	r30, r0
    1314:	72 9f       	mul	r23, r18
    1316:	bb 27       	eor	r27, r27
    1318:	f0 0d       	add	r31, r0
    131a:	b1 1d       	adc	r27, r1
    131c:	63 9f       	mul	r22, r19
    131e:	aa 27       	eor	r26, r26
    1320:	f0 0d       	add	r31, r0
    1322:	b1 1d       	adc	r27, r1
    1324:	aa 1f       	adc	r26, r26
    1326:	64 9f       	mul	r22, r20
    1328:	66 27       	eor	r22, r22
    132a:	b0 0d       	add	r27, r0
    132c:	a1 1d       	adc	r26, r1
    132e:	66 1f       	adc	r22, r22
    1330:	82 9f       	mul	r24, r18
    1332:	22 27       	eor	r18, r18
    1334:	b0 0d       	add	r27, r0
    1336:	a1 1d       	adc	r26, r1
    1338:	62 1f       	adc	r22, r18
    133a:	73 9f       	mul	r23, r19
    133c:	b0 0d       	add	r27, r0
    133e:	a1 1d       	adc	r26, r1
    1340:	62 1f       	adc	r22, r18
    1342:	83 9f       	mul	r24, r19
    1344:	a0 0d       	add	r26, r0
    1346:	61 1d       	adc	r22, r1
    1348:	22 1f       	adc	r18, r18
    134a:	74 9f       	mul	r23, r20
    134c:	33 27       	eor	r19, r19
    134e:	a0 0d       	add	r26, r0
    1350:	61 1d       	adc	r22, r1
    1352:	23 1f       	adc	r18, r19
    1354:	84 9f       	mul	r24, r20
    1356:	60 0d       	add	r22, r0
    1358:	21 1d       	adc	r18, r1
    135a:	82 2f       	mov	r24, r18
    135c:	76 2f       	mov	r23, r22
    135e:	6a 2f       	mov	r22, r26
    1360:	11 24       	eor	r1, r1
    1362:	9f 57       	subi	r25, 0x7F	; 127
    1364:	50 40       	sbci	r21, 0x00	; 0
    1366:	9a f0       	brmi	.+38     	; 0x138e <__mulsf3_pse+0x88>
    1368:	f1 f0       	breq	.+60     	; 0x13a6 <__mulsf3_pse+0xa0>
    136a:	88 23       	and	r24, r24
    136c:	4a f0       	brmi	.+18     	; 0x1380 <__mulsf3_pse+0x7a>
    136e:	ee 0f       	add	r30, r30
    1370:	ff 1f       	adc	r31, r31
    1372:	bb 1f       	adc	r27, r27
    1374:	66 1f       	adc	r22, r22
    1376:	77 1f       	adc	r23, r23
    1378:	88 1f       	adc	r24, r24
    137a:	91 50       	subi	r25, 0x01	; 1
    137c:	50 40       	sbci	r21, 0x00	; 0
    137e:	a9 f7       	brne	.-22     	; 0x136a <__mulsf3_pse+0x64>
    1380:	9e 3f       	cpi	r25, 0xFE	; 254
    1382:	51 05       	cpc	r21, r1
    1384:	80 f0       	brcs	.+32     	; 0x13a6 <__mulsf3_pse+0xa0>
    1386:	0c 94 da 09 	jmp	0x13b4	; 0x13b4 <__fp_inf>
    138a:	0c 94 62 09 	jmp	0x12c4	; 0x12c4 <__fp_szero>
    138e:	5f 3f       	cpi	r21, 0xFF	; 255
    1390:	e4 f3       	brlt	.-8      	; 0x138a <__mulsf3_pse+0x84>
    1392:	98 3e       	cpi	r25, 0xE8	; 232
    1394:	d4 f3       	brlt	.-12     	; 0x138a <__mulsf3_pse+0x84>
    1396:	86 95       	lsr	r24
    1398:	77 95       	ror	r23
    139a:	67 95       	ror	r22
    139c:	b7 95       	ror	r27
    139e:	f7 95       	ror	r31
    13a0:	e7 95       	ror	r30
    13a2:	9f 5f       	subi	r25, 0xFF	; 255
    13a4:	c1 f7       	brne	.-16     	; 0x1396 <__mulsf3_pse+0x90>
    13a6:	fe 2b       	or	r31, r30
    13a8:	88 0f       	add	r24, r24
    13aa:	91 1d       	adc	r25, r1
    13ac:	96 95       	lsr	r25
    13ae:	87 95       	ror	r24
    13b0:	97 f9       	bld	r25, 7
    13b2:	08 95       	ret

000013b4 <__fp_inf>:
    13b4:	97 f9       	bld	r25, 7
    13b6:	9f 67       	ori	r25, 0x7F	; 127
    13b8:	80 e8       	ldi	r24, 0x80	; 128
    13ba:	70 e0       	ldi	r23, 0x00	; 0
    13bc:	60 e0       	ldi	r22, 0x00	; 0
    13be:	08 95       	ret

000013c0 <__fp_nan>:
    13c0:	9f ef       	ldi	r25, 0xFF	; 255
    13c2:	80 ec       	ldi	r24, 0xC0	; 192
    13c4:	08 95       	ret

000013c6 <__fp_pscA>:
    13c6:	00 24       	eor	r0, r0
    13c8:	0a 94       	dec	r0
    13ca:	16 16       	cp	r1, r22
    13cc:	17 06       	cpc	r1, r23
    13ce:	18 06       	cpc	r1, r24
    13d0:	09 06       	cpc	r0, r25
    13d2:	08 95       	ret

000013d4 <__fp_pscB>:
    13d4:	00 24       	eor	r0, r0
    13d6:	0a 94       	dec	r0
    13d8:	12 16       	cp	r1, r18
    13da:	13 06       	cpc	r1, r19
    13dc:	14 06       	cpc	r1, r20
    13de:	05 06       	cpc	r0, r21
    13e0:	08 95       	ret

000013e2 <__fp_round>:
    13e2:	09 2e       	mov	r0, r25
    13e4:	03 94       	inc	r0
    13e6:	00 0c       	add	r0, r0
    13e8:	11 f4       	brne	.+4      	; 0x13ee <__fp_round+0xc>
    13ea:	88 23       	and	r24, r24
    13ec:	52 f0       	brmi	.+20     	; 0x1402 <__fp_round+0x20>
    13ee:	bb 0f       	add	r27, r27
    13f0:	40 f4       	brcc	.+16     	; 0x1402 <__fp_round+0x20>
    13f2:	bf 2b       	or	r27, r31
    13f4:	11 f4       	brne	.+4      	; 0x13fa <__fp_round+0x18>
    13f6:	60 ff       	sbrs	r22, 0
    13f8:	04 c0       	rjmp	.+8      	; 0x1402 <__fp_round+0x20>
    13fa:	6f 5f       	subi	r22, 0xFF	; 255
    13fc:	7f 4f       	sbci	r23, 0xFF	; 255
    13fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1400:	9f 4f       	sbci	r25, 0xFF	; 255
    1402:	08 95       	ret

00001404 <_exit>:
    1404:	f8 94       	cli

00001406 <__stop_program>:
    1406:	ff cf       	rjmp	.-2      	; 0x1406 <__stop_program>
