$date
	Thu Jul 20 14:56:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module initial_response_tb $end
$var wire 1 ! ps2_data_pull_down $end
$var wire 1 " ps2_clk_pull_down $end
$var reg 1 # clk $end
$var reg 1 $ reset_required $end
$var reg 1 % rst $end
$scope module r $end
$var wire 1 # clk $end
$var wire 1 $ reset_required $end
$var wire 1 % rst $end
$var wire 1 & c1_max_val $end
$var wire 5 ' c1_count [4:0] $end
$var parameter 32 ( BIT_WIDTH $end
$var parameter 32 ) MAX_COUNT $end
$var reg 1 * c1_en $end
$var reg 1 + c1_rst $end
$var reg 1 " ps2_clk_pulldown $end
$var reg 1 ! ps2_data_pulldown $end
$scope module c1 $end
$var wire 1 # clk $end
$var wire 1 * en $end
$var wire 1 + rst $end
$var parameter 32 , BIT_WIDTH $end
$var parameter 32 - MAX_VALUE $end
$var reg 5 . count [4:0] $end
$var reg 1 & max_val $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 -
b101 ,
b10000 )
b101 (
$end
#0
$dumpvars
bx .
x+
x*
bx '
x&
0%
0$
0#
x"
x!
$end
#1000
b0 '
b0 .
0&
0!
0"
0*
1+
1%
1#
#2000
1$
0%
0#
#3000
1"
1*
0+
1#
#4000
0#
0$
#5000
b1 '
b1 .
1#
#6000
0#
#7000
b10 '
b10 .
1#
#8000
0#
#9000
b11 '
b11 .
1#
#10000
0#
#11000
b100 '
b100 .
1#
#12000
0#
#13000
b101 '
b101 .
1#
#14000
0#
#15000
b110 '
b110 .
1#
#16000
0#
#17000
b111 '
b111 .
1#
#18000
0#
#19000
b1000 '
b1000 .
1#
#20000
0#
#21000
b1001 '
b1001 .
1#
#22000
0#
#23000
b1010 '
b1010 .
1#
#24000
0#
#25000
b1011 '
b1011 .
1#
#26000
0#
#27000
b1100 '
b1100 .
1#
#28000
0#
#29000
b1101 '
b1101 .
1#
#30000
0#
#31000
b1110 '
b1110 .
1#
#32000
0#
#33000
b1111 '
b1111 .
1#
#34000
0#
#35000
b10000 '
b10000 .
1#
#36000
0#
#37000
1&
b0 '
b0 .
1#
#38000
0#
#39000
0&
b0 '
b0 .
0"
1+
0*
1#
#40000
0#
#41000
0+
1#
#42000
0#
#43000
1#
#44000
0#
#45000
1#
#46000
0#
#47000
1#
#48000
0#
#49000
1#
#50000
0#
#51000
1#
#52000
0#
#53000
1#
#54000
0#
