#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f9baf9b3430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f9baf9b35c0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x5f9baf9d4ab0 .functor NOT 1, L_0x5f9bafa05a80, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa057e0 .functor XOR 4, L_0x5f9bafa05680, L_0x5f9bafa05740, C4<0000>, C4<0000>;
L_0x5f9bafa05970 .functor XOR 4, L_0x5f9bafa057e0, L_0x5f9bafa058a0, C4<0000>, C4<0000>;
v0x5f9baf9fa710_0 .net *"_ivl_10", 3 0, L_0x5f9bafa058a0;  1 drivers
v0x5f9baf9fa810_0 .net *"_ivl_12", 3 0, L_0x5f9bafa05970;  1 drivers
v0x5f9baf9fa8f0_0 .net *"_ivl_2", 3 0, L_0x5f9bafa055e0;  1 drivers
v0x5f9baf9fa9b0_0 .net *"_ivl_4", 3 0, L_0x5f9bafa05680;  1 drivers
v0x5f9baf9faa90_0 .net *"_ivl_6", 3 0, L_0x5f9bafa05740;  1 drivers
v0x5f9baf9fabc0_0 .net *"_ivl_8", 3 0, L_0x5f9bafa057e0;  1 drivers
v0x5f9baf9faca0_0 .net "c", 0 0, v0x5f9baf9f3fd0_0;  1 drivers
v0x5f9baf9fad40_0 .var "clk", 0 0;
v0x5f9baf9fade0_0 .net "d", 0 0, v0x5f9baf9f4110_0;  1 drivers
v0x5f9baf9fae80_0 .net "mux_in_dut", 3 0, L_0x5f9baf9fc750;  1 drivers
v0x5f9baf9faf20_0 .net "mux_in_ref", 3 0, L_0x5f9baf9fb5a0;  1 drivers
v0x5f9baf9fafc0_0 .var/2u "stats1", 159 0;
v0x5f9baf9fb080_0 .var/2u "strobe", 0 0;
v0x5f9baf9fb140_0 .net "tb_match", 0 0, L_0x5f9bafa05a80;  1 drivers
v0x5f9baf9fb200_0 .net "tb_mismatch", 0 0, L_0x5f9baf9d4ab0;  1 drivers
v0x5f9baf9fb2c0_0 .net "wavedrom_enable", 0 0, v0x5f9baf9f41b0_0;  1 drivers
v0x5f9baf9fb360_0 .net "wavedrom_title", 511 0, v0x5f9baf9f4250_0;  1 drivers
L_0x5f9bafa055e0 .concat [ 4 0 0 0], L_0x5f9baf9fb5a0;
L_0x5f9bafa05680 .concat [ 4 0 0 0], L_0x5f9baf9fb5a0;
L_0x5f9bafa05740 .concat [ 4 0 0 0], L_0x5f9baf9fc750;
L_0x5f9bafa058a0 .concat [ 4 0 0 0], L_0x5f9baf9fb5a0;
L_0x5f9bafa05a80 .cmp/eeq 4, L_0x5f9bafa055e0, L_0x5f9bafa05970;
S_0x5f9baf9b7a10 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x5f9baf9b35c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x5f9baf99d7b0 .functor OR 1, v0x5f9baf9f3fd0_0, v0x5f9baf9f4110_0, C4<0>, C4<0>;
L_0x5f9baf99da60 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf99dd60 .functor AND 1, v0x5f9baf9f3fd0_0, v0x5f9baf9f4110_0, C4<1>, C4<1>;
v0x5f9baf9d4c50_0 .net *"_ivl_10", 0 0, L_0x5f9baf99da60;  1 drivers
v0x5f9baf9d4cf0_0 .net *"_ivl_15", 0 0, L_0x5f9baf99dd60;  1 drivers
v0x5f9baf99d870_0 .net *"_ivl_2", 0 0, L_0x5f9baf99d7b0;  1 drivers
L_0x78a107bcb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5f9baf99db80_0 .net/2s *"_ivl_6", 0 0, L_0x78a107bcb018;  1 drivers
v0x5f9baf99dec0_0 .net "c", 0 0, v0x5f9baf9f3fd0_0;  alias, 1 drivers
v0x5f9baf99e200_0 .net "d", 0 0, v0x5f9baf9f4110_0;  alias, 1 drivers
v0x5f9baf9f36b0_0 .net "mux_in", 3 0, L_0x5f9baf9fb5a0;  alias, 1 drivers
L_0x5f9baf9fb5a0 .concat8 [ 1 1 1 1], L_0x5f9baf99d7b0, L_0x78a107bcb018, L_0x5f9baf99da60, L_0x5f9baf99dd60;
S_0x5f9baf9f3810 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x5f9baf9b35c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5f9baf9f3fd0_0 .var "c", 0 0;
v0x5f9baf9f4070_0 .net "clk", 0 0, v0x5f9baf9fad40_0;  1 drivers
v0x5f9baf9f4110_0 .var "d", 0 0;
v0x5f9baf9f41b0_0 .var "wavedrom_enable", 0 0;
v0x5f9baf9f4250_0 .var "wavedrom_title", 511 0;
E_0x5f9baf9b1ea0/0 .event negedge, v0x5f9baf9f4070_0;
E_0x5f9baf9b1ea0/1 .event posedge, v0x5f9baf9f4070_0;
E_0x5f9baf9b1ea0 .event/or E_0x5f9baf9b1ea0/0, E_0x5f9baf9b1ea0/1;
E_0x5f9baf9b2130 .event negedge, v0x5f9baf9f4070_0;
E_0x5f9baf9b2540 .event posedge, v0x5f9baf9f4070_0;
S_0x5f9baf9f3ad0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5f9baf9f3810;
 .timescale -12 -12;
v0x5f9baf9f3cd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f9baf9f3dd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5f9baf9f3810;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f9baf9f4400 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x5f9baf9b35c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x5f9baf99e0a0 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9b8450 .functor AND 1, v0x5f9baf9f3fd0_0, L_0x5f9baf99e0a0, C4<1>, C4<1>;
L_0x5f9baf9fb7a0 .functor NOT 1, v0x5f9baf9f3fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fb810 .functor AND 1, L_0x5f9baf9fb7a0, v0x5f9baf9f4110_0, C4<1>, C4<1>;
L_0x5f9baf9fba10 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fbad0 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fbbd0 .functor AND 1, L_0x5f9baf9fba10, L_0x5f9baf9fbad0, C4<1>, C4<1>;
L_0x5f9baf9fbce0 .functor NOT 1, v0x5f9baf9f3fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fbeb0 .functor AND 1, L_0x5f9baf9fbbd0, L_0x5f9baf9fbce0, C4<1>, C4<1>;
L_0x5f9baf9fbfc0 .functor AND 1, L_0x5f9baf9fbeb0, v0x5f9baf9f4110_0, C4<1>, C4<1>;
L_0x5f9baf9fc0e0 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fc150 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fc230 .functor AND 1, L_0x5f9baf9fc0e0, L_0x5f9baf9fc150, C4<1>, C4<1>;
L_0x5f9baf9fc2f0 .functor AND 1, L_0x5f9baf9fc230, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9baf9fc1c0 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fc430 .functor AND 1, L_0x5f9baf9fc2f0, L_0x5f9baf9fc1c0, C4<1>, C4<1>;
L_0x5f9baf9fc5d0 .functor OR 1, L_0x5f9baf9fbfc0, L_0x5f9baf9fc430, C4<0>, C4<0>;
L_0x5f9baf9fc6e0 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fc7f0 .functor AND 1, L_0x5f9baf9fc6e0, L_0x5f9baf9fb810, C4<1>, C4<1>;
L_0x5f9baf9fc860 .functor AND 1, L_0x5f9baf9fc7f0, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9baf9fc980 .functor AND 1, L_0x5f9baf9fc860, v0x5f9baf9f4110_0, C4<1>, C4<1>;
L_0x5f9baf9fca40 .functor OR 1, L_0x5f9baf9fc5d0, L_0x5f9baf9fc980, C4<0>, C4<0>;
L_0x5f9baf9fcc10 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fcc80 .functor AND 1, L_0x5f9baf9b8450, L_0x5f9baf9fcc10, C4<1>, C4<1>;
L_0x5f9baf9fce10 .functor NOT 1, v0x5f9baf9f3fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fce80 .functor AND 1, L_0x5f9baf9fcc80, L_0x5f9baf9fce10, C4<1>, C4<1>;
L_0x5f9baf9fd070 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fd0e0 .functor AND 1, L_0x5f9baf9fce80, L_0x5f9baf9fd070, C4<1>, C4<1>;
L_0x5f9baf9fd2e0 .functor OR 1, L_0x5f9baf9fca40, L_0x5f9baf9fd0e0, C4<0>, C4<0>;
L_0x5f9baf9fd3f0 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fd560 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fd5d0 .functor AND 1, L_0x5f9baf9fd3f0, L_0x5f9baf9fd560, C4<1>, C4<1>;
L_0x5f9baf9fd7f0 .functor AND 1, L_0x5f9baf9fd5d0, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9baf9fd8b0 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fda40 .functor AND 1, L_0x5f9baf9fd7f0, L_0x5f9baf9fd8b0, C4<1>, C4<1>;
L_0x5f9baf9fdb50 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fdcf0 .functor AND 1, L_0x5f9baf9fdb50, L_0x5f9baf9fb810, C4<1>, C4<1>;
L_0x5f9baf9fddb0 .functor NOT 1, v0x5f9baf9f3fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fdf60 .functor AND 1, L_0x5f9baf9fdcf0, L_0x5f9baf9fddb0, C4<1>, C4<1>;
L_0x5f9baf9fe070 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fe230 .functor AND 1, L_0x5f9baf9fdf60, L_0x5f9baf9fe070, C4<1>, C4<1>;
L_0x5f9baf9fe340 .functor OR 1, L_0x5f9baf9fda40, L_0x5f9baf9fe230, C4<0>, C4<0>;
L_0x5f9baf9fe5b0 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fe620 .functor AND 1, L_0x5f9baf9fe5b0, L_0x5f9baf9fb810, C4<1>, C4<1>;
L_0x5f9baf9fe960 .functor AND 1, L_0x5f9baf9fe620, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9baf9fea20 .functor AND 1, L_0x5f9baf9fe960, v0x5f9baf9f4110_0, C4<1>, C4<1>;
L_0x5f9baf9fec60 .functor OR 1, L_0x5f9baf9fe340, L_0x5f9baf9fea20, C4<0>, C4<0>;
L_0x5f9baf9fed70 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9fef70 .functor AND 1, L_0x5f9baf9b8450, L_0x5f9baf9fed70, C4<1>, C4<1>;
L_0x5f9baf9ff030 .functor AND 1, L_0x5f9baf9fef70, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9baf9ff290 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9ff300 .functor AND 1, L_0x5f9baf9ff030, L_0x5f9baf9ff290, C4<1>, C4<1>;
L_0x5f9baf9ff5c0 .functor OR 1, L_0x5f9baf9fec60, L_0x5f9baf9ff300, C4<0>, C4<0>;
L_0x5f9baf9ff6d0 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9ff900 .functor AND 1, L_0x5f9baf9ff6d0, L_0x5f9baf9fb810, C4<1>, C4<1>;
L_0x5f9baf9ff9c0 .functor NOT 1, v0x5f9baf9f3fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5f9baf9ffe10 .functor AND 1, L_0x5f9baf9ff900, L_0x5f9baf9ff9c0, C4<1>, C4<1>;
L_0x5f9baf9fff20 .functor AND 1, L_0x5f9baf9ffe10, v0x5f9baf9f4110_0, C4<1>, C4<1>;
L_0x5f9bafa001c0 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa00230 .functor AND 1, L_0x5f9bafa001c0, L_0x5f9baf9fb810, C4<1>, C4<1>;
L_0x5f9bafa004e0 .functor AND 1, L_0x5f9bafa00230, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9bafa005a0 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa00810 .functor AND 1, L_0x5f9bafa004e0, L_0x5f9bafa005a0, C4<1>, C4<1>;
L_0x5f9bafa00950 .functor OR 1, L_0x5f9baf9fff20, L_0x5f9bafa00810, C4<0>, C4<0>;
L_0x5f9bafa00c70 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa00ce0 .functor AND 1, L_0x5f9baf9b8450, L_0x5f9bafa00c70, C4<1>, C4<1>;
L_0x5f9bafa00fc0 .functor AND 1, L_0x5f9bafa00ce0, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9bafa01080 .functor AND 1, L_0x5f9bafa00fc0, v0x5f9baf9f4110_0, C4<1>, C4<1>;
L_0x5f9bafa01370 .functor OR 1, L_0x5f9bafa00950, L_0x5f9bafa01080, C4<0>, C4<0>;
L_0x5f9bafa01480 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa01730 .functor AND 1, L_0x5f9baf9b8450, L_0x5f9bafa01480, C4<1>, C4<1>;
L_0x5f9bafa017f0 .functor NOT 1, v0x5f9baf9f3fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa01ab0 .functor AND 1, L_0x5f9bafa01730, L_0x5f9bafa017f0, C4<1>, C4<1>;
L_0x5f9bafa01bc0 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa01e90 .functor AND 1, L_0x5f9bafa01ab0, L_0x5f9bafa01bc0, C4<1>, C4<1>;
L_0x5f9bafa01fa0 .functor OR 1, L_0x5f9bafa01370, L_0x5f9bafa01e90, C4<0>, C4<0>;
L_0x5f9bafa02460 .functor NOT 1, L_0x5f9baf9b8450, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa024d0 .functor AND 1, L_0x5f9bafa02460, L_0x5f9baf9fb810, C4<1>, C4<1>;
L_0x5f9bafa02810 .functor AND 1, L_0x5f9bafa024d0, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9bafa028d0 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa02bd0 .functor AND 1, L_0x5f9bafa02810, L_0x5f9bafa028d0, C4<1>, C4<1>;
L_0x5f9bafa02ce0 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa02ff0 .functor AND 1, L_0x5f9baf9b8450, L_0x5f9bafa02ce0, C4<1>, C4<1>;
L_0x5f9bafa030b0 .functor NOT 1, v0x5f9baf9f3fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa033d0 .functor AND 1, L_0x5f9bafa02ff0, L_0x5f9bafa030b0, C4<1>, C4<1>;
L_0x5f9bafa034e0 .functor AND 1, L_0x5f9bafa033d0, v0x5f9baf9f4110_0, C4<1>, C4<1>;
L_0x5f9bafa03860 .functor OR 1, L_0x5f9bafa02bd0, L_0x5f9bafa034e0, C4<0>, C4<0>;
L_0x5f9bafa03970 .functor NOT 1, L_0x5f9baf9fb810, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa03cb0 .functor AND 1, L_0x5f9baf9b8450, L_0x5f9bafa03970, C4<1>, C4<1>;
L_0x5f9bafa03f80 .functor AND 1, L_0x5f9bafa03cb0, v0x5f9baf9f3fd0_0, C4<1>, C4<1>;
L_0x5f9bafa04320 .functor AND 1, L_0x5f9bafa03f80, v0x5f9baf9f4110_0, C4<1>, C4<1>;
L_0x5f9bafa043e0 .functor OR 1, L_0x5f9bafa03860, L_0x5f9bafa04320, C4<0>, C4<0>;
L_0x5f9bafa047e0 .functor AND 1, L_0x5f9baf9b8450, L_0x5f9baf9fb810, C4<1>, C4<1>;
L_0x5f9bafa04850 .functor NOT 1, v0x5f9baf9f3fd0_0, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa04bc0 .functor AND 1, L_0x5f9bafa047e0, L_0x5f9bafa04850, C4<1>, C4<1>;
L_0x5f9bafa04cd0 .functor NOT 1, v0x5f9baf9f4110_0, C4<0>, C4<0>, C4<0>;
L_0x5f9bafa05050 .functor AND 1, L_0x5f9bafa04bc0, L_0x5f9bafa04cd0, C4<1>, C4<1>;
L_0x5f9bafa05160 .functor OR 1, L_0x5f9bafa043e0, L_0x5f9bafa05050, C4<0>, C4<0>;
v0x5f9baf9f4630_0 .net *"_ivl_0", 0 0, L_0x5f9baf99e0a0;  1 drivers
v0x5f9baf9f4730_0 .net *"_ivl_10", 0 0, L_0x5f9baf9fba10;  1 drivers
v0x5f9baf9f4810_0 .net *"_ivl_100", 0 0, L_0x5f9baf9fef70;  1 drivers
v0x5f9baf9f48d0_0 .net *"_ivl_102", 0 0, L_0x5f9baf9ff030;  1 drivers
v0x5f9baf9f49b0_0 .net *"_ivl_104", 0 0, L_0x5f9baf9ff290;  1 drivers
v0x5f9baf9f4ae0_0 .net *"_ivl_106", 0 0, L_0x5f9baf9ff300;  1 drivers
v0x5f9baf9f4bc0_0 .net *"_ivl_108", 0 0, L_0x5f9baf9ff5c0;  1 drivers
v0x5f9baf9f4ca0_0 .net *"_ivl_112", 0 0, L_0x5f9baf9ff6d0;  1 drivers
v0x5f9baf9f4d80_0 .net *"_ivl_114", 0 0, L_0x5f9baf9ff900;  1 drivers
v0x5f9baf9f4e60_0 .net *"_ivl_116", 0 0, L_0x5f9baf9ff9c0;  1 drivers
v0x5f9baf9f4f40_0 .net *"_ivl_118", 0 0, L_0x5f9baf9ffe10;  1 drivers
v0x5f9baf9f5020_0 .net *"_ivl_12", 0 0, L_0x5f9baf9fbad0;  1 drivers
v0x5f9baf9f5100_0 .net *"_ivl_120", 0 0, L_0x5f9baf9fff20;  1 drivers
v0x5f9baf9f51e0_0 .net *"_ivl_122", 0 0, L_0x5f9bafa001c0;  1 drivers
v0x5f9baf9f52c0_0 .net *"_ivl_124", 0 0, L_0x5f9bafa00230;  1 drivers
v0x5f9baf9f53a0_0 .net *"_ivl_126", 0 0, L_0x5f9bafa004e0;  1 drivers
v0x5f9baf9f5480_0 .net *"_ivl_128", 0 0, L_0x5f9bafa005a0;  1 drivers
v0x5f9baf9f5560_0 .net *"_ivl_130", 0 0, L_0x5f9bafa00810;  1 drivers
v0x5f9baf9f5640_0 .net *"_ivl_132", 0 0, L_0x5f9bafa00950;  1 drivers
v0x5f9baf9f5720_0 .net *"_ivl_134", 0 0, L_0x5f9bafa00c70;  1 drivers
v0x5f9baf9f5800_0 .net *"_ivl_136", 0 0, L_0x5f9bafa00ce0;  1 drivers
v0x5f9baf9f58e0_0 .net *"_ivl_138", 0 0, L_0x5f9bafa00fc0;  1 drivers
v0x5f9baf9f59c0_0 .net *"_ivl_14", 0 0, L_0x5f9baf9fbbd0;  1 drivers
v0x5f9baf9f5aa0_0 .net *"_ivl_140", 0 0, L_0x5f9bafa01080;  1 drivers
v0x5f9baf9f5b80_0 .net *"_ivl_142", 0 0, L_0x5f9bafa01370;  1 drivers
v0x5f9baf9f5c60_0 .net *"_ivl_144", 0 0, L_0x5f9bafa01480;  1 drivers
v0x5f9baf9f5d40_0 .net *"_ivl_146", 0 0, L_0x5f9bafa01730;  1 drivers
v0x5f9baf9f5e20_0 .net *"_ivl_148", 0 0, L_0x5f9bafa017f0;  1 drivers
v0x5f9baf9f5f00_0 .net *"_ivl_150", 0 0, L_0x5f9bafa01ab0;  1 drivers
v0x5f9baf9f5fe0_0 .net *"_ivl_152", 0 0, L_0x5f9bafa01bc0;  1 drivers
v0x5f9baf9f60c0_0 .net *"_ivl_154", 0 0, L_0x5f9bafa01e90;  1 drivers
v0x5f9baf9f61a0_0 .net *"_ivl_156", 0 0, L_0x5f9bafa01fa0;  1 drivers
v0x5f9baf9f6280_0 .net *"_ivl_16", 0 0, L_0x5f9baf9fbce0;  1 drivers
v0x5f9baf9f6570_0 .net *"_ivl_161", 0 0, L_0x5f9bafa02460;  1 drivers
v0x5f9baf9f6650_0 .net *"_ivl_163", 0 0, L_0x5f9bafa024d0;  1 drivers
v0x5f9baf9f6730_0 .net *"_ivl_165", 0 0, L_0x5f9bafa02810;  1 drivers
v0x5f9baf9f6810_0 .net *"_ivl_167", 0 0, L_0x5f9bafa028d0;  1 drivers
v0x5f9baf9f68f0_0 .net *"_ivl_169", 0 0, L_0x5f9bafa02bd0;  1 drivers
v0x5f9baf9f69d0_0 .net *"_ivl_171", 0 0, L_0x5f9bafa02ce0;  1 drivers
v0x5f9baf9f6ab0_0 .net *"_ivl_173", 0 0, L_0x5f9bafa02ff0;  1 drivers
v0x5f9baf9f6b90_0 .net *"_ivl_175", 0 0, L_0x5f9bafa030b0;  1 drivers
v0x5f9baf9f6c70_0 .net *"_ivl_177", 0 0, L_0x5f9bafa033d0;  1 drivers
v0x5f9baf9f6d50_0 .net *"_ivl_179", 0 0, L_0x5f9bafa034e0;  1 drivers
v0x5f9baf9f6e30_0 .net *"_ivl_18", 0 0, L_0x5f9baf9fbeb0;  1 drivers
v0x5f9baf9f6f10_0 .net *"_ivl_181", 0 0, L_0x5f9bafa03860;  1 drivers
v0x5f9baf9f6ff0_0 .net *"_ivl_183", 0 0, L_0x5f9bafa03970;  1 drivers
v0x5f9baf9f70d0_0 .net *"_ivl_185", 0 0, L_0x5f9bafa03cb0;  1 drivers
v0x5f9baf9f71b0_0 .net *"_ivl_187", 0 0, L_0x5f9bafa03f80;  1 drivers
v0x5f9baf9f7290_0 .net *"_ivl_189", 0 0, L_0x5f9bafa04320;  1 drivers
v0x5f9baf9f7370_0 .net *"_ivl_191", 0 0, L_0x5f9bafa043e0;  1 drivers
v0x5f9baf9f7450_0 .net *"_ivl_193", 0 0, L_0x5f9bafa047e0;  1 drivers
v0x5f9baf9f7530_0 .net *"_ivl_195", 0 0, L_0x5f9bafa04850;  1 drivers
v0x5f9baf9f7610_0 .net *"_ivl_197", 0 0, L_0x5f9bafa04bc0;  1 drivers
v0x5f9baf9f76f0_0 .net *"_ivl_199", 0 0, L_0x5f9bafa04cd0;  1 drivers
v0x5f9baf9f77d0_0 .net *"_ivl_20", 0 0, L_0x5f9baf9fbfc0;  1 drivers
v0x5f9baf9f78b0_0 .net *"_ivl_201", 0 0, L_0x5f9bafa05050;  1 drivers
v0x5f9baf9f7990_0 .net *"_ivl_203", 0 0, L_0x5f9bafa05160;  1 drivers
v0x5f9baf9f7a70_0 .net *"_ivl_22", 0 0, L_0x5f9baf9fc0e0;  1 drivers
v0x5f9baf9f7b50_0 .net *"_ivl_24", 0 0, L_0x5f9baf9fc150;  1 drivers
v0x5f9baf9f7c30_0 .net *"_ivl_26", 0 0, L_0x5f9baf9fc230;  1 drivers
v0x5f9baf9f7d10_0 .net *"_ivl_28", 0 0, L_0x5f9baf9fc2f0;  1 drivers
v0x5f9baf9f7df0_0 .net *"_ivl_30", 0 0, L_0x5f9baf9fc1c0;  1 drivers
v0x5f9baf9f7ed0_0 .net *"_ivl_32", 0 0, L_0x5f9baf9fc430;  1 drivers
v0x5f9baf9f7fb0_0 .net *"_ivl_34", 0 0, L_0x5f9baf9fc5d0;  1 drivers
v0x5f9baf9f8090_0 .net *"_ivl_36", 0 0, L_0x5f9baf9fc6e0;  1 drivers
v0x5f9baf9f8580_0 .net *"_ivl_38", 0 0, L_0x5f9baf9fc7f0;  1 drivers
v0x5f9baf9f8660_0 .net *"_ivl_4", 0 0, L_0x5f9baf9fb7a0;  1 drivers
v0x5f9baf9f8740_0 .net *"_ivl_40", 0 0, L_0x5f9baf9fc860;  1 drivers
v0x5f9baf9f8820_0 .net *"_ivl_42", 0 0, L_0x5f9baf9fc980;  1 drivers
v0x5f9baf9f8900_0 .net *"_ivl_44", 0 0, L_0x5f9baf9fca40;  1 drivers
v0x5f9baf9f89e0_0 .net *"_ivl_46", 0 0, L_0x5f9baf9fcc10;  1 drivers
v0x5f9baf9f8ac0_0 .net *"_ivl_48", 0 0, L_0x5f9baf9fcc80;  1 drivers
v0x5f9baf9f8ba0_0 .net *"_ivl_50", 0 0, L_0x5f9baf9fce10;  1 drivers
v0x5f9baf9f8c80_0 .net *"_ivl_52", 0 0, L_0x5f9baf9fce80;  1 drivers
v0x5f9baf9f8d60_0 .net *"_ivl_54", 0 0, L_0x5f9baf9fd070;  1 drivers
v0x5f9baf9f8e40_0 .net *"_ivl_56", 0 0, L_0x5f9baf9fd0e0;  1 drivers
v0x5f9baf9f8f20_0 .net *"_ivl_58", 0 0, L_0x5f9baf9fd2e0;  1 drivers
v0x5f9baf9f9000_0 .net *"_ivl_62", 0 0, L_0x5f9baf9fd3f0;  1 drivers
v0x5f9baf9f90e0_0 .net *"_ivl_64", 0 0, L_0x5f9baf9fd560;  1 drivers
v0x5f9baf9f91c0_0 .net *"_ivl_66", 0 0, L_0x5f9baf9fd5d0;  1 drivers
v0x5f9baf9f92a0_0 .net *"_ivl_68", 0 0, L_0x5f9baf9fd7f0;  1 drivers
v0x5f9baf9f9380_0 .net *"_ivl_70", 0 0, L_0x5f9baf9fd8b0;  1 drivers
v0x5f9baf9f9460_0 .net *"_ivl_72", 0 0, L_0x5f9baf9fda40;  1 drivers
v0x5f9baf9f9540_0 .net *"_ivl_74", 0 0, L_0x5f9baf9fdb50;  1 drivers
v0x5f9baf9f9620_0 .net *"_ivl_76", 0 0, L_0x5f9baf9fdcf0;  1 drivers
v0x5f9baf9f9700_0 .net *"_ivl_78", 0 0, L_0x5f9baf9fddb0;  1 drivers
v0x5f9baf9f97e0_0 .net *"_ivl_80", 0 0, L_0x5f9baf9fdf60;  1 drivers
v0x5f9baf9f98c0_0 .net *"_ivl_82", 0 0, L_0x5f9baf9fe070;  1 drivers
v0x5f9baf9f99a0_0 .net *"_ivl_84", 0 0, L_0x5f9baf9fe230;  1 drivers
v0x5f9baf9f9a80_0 .net *"_ivl_86", 0 0, L_0x5f9baf9fe340;  1 drivers
v0x5f9baf9f9b60_0 .net *"_ivl_88", 0 0, L_0x5f9baf9fe5b0;  1 drivers
v0x5f9baf9f9c40_0 .net *"_ivl_90", 0 0, L_0x5f9baf9fe620;  1 drivers
v0x5f9baf9f9d20_0 .net *"_ivl_92", 0 0, L_0x5f9baf9fe960;  1 drivers
v0x5f9baf9f9e00_0 .net *"_ivl_94", 0 0, L_0x5f9baf9fea20;  1 drivers
v0x5f9baf9f9ee0_0 .net *"_ivl_96", 0 0, L_0x5f9baf9fec60;  1 drivers
v0x5f9baf9f9fc0_0 .net *"_ivl_98", 0 0, L_0x5f9baf9fed70;  1 drivers
v0x5f9baf9fa0a0_0 .net "a", 0 0, L_0x5f9baf9b8450;  1 drivers
v0x5f9baf9fa160_0 .net "b", 0 0, L_0x5f9baf9fb810;  1 drivers
v0x5f9baf9fa220_0 .net "c", 0 0, v0x5f9baf9f3fd0_0;  alias, 1 drivers
v0x5f9baf9fa2c0_0 .net "d", 0 0, v0x5f9baf9f4110_0;  alias, 1 drivers
v0x5f9baf9fa3b0_0 .net "mux_in", 3 0, L_0x5f9baf9fc750;  alias, 1 drivers
L_0x5f9baf9fc750 .concat8 [ 1 1 1 1], L_0x5f9baf9fd2e0, L_0x5f9baf9ff5c0, L_0x5f9bafa01fa0, L_0x5f9bafa05160;
S_0x5f9baf9fa510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x5f9baf9b35c0;
 .timescale -12 -12;
E_0x5f9baf997820 .event anyedge, v0x5f9baf9fb080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f9baf9fb080_0;
    %nor/r;
    %assign/vec4 v0x5f9baf9fb080_0, 0;
    %wait E_0x5f9baf997820;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f9baf9f3810;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5f9baf9f4110_0, 0;
    %assign/vec4 v0x5f9baf9f3fd0_0, 0;
    %wait E_0x5f9baf9b2130;
    %wait E_0x5f9baf9b2540;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5f9baf9f4110_0, 0;
    %assign/vec4 v0x5f9baf9f3fd0_0, 0;
    %wait E_0x5f9baf9b2540;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5f9baf9f4110_0, 0;
    %assign/vec4 v0x5f9baf9f3fd0_0, 0;
    %wait E_0x5f9baf9b2540;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5f9baf9f4110_0, 0;
    %assign/vec4 v0x5f9baf9f3fd0_0, 0;
    %wait E_0x5f9baf9b2540;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5f9baf9f4110_0, 0;
    %assign/vec4 v0x5f9baf9f3fd0_0, 0;
    %wait E_0x5f9baf9b2130;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f9baf9f3dd0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f9baf9b1ea0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x5f9baf9f4110_0, 0;
    %assign/vec4 v0x5f9baf9f3fd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5f9baf9b35c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f9baf9fad40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f9baf9fb080_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5f9baf9b35c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f9baf9fad40_0;
    %inv;
    %store/vec4 v0x5f9baf9fad40_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5f9baf9b35c0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f9baf9f4070_0, v0x5f9baf9fb200_0, v0x5f9baf9faca0_0, v0x5f9baf9fade0_0, v0x5f9baf9faf20_0, v0x5f9baf9fae80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5f9baf9b35c0;
T_7 ;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5f9baf9b35c0;
T_8 ;
    %wait E_0x5f9baf9b1ea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f9baf9fafc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f9baf9fafc0_0, 4, 32;
    %load/vec4 v0x5f9baf9fb140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f9baf9fafc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f9baf9fafc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f9baf9fafc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5f9baf9faf20_0;
    %load/vec4 v0x5f9baf9faf20_0;
    %load/vec4 v0x5f9baf9fae80_0;
    %xor;
    %load/vec4 v0x5f9baf9faf20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f9baf9fafc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5f9baf9fafc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f9baf9fafc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_3p5/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/gpt3.5_turbo_16k_RERUNS/ece241_2014_q3/iter2/response1/top_module.sv";
