{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646405712868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646405712885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 04 11:25:12 2022 " "Processing started: Fri Mar 04 11:25:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646405712885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405712885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5project -c lab5project " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5project -c lab5project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405712886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646405713593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646405713593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter4Bit-count_arch " "Found design unit 1: counter4Bit-count_arch" {  } { { "counter4Bit.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/counter4Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646405725060 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter4Bit " "Found entity 1: counter4Bit" {  } { { "counter4Bit.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/counter4Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646405725060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405725060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit10shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit10shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit10ShiftRegister-Structure " "Found design unit 1: Bit10ShiftRegister-Structure" {  } { { "Bit10ShiftRegister.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/Bit10ShiftRegister.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646405725071 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit10ShiftRegister " "Found entity 1: Bit10ShiftRegister" {  } { { "Bit10ShiftRegister.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/Bit10ShiftRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646405725071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405725071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter20bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter20bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter20Bit-count_arch " "Found design unit 1: counter20Bit-count_arch" {  } { { "counter20Bit.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/counter20Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646405725082 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter20Bit " "Found entity 1: counter20Bit" {  } { { "counter20Bit.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/counter20Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646405725082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405725082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_display-Structure " "Found design unit 1: demo_display-Structure" {  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646405725094 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_display " "Found entity 1: demo_display" {  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646405725094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405725094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_display " "Elaborating entity \"demo_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646405725210 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state demo_display.vhd(57) " "VHDL Process Statement warning at demo_display.vhd(57): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646405725213 "|demo_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RIGHT demo_display.vhd(57) " "Inferred latch for \"next_state.RIGHT\" at demo_display.vhd(57)" {  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405725214 "|demo_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LEFT demo_display.vhd(57) " "Inferred latch for \"next_state.LEFT\" at demo_display.vhd(57)" {  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405725214 "|demo_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE demo_display.vhd(57) " "Inferred latch for \"next_state.IDLE\" at demo_display.vhd(57)" {  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405725214 "|demo_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4Bit counter4Bit:cnt0 " "Elaborating entity \"counter4Bit\" for hierarchy \"counter4Bit:cnt0\"" {  } { { "demo_display.vhd" "cnt0" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646405725276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit10ShiftRegister Bit10ShiftRegister:shft0 " "Elaborating entity \"Bit10ShiftRegister\" for hierarchy \"Bit10ShiftRegister:shft0\"" {  } { { "demo_display.vhd" "shft0" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646405725284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.RIGHT_118 " "Latch next_state.RIGHT_118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.LEFT " "Ports D and ENA on the latch are fed by the same signal current_state.LEFT" {  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646405726085 ""}  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646405726085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.LEFT_127 " "Latch next_state.LEFT_127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.LEFT " "Ports D and ENA on the latch are fed by the same signal current_state.LEFT" {  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646405726085 ""}  } { { "demo_display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5/demo_display.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646405726085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646405726189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646405726432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646405726852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646405726852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646405727113 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646405727113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646405727113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646405727113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646405727196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 04 11:25:27 2022 " "Processing ended: Fri Mar 04 11:25:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646405727196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646405727196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646405727196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646405727196 ""}
