/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein
 * is confidential and proprietary to MediaTek Inc. and/or its licensors.
 * Without the prior written permission of MediaTek inc. and/or its licensors,
 * any reproduction, modification, use or disclosure of MediaTek Software,
 * and information contained herein, in whole or in part, shall be strictly prohibited.
 */
/* MediaTek Inc. (C) 2010. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
 * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
 * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
 * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
 * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
 * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
 * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
 * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
 * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
 * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
 * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
 * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
 * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("MediaTek Software")
 * have been modified by MediaTek Inc. All revisions are subject to any receiver's
 * applicable license agreements with MediaTek Inc.
 */
//#define CTP
#define MD_EINT
#define LDVT
#define EINT_TEST

#ifdef LDVT
#include <linux/kernel.h>
#include <linux/interrupt.h>
#include <linux/wakelock.h>
#include <linux/module.h>
#include <asm/delay.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <linux/timer.h>
#include <linux/sched.h>  //need by sche_clock()
#include <mach/mt_pmic_wrap.h>

#ifdef MD_EINT
#include <cust_eint.h>
#include <cust_eint_md1.h>
#include <cust_eint_md2.h>
#endif
#include "mach/mt_reg_base.h"
#include "mach/eint.h"
#include "mach/irqs.h"
#include "mach/sync_write.h"
#endif

#ifdef CTP
#include "common.h"
#include "reg_base.H"
#include "intrCtrl.h"
#include "eint.h"
#endif

#define EINT_DEBUG   0
#if(EINT_DEBUG == 1)
#ifdef CTP
#define dbgmsg dbg_print
#else
#define dbgmsg printk
#endif
#else
#define dbgmsg(...)
#endif
/*
 * Define internal data structures.
 */
typedef enum
{
    SIM_HOT_PLUG_EINT_NUMBER,
    SIM_HOT_PLUG_EINT_DEBOUNCETIME,
    SIM_HOT_PLUG_EINT_POLARITY,
    SIM_HOT_PLUG_EINT_SENSITIVITY,
    SIM_HOT_PLUG_EINT_SOCKETTYPE,
}sim_hot_plug_eint_queryType;

typedef enum
{
    ERR_SIM_HOT_PLUG_NULL_POINTER=-13,
    ERR_SIM_HOT_PLUG_QUERY_TYPE,
    ERR_SIM_HOT_PLUG_QUERY_STRING,
}sim_hot_plug_eint_queryErr;


typedef struct {
#ifdef CTP
	void (*eint_func[EINT_MAX_CHANNEL]) (unsigned int);
#else
	void (*eint_func[EINT_MAX_CHANNEL]) (void);
#endif
	unsigned int eint_auto_umask[EINT_MAX_CHANNEL];
	/*is_deb_en: 1 means enable, 0 means disable */
	unsigned int is_deb_en[EINT_MAX_CHANNEL];
	unsigned int deb_time[EINT_MAX_CHANNEL];
#ifndef CTP
#if defined(EINT_TEST)
	unsigned int softisr_called[EINT_MAX_CHANNEL];
#endif
	struct timer_list eint_sw_deb_timer[EINT_MAX_CHANNEL];
#endif				/*!CTP */
} eint_func;

/*
 * Define global variables.
 */

#ifdef CTP
static const unsigned int EINT_IRQ = EINT_IRQ_ID;
#endif
#ifdef LDVT
static const unsigned int EINT_IRQ = MT_EINT_IRQ_ID;
static eint_func EINT_FUNC;
struct wake_lock EINT_suspend_lock;
static unsigned int cur_eint_num;

struct mt_eint_driver  {

    struct device_driver driver;
    const struct  platform_device_id *id_table;
};

static struct mt_eint_driver mt_eint_drv =
{
    .driver = {
        .name = "eint",
        .bus = &platform_bus_type,
        .owner = THIS_MODULE,
    },
    .id_table = NULL,
};
#else
static eint_func EINT_FUNC;
#endif

#ifdef CTP
#endif

int get_eint_attribute(char *, unsigned int , unsigned int , char *, unsigned int *);
/*
 * mt_eint_get_mask: To get the eint mask
 * @eint_num: the EINT number to get
 */
unsigned int mt_eint_get_mask(unsigned int eint_num)
{

	unsigned int base;
	unsigned int st;    
    unsigned int bit = 1 << (eint_num % 32);

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_MASK_BASE;
	} else {
		base = PMIC_EINT_MASK_BASE;
	}
	st = readl(base);
 
    if (st & bit) {
        st = 1; //masked
    } else {
        st = 0; //unmasked
    }

	return st;
}

/*
 *  * mt_eint_mask_all: Mask all the specified EINT number.
 *   * 
 *    */
void mt_eint_mask_all(void)
{
	unsigned int base;
	unsigned int val = 0xFFFFFFFF, ap_cnt = (EINT_MAX_CHANNEL / 32), i;

    if (EINT_MAX_CHANNEL % 32)
        ap_cnt++;
	dbgmsg(KERN_DEBUG "[EINT] cnt:%d\n", ap_cnt);

	base = EINT_MASK_SET_BASE;
	for (i = 0; i < ap_cnt; i++) {
		writel_relaxed(val, base + (i * 4));
		dbgmsg(KERN_DEBUG "[EINT] mask addr:%x = %x\n", EINT_MASK_BASE + (i * 4),
		       readl(EINT_MASK_BASE + (i * 4)));
	}

    val = 0x01FFFFFF;
	base = PMIC_EINT_MASK_SET_BASE;
	mt65xx_reg_sync_writel(val, base);
}

/*
 *  * mt_eint_unmask_all: Mask the specified EINT number.
 *   * 
 *    */
void mt_eint_unmask_all(void)
{
	unsigned int base;
	unsigned int val = 0xFFFFFFFF, ap_cnt = (EINT_MAX_CHANNEL / 32), i;

    if (EINT_MAX_CHANNEL % 32)
        ap_cnt++;
	dbgmsg(KERN_DEBUG "[EINT] cnt:%d\n", ap_cnt);

	base = EINT_MASK_CLR_BASE;
	for (i = 0; i < ap_cnt; i++) {
		writel_relaxed(val, base + (i * 4));
		dbgmsg(KERN_DEBUG "[EINT] unmask addr:%x = %x\n", EINT_MASK_BASE + (i * 4),
		       readl(EINT_MASK_BASE + (i * 4)));
	}
	val = 0x01FFFFFF;
	base = PMIC_EINT_MASK_CLR_BASE;
	mt65xx_reg_sync_writel(val, base);
}

/*
 * mt_eint_get_soft: To get the eint mask
 * @eint_num: the EINT number to get
 */
unsigned int mt_eint_get_soft(unsigned int eint_num)
{
	unsigned int base;
	unsigned int st;

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_SOFT_BASE;
	} else {
		base = PMIC_EINT_SOFT_BASE;
	}
	st = readl(base);

	return st;
}

/*
 * mt_eint_emu_set: Trigger the specified EINT number.
 * @eint_num: EINT number to set
 */
void mt_eint_emu_set(unsigned int eint_num)
{
        unsigned int base = 0;
        unsigned int bit = 1 << (eint_num % 32);
	unsigned int value = 0;

        if (eint_num < EINT_AP_MAXNUMBER) {
                base = (eint_num / 32) * 4 + EINT_EMUL_BASE;
        } else {
                base = PMIC_EINT_EMUL_BASE;
        }
	value = readl(base);
	value = bit | value;
        mt65xx_reg_sync_writel(value, base);

        dbgmsg(KERN_DEBUG "[EINT] emul set addr:%x = %x\n", base, bit);


}
/*
 * mt_eint_emu_clr: Trigger the specified EINT number.
 * @eint_num: EINT number to clr
 */
void mt_eint_emu_clr(unsigned int eint_num)
{
        unsigned int base = 0;
        unsigned int bit = 1 << (eint_num % 32);
	unsigned int value = 0;

        if (eint_num < EINT_AP_MAXNUMBER) {
                base = (eint_num / 32) * 4 + EINT_EMUL_BASE;
        } else {
                base = PMIC_EINT_EMUL_BASE;
        }
	value = readl(base);
	value = (~bit) & value;
        mt65xx_reg_sync_writel(value, base);

        dbgmsg(KERN_DEBUG "[EINT] emul clr addr:%x = %x\n", base, bit);

}
/*
 * eint_send_pulse: Trigger the specified EINT number.
 * @eint_num: EINT number to send
 */
inline void mt_eint_send_pulse(unsigned int eint_num)
{
	unsigned int base_set = (eint_num / 32) * 4 + EINT_SOFT_SET_BASE;
	unsigned int base_clr = (eint_num / 32) * 4 + EINT_SOFT_CLR_BASE;
	unsigned int bit = 1 << (eint_num % 32);
	if (eint_num < EINT_AP_MAXNUMBER) {
		base_set = (eint_num / 32) * 4 + EINT_SOFT_SET_BASE;
		base_clr = (eint_num / 32) * 4 + EINT_SOFT_CLR_BASE;
	} else {
		base_set = PMIC_EINT_SOFT_SET_BASE;
		base_clr = PMIC_EINT_SOFT_CLR_BASE;
	}

	mt65xx_reg_sync_writel(bit, base_set);
	mt65xx_reg_sync_writel(bit, base_clr);
}

/*
 * mt_eint_soft_set: Trigger the specified EINT number.
 * @eint_num: EINT number to set
 */
void mt_eint_soft_set(unsigned int eint_num)
{

	unsigned int base;
	unsigned int bit = 1 << (eint_num % 32);

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_SOFT_SET_BASE;
	} else {
                mt65xx_reg_sync_writel(0xFFFFFFFF, PMIC_EINT_INPUT_MUX_SET_BASE);
		base = PMIC_EINT_SOFT_SET_BASE;
	}
	mt65xx_reg_sync_writel(bit, base);

	dbgmsg(KERN_DEBUG "[EINT] soft set addr:%x = %x\n", base, bit);

}

/*
 * mt_eint_soft_clr: Unmask the specified EINT number.
 * @eint_num: EINT number to clear
 */
void mt_eint_soft_clr(unsigned int eint_num)
{
	unsigned int base;
	unsigned int bit = 1 << (eint_num % 32);

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_SOFT_CLR_BASE;
	} else {
		base = PMIC_EINT_SOFT_CLR_BASE;
	}
	mt65xx_reg_sync_writel(bit, base);

	dbgmsg(KERN_DEBUG "[EINT] soft clr addr:%x = %x\n", base, bit);

}
/*
 * mt_eint_mask: Mask the specified EINT number.
 * @eint_num: EINT number to mask
 */
void mt65xx_eint_mask(unsigned int eint_num)
{
	unsigned int base;
	unsigned int bit = 1 << (eint_num % 32);

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_MASK_SET_BASE;
	} else {
		base = PMIC_EINT_MASK_SET_BASE;
	}
	mt65xx_reg_sync_writel(bit, base);

	dbgmsg(KERN_DEBUG "[EINT] mask addr:%x = %x\n", base, bit);

}

/*
 * mt_eint_unmask: Unmask the specified EINT number.
 * @eint_num: EINT number to unmask
 */
void mt65xx_eint_unmask(unsigned int eint_num)
{

	unsigned int base;
	unsigned int bit = 1 << (eint_num % 32);

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_MASK_CLR_BASE;
	} else {
		base = PMIC_EINT_MASK_CLR_BASE;
	}
	mt65xx_reg_sync_writel(bit, base);

	dbgmsg(KERN_DEBUG "[EINT] unmask addr:%x = %x\n", base, bit);
}

/*
 * mt65xx_eint_set_polarity: Set the polarity for the EINT number.
 * @eint_num: EINT number to set
 * @pol: polarity to set
 */
void mt65xx_eint_set_polarity(unsigned int eint_num, unsigned int pol)
{
	unsigned int count;
	unsigned int base;
	unsigned int bit = 1 << (eint_num % 32);

	if (pol == MT65XX_EINT_POL_NEG) {
		if (eint_num < EINT_AP_MAXNUMBER) {
			base = (eint_num / 32) * 4 + EINT_POL_CLR_BASE;
		} else {
			base = PMIC_EINT_POL_CLR_BASE;
		}
	} else {
		if (eint_num < EINT_AP_MAXNUMBER) {
			base = (eint_num / 32) * 4 + EINT_POL_SET_BASE;
		} else {
			base = PMIC_EINT_POL_SET_BASE;
		}
	}
	mt65xx_reg_sync_writel(bit, base);

	for (count = 0; count < 250; count++) ;

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_INTACK_BASE;
	} else {
		base = PMIC_EINT_INTACK_BASE;
	}
	mt65xx_reg_sync_writel(bit, base);
	dbgmsg(KERN_DEBUG "[EINT] %s :%x, bit: %x\n", __func__, base, bit);

}

/*
 * mt_eint_get_polarity: Set the polarity for the EINT number.
 * @eint_num: EINT number to get
 * Return: polarity type
 */
unsigned int mt_eint_get_polarity(unsigned int eint_num)
{
	unsigned int val;
	unsigned int base;
	unsigned int bit = 1 << (eint_num % 32);
        unsigned int pol;

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_POL_BASE;
	} else {
		base = PMIC_EINT_POL_BASE;
	}
	val = readl(base);

	dbgmsg(KERN_DEBUG "[EINT] %s :%x, bit:%x, val:%x\n", __func__, base, bit, val);
        if (val & bit) {
                pol = MT65XX_EINT_POL_POS;
        } else {
                pol = MT65XX_EINT_POL_NEG;
        }
        return pol;  

}

/*
 * mt_eint_set_sens: Set the sensitivity for the EINT number.
 * @eint_num: EINT number to set
 * @sens: sensitivity to set
 * Always return 0.
 */
unsigned int mt65xx_eint_set_sens(unsigned int eint_num, unsigned int sens)
{
	unsigned int base;
	unsigned int bit = 1 << (eint_num % 32);

	if (sens == MT65xx_EDGE_SENSITIVE) {
		if (eint_num < EINT_AP_MAXNUMBER) {
			base = (eint_num / 32) * 4 + EINT_SENS_CLR_BASE;
		} else {
			base = PMIC_EINT_SENS_CLR_BASE;
		}
	} else if (sens == MT65xx_LEVEL_SENSITIVE) {
		if (eint_num < EINT_AP_MAXNUMBER) {
			base = (eint_num / 32) * 4 + EINT_SENS_SET_BASE;
		} else {
			base = PMIC_EINT_SENS_SET_BASE;
		}
	} else {
		printk(KERN_CRIT "%s invalid sensitivity value\n", __func__);
		return 0;
	}
	mt65xx_reg_sync_writel(bit, base);
	dbgmsg(KERN_DEBUG "[EINT] %s :%x, bit: %x\n", __func__, base, bit);
	return 0;
}

/*
 * mt_eint_get_sens: To get the eint sens
 * @eint_num: the EINT number to get
 */
unsigned int mt_eint_get_sens(unsigned int eint_num)
{
	unsigned int base, sens;
	unsigned int bit = 1 << (eint_num % 32), st;

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_SENS_BASE;
	} else {
		base = PMIC_EINT_SENS_BASE;
	}
	st = readl(base);
	if (st & bit) {
		sens = MT65xx_LEVEL_SENSITIVE;
	} else {
		sens = MT65xx_EDGE_SENSITIVE;
	}
	return sens;
}

/*
 * mt_eint_ack: To ack the interrupt 
 * @eint_num: the EINT number to set
 */
unsigned int mt_eint_ack(unsigned int eint_num)
{
	unsigned int base;
	unsigned int bit = 1 << (eint_num % 32);

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_INTACK_BASE;
	} else {
		base = PMIC_EINT_INTACK_BASE;
	}
	mt65xx_reg_sync_writel(bit, base);

	dbgmsg(KERN_DEBUG "[EINT] %s :%x, bit: %x\n", __func__, base, bit);
	return 0;
}

/*
 * mt_eint_read_status: To read the interrupt status
 * @eint_num: the EINT number to set
 */
unsigned int mt_eint_read_status(unsigned int eint_num)
{
	unsigned int base;
	unsigned int st;
	unsigned int bit = 1 << (eint_num % 32);

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_STA_BASE;
	} else {
		base = PMIC_EINT_STA_BASE;
	}
	st = readl(base);

	return (st & bit);
}

/*
 * mt_eint_get_status: To get the interrupt status 
 * @eint_num: the EINT number to get
 */
unsigned int mt_eint_get_status(unsigned int eint_num)
{

	unsigned int base;
	unsigned int st;

	if (eint_num < EINT_AP_MAXNUMBER) {
		base = (eint_num / 32) * 4 + EINT_STA_BASE;
	} else {
		base = PMIC_EINT_STA_BASE;
	}

	st = readl(base);
	return st;
}

/*
 * mt_eint_en_hw_debounce: To enable hw debounce
 * @eint_num: the EINT number to set
 */
void mt_eint_en_hw_debounce(unsigned int eint_num)
{
	unsigned int base, bit;
	base = (eint_num / 4) * 4 + EINT_DBNC_SET_BASE;
	bit =
	    (EINT_DBNC_SET_EN << EINT_DBNC_SET_EN_BITS) << ((eint_num % 4) * 8);
	mt65xx_reg_sync_writel(bit, base);
	EINT_FUNC.is_deb_en[eint_num] = 1;
}

/*
 * mt_eint_dis_hw_debounce: To disable hw debounce
 * @eint_num: the EINT number to set
 */
void mt_eint_dis_hw_debounce(unsigned int eint_num)
{
	unsigned int clr_base, bit;
	clr_base = (eint_num / 4) * 4 + EINT_DBNC_CLR_BASE;
	bit =
	    (EINT_DBNC_CLR_EN << EINT_DBNC_CLR_EN_BITS) << ((eint_num % 4) * 8);
	mt65xx_reg_sync_writel(bit, clr_base);
	EINT_FUNC.is_deb_en[eint_num] = 0;
}

/*
 * mt_eint_dis_sw_debounce: To set EINT_FUNC.is_deb_en[eint_num] disable
 * @eint_num: the EINT number to set
 */
void mt_eint_dis_sw_debounce(unsigned int eint_num)
{
	EINT_FUNC.is_deb_en[eint_num] = 0;
}

/*
 * mt_eint_en_sw_debounce: To set EINT_FUNC.is_deb_en[eint_num] enable
 * @eint_num: the EINT number to set
 */
void mt_eint_en_sw_debounce(unsigned int eint_num)
{
	EINT_FUNC.is_deb_en[eint_num] = 1;
}

/*
 * mt_can_en_debounce: Check the EINT number is able to enable debounce or not
 * @eint_num: the EINT number to set
 */
unsigned int mt_can_en_debounce(unsigned int eint_num)
{
	unsigned int sens = mt_eint_get_sens(eint_num);
	/* debounce: debounce time is not 0 && it is not edge sensitive */
	if (EINT_FUNC.deb_time[eint_num] >= 0 && sens != MT65xx_EDGE_SENSITIVE)
		return 1;
	else {
		dbgmsg
		    (KERN_CRIT"Can't enable debounce of eint_num:%d, deb_time:%d, sens:%d\n",
		     eint_num, EINT_FUNC.deb_time[eint_num], sens);
		return 0;
	}
}

/*
 * mt65xx_eint_set_hw_debounce: Set the de-bounce time for the specified EINT number.
 * @eint_num: EINT number to acknowledge
 * @ms: the de-bounce time to set (in miliseconds)
 */
void mt65xx_eint_set_hw_debounce(unsigned int eint_num, unsigned int ms)
{
	unsigned int dbnc, base, bit, clr_bit, clr_base, rst, unmask = 0;
	base = (eint_num / 4) * 4 + EINT_DBNC_SET_BASE;
	clr_base = (eint_num / 4) * 4 + EINT_DBNC_CLR_BASE;
	EINT_FUNC.deb_time[eint_num] = ms;

	/* 
	 * Don't enable debounce once debounce time is 0 or 
	 * its type is edge sensitive.
	 */
	if (!mt_can_en_debounce(eint_num)) {
		dbgmsg(KERN_CRIT"Can't enable debounce of eint_num:%d in %s\n", eint_num,
		       __func__);
		return;
	}

	if (ms == 0) {
		dbnc = 0;
		dbgmsg(KERN_CRIT"ms should not be 0. eint_num:%d in %s\n", eint_num,
		       __func__);
	} else if (ms <= 1) {
		dbnc = 1;
	} else if (ms <= 16) {
		dbnc = 2;
	} else if (ms <= 32) {
		dbnc = 3;
	} else if (ms <= 64) {
		dbnc = 4;
	} else if (ms <= 128) {
		dbnc = 5;
	} else if (ms <= 256) {
		dbnc = 6;
	} else {
		dbnc = 7;
	}

	/* setp 1: mask the EINT */
    if(!mt_eint_get_mask(eint_num)) {
        mt65xx_eint_mask(eint_num);
        unmask = 1;
    }

	/* step 2: Check hw debouce number to decide which type should be used */
	if (eint_num >= MAX_HW_DEBOUNCE_CNT)
		mt_eint_en_sw_debounce(eint_num);
	else {
		/* set hw debounce */
		//EINT_FUNC.is_deb_en[eint_num] = 1;
		/* step 2.1: disable debounce */
		mt_eint_dis_hw_debounce(eint_num);
		/* step 2.2: reset counter and dsb */
		clr_bit = 0xFF << ((eint_num % 4) * 8);
		mt65xx_reg_sync_writel(clr_bit, clr_base);
		rst =
		    (EINT_DBNC_RST_BIT << EINT_DBNC_SET_RST_BITS) <<
		    ((eint_num % 4) * 8);
		mt65xx_reg_sync_writel(rst, base);
		/* step 2.3: set new debounce value */
		bit =
		    ((dbnc << EINT_DBNC_SET_DBNC_BITS) |
		     (EINT_DBNC_SET_EN << EINT_DBNC_SET_EN_BITS)) << 
                    ((eint_num % 4) * 8);
		mt65xx_reg_sync_writel(bit, base);
	}
	/* step 3: unmask the EINT */
    if(unmask == 1)
        mt65xx_eint_unmask(eint_num);
}

/*
 * eint_do_tasklet: EINT tasklet function.
 * @unused: not use.
 */
void eint_do_tasklet(unsigned long unused)
{
	wake_lock_timeout(&EINT_suspend_lock, HZ / 2);
}

DECLARE_TASKLET(eint_tasklet, eint_do_tasklet, 0);

/*
 * mt_eint_timer_event_handler: EINT sw debounce handler
 * @eint_num: the EINT number and use unsigned long to prevent 
 *            compile warning of timer usage.
 */
void mt_eint_timer_event_handler(unsigned long eint_num)
{
	unsigned int status;
	unsigned long flags;

	/* disable interrupt for core 0 and it will run on core 0 only */
	local_irq_save(flags);
	mt65xx_eint_unmask(eint_num);
	status = mt_eint_read_status(eint_num);
	dbgmsg(KERN_DEBUG"EINT Module - EINT_STA = 0x%x, in %s\n", status, __func__);
	if (status) {
		mt65xx_eint_mask(eint_num);
		if (EINT_FUNC.eint_func[eint_num])
			EINT_FUNC.eint_func[eint_num] ();
		mt_eint_ack(eint_num);
	}
	local_irq_restore(flags);
	if (EINT_FUNC.eint_auto_umask[eint_num])
		mt65xx_eint_unmask(eint_num);
}

/*
 * mt_eint_set_timer_event: To set a timer event for sw debounce.
 * @eint_num: the EINT number to set
 */
void mt_eint_set_timer_event(unsigned int eint_num)
{
	struct timer_list *eint_timer = &EINT_FUNC.eint_sw_deb_timer[eint_num];
	/* assign this handler to execute on core 0 */
	int cpu = 0;

	/* register timer for this sw debounce eint */
	eint_timer->expires =
	    jiffies + msecs_to_jiffies(EINT_FUNC.deb_time[eint_num]);
	dbgmsg(KERN_DEBUG "EINT Module - expires:%lu, jiffies:%lu, deb_in_jiffies:%lu, ", eint_timer->expires, jiffies, msecs_to_jiffies(EINT_FUNC.deb_time[eint_num]));
	dbgmsg(KERN_DEBUG "deb:%d, in %s\n", EINT_FUNC.deb_time[eint_num], __func__);
	eint_timer->data = eint_num;
	eint_timer->function = &mt_eint_timer_event_handler;
	init_timer(eint_timer);
	add_timer_on(eint_timer, cpu);
}

/*
 * mt_eint_isr: EINT interrupt service routine.
 * @irq: EINT IRQ number
 * @dev_id:
 * Return IRQ returned code.
 */
static irqreturn_t mt_eint_isr(int irq, void *dev_id)
{
	unsigned int index, rst, base;
	unsigned int status = 0;
	unsigned int status_check;
	unsigned int reg_base,offset;
        unsigned long long t1, t2;
     /* 
     * NoteXXX: Need to get the wake up for 0.5 seconds when an EINT intr tirggers.
     *          This is used to prevent system from suspend such that other drivers
     *          or applications can have enough time to obtain their own wake lock.
     *          (This information is gotten from the power management owner.)
     */

	tasklet_schedule(&eint_tasklet);
	dbgmsg(KERN_DEBUG "EINT Module - %s ISR Start\n", __func__);

	for (reg_base = 0; reg_base < EINT_MAX_CHANNEL; reg_base+=32) {
            /* read status register every 32 interrupts */
            status = mt_eint_get_status(reg_base);
            if(status){
                dbgmsg(KERN_DEBUG "EINT Module - index:%d,EINT_STA = 0x%x\n",
                  reg_base, status);
            }
            else{
                continue;
            }
	    for(offset = 0; offset < 32; offset++){
	        t1=t2=0;
	        index = reg_base + offset;
	        if (index >= EINT_MAX_CHANNEL) break;

		status_check = status & (1 << (index % 32));
		if (status_check) {
		    	//printk(KERN_DEBUG "Got eint:%d\n",index);
			mt65xx_eint_mask(index);
			if ((EINT_FUNC.is_deb_en[index] == 1) &&
			    (index >= MAX_HW_DEBOUNCE_CNT)) {
				/* if its debounce is enable and it is a sw debounce */
				mt_eint_set_timer_event(index);
			} else {
				/* HW debounce or no use debounce */
                                t1 = sched_clock();
				if (EINT_FUNC.eint_func[index]) {
					EINT_FUNC.eint_func[index] ();
				}
                                t2 = sched_clock();
				mt_eint_ack(index);
#if 1 				/* Don't need to use reset ? */
				/* reset debounce counter */
				base = (index / 4) * 4 + EINT_DBNC_SET_BASE;
				rst =
				    (EINT_DBNC_RST_BIT << EINT_DBNC_SET_RST_BITS) <<
				    ((index % 4) * 8);
				mt65xx_reg_sync_writel(rst, base);
#endif
#if(EINT_DEBUG == 1)
				status = mt_eint_get_status(index);
			        dbgmsg
				    ("EINT Module - EINT_STA after ack = 0x%x\n",
				     status);
#endif
				if (EINT_FUNC.eint_auto_umask[index]) {
					mt65xx_eint_unmask(index);
				}
		        }
                        if((t2-t1) > 1000000)
                            printk(KERN_DEBUG "[EINT]Warn!EINT:%d run too long,s:%llu,e:%llu,total:%llu\n", index,t1,t2,(t2 - t1));
		}
	    }
	}

	dbgmsg(KERN_DEBUG "EINT Module - %s ISR END\n", __func__);
	return IRQ_HANDLED;
}

/*
 * mt_eint_dis_debounce: To disable debounce.
 * @eint_num: the EINT number to disable
 */
void mt_eint_dis_debounce(unsigned int eint_num)
{
	/* This function is used to disable debounce whether hw or sw */
	if (eint_num < MAX_HW_DEBOUNCE_CNT)
		mt_eint_dis_hw_debounce(eint_num);
	else
		mt_eint_dis_sw_debounce(eint_num);
}

/*
 * mt65xx_eint_registration: register a EINT.
 * @eint_num: the EINT number to register
 * @is_deb_en: the indication flag of HW de-bounce time 
 * @pol: polarity value
 * @EINT_FUNC_PTR: the ISR callback function
 * @is_auto_unmask: the indication flag of auto unmasking after ISR callback is processed
 */
void mt65xx_eint_registration(unsigned int eint_num, unsigned int is_deb_en,
			  unsigned int pol, void (EINT_FUNC_PTR) (void),
			  unsigned int is_auto_umask)
{
        int base, rst;

        mt65xx_eint_mask(eint_num);
        mt65xx_eint_set_polarity(eint_num, pol);
        if (eint_num < EINT_MAX_CHANNEL) {
                if (is_deb_en) {
                    if (!EINT_FUNC.is_deb_en[eint_num]
                      && !EINT_FUNC.deb_time[eint_num]){
                        mt65xx_eint_set_hw_debounce(eint_num,EINT_FUNC.deb_time[eint_num]);
                    }
                    /* Delay a while (more than 2T) to wait for hw debounce enable work correctly */
                    udelay(500);
                    /* Reset hw debounce counter to avoid unexpected interrupt */
                    base = (eint_num / 4) * 4 + EINT_DBNC_SET_BASE;
                    rst = (EINT_DBNC_RST_BIT << EINT_DBNC_SET_RST_BITS) <<
                      ((eint_num % 4) * 8);
                    mt65xx_reg_sync_writel(rst, base);

                } else {
                        mt_eint_dis_debounce(eint_num);
                        printk
                            (KERN_CRIT"Can't enable debounce of eint_num:%d, deb_time:%d, is_deb_en:%d, en:%d\n",
                             eint_num, EINT_FUNC.deb_time[eint_num], is_deb_en,
                             EINT_FUNC.is_deb_en[eint_num]);
                }
        
                EINT_FUNC.eint_func[eint_num] = EINT_FUNC_PTR;
                EINT_FUNC.eint_auto_umask[eint_num] = is_auto_umask;

                mt_eint_ack(eint_num);
                mt65xx_eint_unmask(eint_num);
        }

}
/*
 * cur_eint_show: To show cur_eint_num.
 */
static ssize_t cur_eint_show(struct device_driver *driver, char *buf)
{
	return snprintf(buf, PAGE_SIZE, "%d\n", cur_eint_num);
}
void md_eint_test_fun(void ){
    printk("in md_eint_test_fun");
#if 0
        char *result;
        unsigned int *len;
        int i;
        i = get_eint_attribute(" MD2_SIM1_HOT_PLUG_EINT ",strlen(" MD2_SIM1_HOT_PLUG_EINT "),SIM_HOT_PLUG_EINT_NUMBER,&result,&len);
        printk("[STEN]MD EINT TEST:%d, %d, %d\n",i,len,(int)result);
        i = get_eint_attribute(" MD2_SIM2_HOT_PLUG_EINT ",strlen(" MD2_SIM2_HOT_PLUG_EINT "),SIM_HOT_PLUG_EINT_POLARITY,&result,&len);
        printk("[STEN]MD EINT TEST:%d, %d, %d\n",i,len,(int)result);
#endif
}
void mt_eint_test(void);
/*
 * cur_eint_store: To set cur_eint_num.
 */
static ssize_t cur_eint_store(struct device_driver *driver, const char *buf,
			      size_t count)
{
	char *p = (char *)buf;
	unsigned int num;
	num = simple_strtoul(p, &p, 10);
	if (num == 999){
	    md_eint_test_fun();
	    return count;
	}
	if (num == 888){
            mt_eint_test();
	    return count;
	}
	if (num >= EINT_MAX_CHANNEL) {
		printk("invalid EINT number:%d \n", num);
	} else {
		cur_eint_num = num;
	}

	return count;
}

DRIVER_ATTR(current_eint, 0664, cur_eint_show, cur_eint_store);

/*
 * cur_eint_sens_show: To show cur_eint_num sens.
 */
static ssize_t cur_eint_sens_show(struct device_driver *driver, char *buf)
{
	unsigned int sens = mt_eint_get_sens(cur_eint_num);
	return snprintf(buf, PAGE_SIZE, "%d\n", sens);
}

/*
 * cur_eint_sens_store: To set cur_eint_num sens.
 */
static ssize_t cur_eint_sens_store(struct device_driver *driver,
				   const char *buf, size_t count)
{
	char *p = (char *)buf;
	int sens;

	sens = simple_strtoul(p, &p, 10);
	if (sens == 1) {
		sens = MT65xx_LEVEL_SENSITIVE;
	} else if (sens == 0) {
		sens = MT65xx_EDGE_SENSITIVE;
		/* we will disable debounce once it is edge sensitive. */
		mt_eint_dis_debounce(cur_eint_num);
		printk
		    (KERN_CRIT"disable debounce due to setting debounce to edge sensitive eint_num:%d, deb_time:%d, sens:%d\n",
		     cur_eint_num, EINT_FUNC.deb_time[cur_eint_num], sens);
	} else {
		printk("invalid sensitivity value %d\n", sens);
		return count;
	}

	if(mt_eint_get_mask(cur_eint_num)) {
		mt65xx_eint_set_sens(cur_eint_num, sens);
	} else {
		mt65xx_eint_mask(cur_eint_num);
		mt65xx_eint_set_sens(cur_eint_num, sens);
		mt65xx_eint_unmask(cur_eint_num);
	}

	return count;
}

DRIVER_ATTR(current_eint_sens, 0644, cur_eint_sens_show, cur_eint_sens_store);

/*
 * cur_eint_pol_show: To show cur_eint_num pol.
 */
static ssize_t cur_eint_pol_show(struct device_driver *driver, char *buf)
{
	unsigned int pol;

	pol = mt_eint_get_polarity(cur_eint_num);
	if (pol) {
		pol = MT65XX_EINT_POL_POS;
	} else {
		pol = MT65XX_EINT_POL_NEG;
	}

	return snprintf(buf, PAGE_SIZE, "%d\n", pol);
}

/*
 * cur_eint_pol_store: To set cur_eint_num pol.
 */
static ssize_t cur_eint_pol_store(struct device_driver *driver, const char *buf,
				  size_t count)
{
	char *p = (char *)buf;
	int pol;

	pol = simple_strtoul(p, &p, 10);
	if (pol == 1) {
		pol = MT65XX_EINT_POL_POS;
	} else if (pol == 0) {
		pol = MT65XX_EINT_POL_NEG;
	} else {
		printk("invalid polarity value: %d\n", pol);
		return count;
	}

	if(mt_eint_get_mask(cur_eint_num)) {
		mt65xx_eint_set_polarity(cur_eint_num, pol);
	} else {
		mt65xx_eint_mask(cur_eint_num);
		mt65xx_eint_set_polarity(cur_eint_num, pol);
		mt65xx_eint_unmask(cur_eint_num);
	}

	return count;
}

DRIVER_ATTR(current_eint_pol, 0644, cur_eint_pol_show, cur_eint_pol_store);

/*
 * cur_eint_deb_show: To show cur_eint_num debounce time.
 */
static ssize_t cur_eint_deb_show(struct device_driver *driver, char *buf)
{
	unsigned int dbnc, deb, base;
	base = (cur_eint_num / 4) * 4 + EINT_DBNC_BASE;

	if (cur_eint_num >= MAX_HW_DEBOUNCE_CNT)
		deb = EINT_FUNC.deb_time[cur_eint_num];
	else {
		dbnc = readl(base);
		dbnc = ((dbnc >> EINT_DBNC_SET_DBNC_BITS) >> ((cur_eint_num % 4) * 8) & EINT_DBNC);

		switch (dbnc) {
		case 0:
			deb = 0;	/* 0.5 actually, but we don't allow user to set. */
			dbgmsg(KERN_CRIT"ms should not be 0. eint_num:%d in %s\n",
			       cur_eint_num, __func__);
			break;
		case 1:
			deb = 1;
			break;
		case 2:
			deb = 16;
			break;
		case 3:
			deb = 32;
			break;
		case 4:
			deb = 64;
			break;
		case 5:
			deb = 128;
			break;
		case 6:
			deb = 256;
			break;
		case 7:
			deb = 512;
			break;
		default:
			deb = 0;
			printk("invalid deb time in the EIN_CON register, dbnc:%d, deb:%d\n", dbnc, deb);
			break;
		}
	}
	return snprintf(buf, PAGE_SIZE, "%d\n", deb);
}

/*
 * cur_eint_deb_store: To set cur_eint_num debounce time.
 */
static ssize_t cur_eint_deb_store(struct device_driver *driver, const char *buf,
				  size_t count)
{
	char *p = (char *)buf;
	unsigned int deb;

	deb = simple_strtoul(p, &p, 10);
	mt65xx_eint_set_hw_debounce(cur_eint_num, deb);

	return count;
}

DRIVER_ATTR(current_eint_deb, 0644, cur_eint_deb_show, cur_eint_deb_store);

/*
 * cur_eint_deb_en_show: To show cur_eint_num debounce enable or disable.
 */
static ssize_t cur_eint_deb_en_show(struct device_driver *driver, char *buf)
{
	unsigned int base, val, en;
	if (cur_eint_num < MAX_HW_DEBOUNCE_CNT) {
		base = (cur_eint_num / 4) * 4 + EINT_DBNC_BASE;
		val = readl(base);
		val = val >> ((cur_eint_num % 4) * 8);
		if (val & EINT_DBNC_EN_BIT) {
			en = 1;
		} else {
			en = 0;
		}
	} else {
		en = EINT_FUNC.is_deb_en[cur_eint_num];
	}
	return snprintf(buf, PAGE_SIZE, "%d\n", en);
}

/*
 * cur_eint_deb_en_store: To enable or disable cur_eint_num debounce.
 */
static ssize_t cur_eint_deb_en_store(struct device_driver *driver,
				     const char *buf, size_t count)
{
	char *p = (char *)buf;
	unsigned int en;

	en = simple_strtoul(p, &p, 10);

	if (en != 1 && en != 0) {
		printk("invalid debounce-enable value: %d\n", en);
	} else {
		mt65xx_eint_mask(cur_eint_num);
		if (cur_eint_num < MAX_HW_DEBOUNCE_CNT) {
			/* HW debounce */
			if (en && mt_can_en_debounce(cur_eint_num))
				mt_eint_en_hw_debounce(cur_eint_num);
			else
				mt_eint_dis_hw_debounce(cur_eint_num);
		} else {
			/* SW debounce */
			if (en && mt_can_en_debounce(cur_eint_num))
				mt_eint_en_sw_debounce(cur_eint_num);
			else
				mt_eint_dis_sw_debounce(cur_eint_num);
		}
		mt65xx_eint_unmask(cur_eint_num);
	}

	return count;
}

DRIVER_ATTR(current_eint_deb_en, 0644, cur_eint_deb_en_show,
	    cur_eint_deb_en_store);
#if defined(EINT_TEST)
static ssize_t cur_eint_soft_set_show(struct device_driver *driver, char *buf)
{
	unsigned int ret = EINT_FUNC.softisr_called[cur_eint_num];
	/* reset to 0 for the next testing. */
	EINT_FUNC.softisr_called[cur_eint_num] = 0;
	return snprintf(buf, PAGE_SIZE, "%d\n", ret);
}
/*
 * set 1 to trigger and set 0 to clr this interrupt
 */
static ssize_t cur_eint_soft_set_store(struct device_driver *driver, const char *buf, size_t count)
{
    char *p = (char *)buf;
    unsigned int num;

    num = simple_strtoul(p, &p, 10);
    if (num == 1) {
#if defined(CONFIG_MT6585_FPGA)||defined(CONFIG_MT6589_FPGA)
	mt_eint_emu_set(cur_eint_num);
#else
        mt_eint_soft_set(cur_eint_num);
#endif
    } else if (num == 0) {
#if defined(CONFIG_MT6585_FPGA)||defined(CONFIG_MT6589_FPGA)
	mt_eint_emu_clr(cur_eint_num);
#else
        mt_eint_soft_clr(cur_eint_num);
#endif
    } else {
        printk("invalid number:%d it should be 1 to trigger interrupt or 0 to clr.\n", num);
    }

    return count;
}
DRIVER_ATTR(current_eint_soft_set, 0664, cur_eint_soft_set_show, cur_eint_soft_set_store);
void mt_eint_soft_isr(void)
{
	EINT_FUNC.softisr_called[cur_eint_num] = 1;
	dbgmsg(KERN_DEBUG"in mt_eint_soft_isr\n");
#if defined(CONFIG_MT6585_FPGA)||defined(CONFIG_MT6589_FPGA)
	mt_eint_emu_clr(cur_eint_num);
#else
	mt_eint_soft_clr(cur_eint_num);
#endif
	return;
}
static ssize_t cur_eint_reg_isr_show(struct device_driver *driver, char *buf)
{
	/* if ISR has been registered return 1
	 * else return 0
	 */
	unsigned int sens, pol, deb, autounmask, base, dbnc;
	base = (cur_eint_num / 4) * 4 + EINT_DBNC_BASE;
	sens = mt_eint_get_sens(cur_eint_num);
	pol = mt_eint_get_polarity(cur_eint_num);
	autounmask = EINT_FUNC.eint_auto_umask[cur_eint_num];

	if (cur_eint_num >= MAX_HW_DEBOUNCE_CNT)
		deb = EINT_FUNC.deb_time[cur_eint_num];
	else {
		dbnc = readl(base);
		dbnc = ((dbnc >> EINT_DBNC_SET_DBNC_BITS) >> ((cur_eint_num % 4) * 8) & EINT_DBNC);

		switch (dbnc) {
		case 0:
			deb = 0;/* 0.5 actually, but we don't allow user to set. */
			dbgmsg(KERN_DEBUG"ms should not be 0. eint_num:%d in %s\n",
			       cur_eint_num, __func__);
			break;
		case 1:
			deb = 1;
			break;
		case 2:
			deb = 16;
			break;
		case 3:
			deb = 32;
			break;
		case 4:
			deb = 64;
			break;
		case 5:
			deb = 128;
			break;
		case 6:
			deb = 256;
			break;
		case 7:
			deb = 512;
			break;
		default:
			deb = 0;
			printk("invalid deb time in the EIN_CON register, dbnc:%d, deb:%d\n", dbnc, deb);
			break;
		}
	}
	dbgmsg("sens:%d, pol:%d, deb:%d, isr:%p, autounmask:%d\n", sens, pol, deb, EINT_FUNC.eint_func[cur_eint_num], autounmask);
	return snprintf(buf, PAGE_SIZE, "%d\n", deb);
}
static ssize_t cur_eint_reg_isr_store(struct device_driver *driver,
				     const char *buf, size_t count)
{
	/* Get eint number */
	char *p = (char *)buf;
	unsigned int num;
	num = simple_strtoul(p, &p, 10);
	if (num != 1) {
		//dbgmsg("Unregister soft isr\n");
		printk("Unregister soft isr\n");
		mt65xx_eint_mask(cur_eint_num);
	} else {
		/* register its ISR: mt_eint_soft_isr */
		/* level, high, deb time: 64ms, not auto unmask */
		mt65xx_eint_set_sens(cur_eint_num, MT65xx_LEVEL_SENSITIVE); 
		mt65xx_eint_set_hw_debounce(cur_eint_num, EINT_FUNC.deb_time[cur_eint_num] );
		mt65xx_eint_registration(cur_eint_num, 1, MT65XX_EINT_POL_POS, mt_eint_soft_isr, 0);
	}
	return count;
}
DRIVER_ATTR(current_eint_reg_isr, 0644, cur_eint_reg_isr_show, cur_eint_reg_isr_store);

void mt_eint_test(void)
{
    int cur_eint_num = 200;
    int sens = 1;
    int pol = 1;
    int is_en_db = 0;
    int is_auto_umask = 0;

    mt65xx_eint_mask(cur_eint_num);
    mt65xx_eint_set_polarity(cur_eint_num, pol);
    mt65xx_eint_set_sens(cur_eint_num, sens);
    mt65xx_eint_registration(cur_eint_num, is_en_db , pol, mt_eint_soft_isr, is_auto_umask);
    mt65xx_eint_unmask(cur_eint_num);
    mt_eint_soft_set(cur_eint_num);
}

#endif /*!EINT_TEST */
/*
 * mt_eint_setdomain0: set all eint_num to domain 0.
 */
void mt_eint_setdomain0(void)
{
	unsigned int base;
	unsigned int val = 0xFFFFFFFF, ap_cnt = (EINT_MAX_CHANNEL / 32), i;
	dbgmsg(KERN_DEBUG"[EINT] cnt:%d\n", ap_cnt);

	base = EINT_D0_EN_BASE;
	for (i = 0; i < ap_cnt; i++) {
		mt65xx_reg_sync_writel(val, base + (i * 4));
		dbgmsg(KERN_DEBUG"[EINT] domain addr:%x = %x\n", base, readl(base));
	}
	base = PMIC_EINT_D0_EN_BASE;
	mt65xx_reg_sync_writel(val, base);
	dbgmsg(KERN_DEBUG"[EINT] domain addr:%x = %x\n", base, readl(base));
}

typedef struct{
  char  name[24];
  int   eint_num;
  int   eint_deb;
  int   eint_pol;
  int   eint_sens;
  int   socket_type;
}MD_SIM_HOTPLUG_INFO;

#define MD_SIM_MAX 16
MD_SIM_HOTPLUG_INFO md_sim_info[MD_SIM_MAX];
unsigned int md_sim_counter = 0;

int get_eint_attribute(char *name, unsigned int name_len, unsigned int type, char *result, unsigned int *len)
{
    int i;
    int ret = 0;
    int *sim_info = (int *)result;
    printk("in %s\n",__func__);
    printk("[EINT]CUST_EINT_MD1_CNT:%d,CUST_EINT_MD2_CNT:%d\n",CUST_EINT_MD1_CNT,CUST_EINT_MD2_CNT);
    printk("query info: name:%s, type:%d, len:%d\n", name,type,name_len);
    if (len == NULL || name == NULL || result == NULL)
    	return ERR_SIM_HOT_PLUG_NULL_POINTER;

    for (i = 0; i < md_sim_counter; i++){
        printk("compare string:%s\n", md_sim_info[i].name);
        if (!strncmp(name, md_sim_info[i].name, name_len))
        {
            switch(type)
            {
                case SIM_HOT_PLUG_EINT_NUMBER:
                    *len = sizeof(md_sim_info[i].eint_num);
                    memcpy(sim_info, &md_sim_info[i].eint_num, *len);
                    printk("[EINT]eint_num:%d\n", md_sim_info[i].eint_num);
                    break;

                case SIM_HOT_PLUG_EINT_DEBOUNCETIME:
                    *len = sizeof(md_sim_info[i].eint_deb);
                    memcpy(sim_info, &md_sim_info[i].eint_deb, *len);
                    printk("[EINT]eint_deb:%d\n", md_sim_info[i].eint_deb);
                    break;

                case SIM_HOT_PLUG_EINT_POLARITY:
                    *len = sizeof(md_sim_info[i].eint_pol);
                    memcpy(sim_info, &md_sim_info[i].eint_pol, *len);
                    printk("[EINT]eint_pol:%d\n", md_sim_info[i].eint_pol);
                    break;

                case SIM_HOT_PLUG_EINT_SENSITIVITY:
                    *len = sizeof(md_sim_info[i].eint_sens);
                    memcpy(sim_info, &md_sim_info[i].eint_sens, *len);
                    printk("[EINT]eint_sens:%d\n", md_sim_info[i].eint_sens);
                    break;

                case SIM_HOT_PLUG_EINT_SOCKETTYPE:
                    *len = sizeof(md_sim_info[i].socket_type);
                    memcpy(sim_info, &md_sim_info[i].socket_type, *len);
                    printk("[EINT]socket_type:%d\n", md_sim_info[i].socket_type);
                    break;
  
                default:
                    ret = ERR_SIM_HOT_PLUG_QUERY_TYPE;
                    *len = sizeof(int);
                    memset(sim_info, 0xff, *len);
                    break;
            }
            return ret;
        }
    }

    *len = sizeof(int);
    memset(sim_info, 0xff, *len);
 
    return ERR_SIM_HOT_PLUG_QUERY_STRING;
}
int get_type(char *name)
{

        int type1 = 0x0;
        int type2 = 0x0;
#if defined(MTK_SIM1_SOCKET_TYPE) || defined(MTK_SIM2_SOCKET_TYPE)
    char *p;
#endif

#ifdef MTK_SIM1_SOCKET_TYPE
    p = (char *)MTK_SIM1_SOCKET_TYPE;
    type1 = simple_strtoul(p, &p, 10);
#endif
#ifdef MTK_SIM2_SOCKET_TYPE
    p = (char *)MTK_SIM2_SOCKET_TYPE;
    type2 = simple_strtoul(p, &p, 10);
#endif
    if (!strncmp(name, "MD1_SIM1_HOT_PLUG_EINT", strlen("MD1_SIM1_HOT_PLUG_EINT")))
        return type1;
    else if (!strncmp(name, "MD1_SIM1_HOT_PLUG_EINT", strlen("MD1_SIM1_HOT_PLUG_EINT")))
        return type1;
    else if (!strncmp(name, "MD2_SIM2_HOT_PLUG_EINT", strlen("MD2_SIM2_HOT_PLUG_EINT")))
        return type2;
    else if (!strncmp(name, "MD2_SIM2_HOT_PLUG_EINT", strlen("MD2_SIM2_HOT_PLUG_EINT")))
        return type2;
    else 
        return 0;
}

void setup_MD_eint(void)
{
 printk("[EINT]CUST_EINT_MD1_CNT:%d,CUST_EINT_MD2_CNT:%d\n",CUST_EINT_MD1_CNT,CUST_EINT_MD2_CNT);

#ifdef MD_EINT
#if defined(CUST_EINT_MD1_0_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD1_0_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD1_0_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD1_0_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD1_0_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD1_0_DEBOUNCE_CN;
        printk("[EINT] MD1 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD1 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#if defined(CUST_EINT_MD1_1_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD1_1_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD1_1_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD1_1_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD1_1_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD1_1_DEBOUNCE_CN;
        printk("[EINT] MD1 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD1 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#if defined(CUST_EINT_MD1_2_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD1_2_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD1_2_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD1_2_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD1_2_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD1_2_DEBOUNCE_CN;
        printk("[EINT] MD1 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD1 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#if defined(CUST_EINT_MD1_3_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD1_3_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD1_3_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD1_3_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD1_3_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD1_3_DEBOUNCE_CN;
        printk("[EINT] MD1 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD1 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#if defined(CUST_EINT_MD1_4_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD1_4_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD1_4_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD1_4_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD1_4_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD1_4_DEBOUNCE_CN;
        printk("[EINT] MD1 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD1 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif

#if defined(CUST_EINT_MD2_0_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD2_0_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD2_0_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD2_0_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD2_0_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD2_0_DEBOUNCE_CN;
        printk("[EINT] MD2 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD2 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#if defined(CUST_EINT_MD2_1_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD2_1_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD2_1_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD2_1_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD2_1_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD2_1_DEBOUNCE_CN;
        printk("[EINT] MD2 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD2 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#if defined(CUST_EINT_MD2_2_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD2_2_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD2_2_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD2_2_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD2_2_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD2_2_DEBOUNCE_CN;
        dbgmsg("[EINT] MD2 name = %s\n", md_sim_info[md_sim_counter].name);
        dbgmsg("[EINT] MD2 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#if defined(CUST_EINT_MD2_3_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD2_3_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD2_3_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD2_3_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD2_3_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD2_3_DEBOUNCE_CN;
        printk("[EINT] MD2 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD2 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#if defined(CUST_EINT_MD2_4_NAME)
        sprintf(md_sim_info[md_sim_counter].name, CUST_EINT_MD2_4_NAME);
        md_sim_info[md_sim_counter].eint_num = CUST_EINT_MD2_4_NUM;
        md_sim_info[md_sim_counter].eint_pol= CUST_EINT_MD2_4_POLARITY;
        md_sim_info[md_sim_counter].eint_sens = CUST_EINT_MD2_4_SENSITIVE;
        md_sim_info[md_sim_counter].socket_type = get_type(md_sim_info[md_sim_counter].name);
        md_sim_info[md_sim_counter].eint_deb = CUST_EINT_MD2_4_DEBOUNCE_CN;
        printk("[EINT] MD2 name = %s\n", md_sim_info[md_sim_counter].name);
        printk("[EINT] MD2 type = %d\n", md_sim_info[md_sim_counter].socket_type);
        md_sim_counter++;
#endif
#endif //MD_EINT
}
static int use_pmic_eint = 0;
static void mt_eint_enable_pmic(void )
{
        unsigned int value;
        if (use_pmic_eint == 0){
            pwrap_read(PMIC_WRP_CKPDN,&value);
            pwrap_write(PMIC_WRP_CKPDN,value & (~(0x1<<5)));
            use_pmic_eint = 1;
        }
        dsb();
}
#if 0
static void mt_eint_disable_pmic(void)
{
        unsigned int value;
        if (use_pmic_eint == 1){
            pwrap_read(PMIC_WRP_CKPDN,&value);
            pwrap_write(PMIC_WRP_CKPDN,value | (0x1<<5));
            use_pmic_eint = 0;
        }
        dsb();
}
#endif
/*
 * mt_eint_init: initialize EINT driver.
 * Always return 0.
 */
int mt_eint_init(void)
{
	unsigned int i;
	int ret;

	/* assign to domain 0 for AP */
	mt_eint_setdomain0();
	wake_lock_init(&EINT_suspend_lock, WAKE_LOCK_SUSPEND, "EINT wakelock");
        setup_MD_eint();
        mt_eint_enable_pmic();
	for (i = 0; i < EINT_MAX_CHANNEL; i++) {
		EINT_FUNC.eint_func[i] = NULL;
		EINT_FUNC.is_deb_en[i] = 0;
		EINT_FUNC.deb_time[i] = 0;
#ifndef CTP
		EINT_FUNC.eint_sw_deb_timer[i].expires = 0;
		EINT_FUNC.eint_sw_deb_timer[i].data = 0;
		EINT_FUNC.eint_sw_deb_timer[i].function = NULL;
#if defined(EINT_TEST)
		EINT_FUNC.softisr_called[i] = 0;
#endif
#endif				/*!CTP */
	}


	/* normal EINT IRQ registration */
	if (request_irq(EINT_IRQ, mt_eint_isr, IRQF_TRIGGER_HIGH, "EINT", NULL)) {
		printk(KERN_ERR "EINT IRQ LINE NOT AVAILABLE!!\n");
	}

	ret = driver_register(&mt_eint_drv.driver);
	if (ret) {
		printk(KERN_ERR"fail to register mt_eint_drv\n");
	}

	ret = driver_create_file(&mt_eint_drv.driver, &driver_attr_current_eint);
	ret |= driver_create_file(&mt_eint_drv.driver, &driver_attr_current_eint_sens);
	ret |= driver_create_file(&mt_eint_drv.driver, &driver_attr_current_eint_pol);
	ret |= driver_create_file(&mt_eint_drv.driver, &driver_attr_current_eint_deb);
	ret |= driver_create_file(&mt_eint_drv.driver, &driver_attr_current_eint_deb_en);
#if defined(EINT_TEST)
	ret |= driver_create_file(&mt_eint_drv.driver, &driver_attr_current_eint_soft_set);
	ret |= driver_create_file(&mt_eint_drv.driver, &driver_attr_current_eint_reg_isr);
#endif
	if (ret) {
		printk(KERN_ERR"fail to create mt_eint sysfs files\n");
	}

	return 0;
}


/*
 * mt_eint_print_status: Print the EINT status register.
 */
void mt_eint_print_status(void)
{
    unsigned int status,index;
    unsigned int offset,reg_base,status_check;
    printk(KERN_DEBUG"EINT_STA:");
     for (reg_base = 0; reg_base < EINT_MAX_CHANNEL; reg_base+=32) {
            /* read status register every 32 interrupts */
            status = mt_eint_get_status(reg_base);
            if(status){
                //dbgmsg(KERN_DEBUG"EINT Module - index:%d,EINT_STA = 0x%x\n",
                //  reg_base, status);
            }
            else{
                continue;
            }
            for(offset = 0; offset < 32; offset++){
                index = reg_base + offset;
                if (index >= EINT_MAX_CHANNEL) break;

                status_check = status & (1 << offset);
                if (status_check) 
                        printk(KERN_DEBUG" %d",index);
            }

    }
    printk(KERN_DEBUG"\n");
}


arch_initcall(mt_eint_init);

EXPORT_SYMBOL(mt65xx_eint_registration);
EXPORT_SYMBOL(mt65xx_eint_set_hw_debounce);
EXPORT_SYMBOL(mt65xx_eint_set_polarity);
EXPORT_SYMBOL(mt65xx_eint_set_sens);
EXPORT_SYMBOL(mt65xx_eint_mask);
EXPORT_SYMBOL(mt65xx_eint_unmask);
EXPORT_SYMBOL(mt_eint_print_status);
#if defined(EINT_TEST)
EXPORT_SYMBOL(mt_eint_test);
EXPORT_SYMBOL(mt_eint_emu_set);
#endif
