
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010228                       # Number of seconds simulated
sim_ticks                                 10227884500                       # Number of ticks simulated
final_tick                                10227884500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224940                       # Simulator instruction rate (inst/s)
host_op_rate                                   224938                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              261325436                       # Simulator tick rate (ticks/s)
host_mem_usage                                 172788                       # Number of bytes of host memory used
host_seconds                                    39.14                       # Real time elapsed on the host
sim_insts                                     8803354                       # Number of instructions simulated
sim_ops                                       8803354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10227884500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1858176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           61120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1919296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1858176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1858176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            29034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            53                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 53                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          181677452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5975820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             187653273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     181677452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        181677452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          331642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               331642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          331642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         181677452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5975820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            187984915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28600                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1462592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  456768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1768512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1919360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1830400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7137                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   935                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              540                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10227874000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.979250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.045030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.119989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2308     23.02%     23.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2886     28.79%     51.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1225     12.22%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1089     10.86%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          837      8.35%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          616      6.15%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          373      3.72%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          328      3.27%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          362      3.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10024                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.882067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.159726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.825792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1207     73.37%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           430     26.14%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3      0.18%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.798176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.755398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.233897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1098     66.75%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      2.61%     69.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              319     19.39%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              121      7.36%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      3.16%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.67%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1645                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    428353750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               856847500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18743.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37493.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    187.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17188                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23264                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     174566.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62196540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33046860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               149418780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              132332220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         373701120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            512993730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9717600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1399607640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       149100000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1358739420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4180853910                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            408.770153                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9077733500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      7837250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     158188000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5619997500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    388215000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     984125750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3069521000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9446220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4994220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13744500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               11912040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         335593440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            678970890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             31484640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       589456950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       470614560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1485988320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3632431110                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            355.149798                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           8656172500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     66360750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     142098000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6138191250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1225612500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1363000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1292622000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10227884500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1455089                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1070237                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            203478                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1332546                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  808307                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.658844                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  105172                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              18776                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3895                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          298                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1245433                       # DTB read hits
system.cpu.dtb.read_misses                         31                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  1245464                       # DTB read accesses
system.cpu.dtb.write_hits                      772211                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  772217                       # DTB write accesses
system.cpu.dtb.data_hits                      2017644                       # DTB hits
system.cpu.dtb.data_misses                         37                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2017681                       # DTB accesses
system.cpu.itb.fetch_hits                     6188448                       # ITB hits
system.cpu.itb.fetch_misses                        65                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 6188513                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                  5471                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10227884500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         20456012                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7126075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       10909085                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1455089                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             932255                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11219906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  407184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1057                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   6188448                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 69534                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           18550691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.588069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.799556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11324342     61.05%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3543613     19.10%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3682736     19.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             18550691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.071133                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.533295                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1993218                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              11539215                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    604436                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4256744                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 157078                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               776933                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 50666                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                9484219                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1878                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 157078                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2078682                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9315362                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         188153                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    940848                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5870568                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                9303504                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               2051404                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      9                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   8970                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             7248574                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13623301                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13494372                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            112943                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6967320                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   281254                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              30932                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10417                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8212167                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1258564                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              774932                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              4404                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8931126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15364                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8936760                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3949                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          143135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        55040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      18550691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.481748                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.560324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10210302     55.04%     55.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7744018     41.75%     96.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              596371      3.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        18550691                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  948996     99.76%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1458      0.15%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   820      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                69      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6777490     75.84%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65785      0.74%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               31373      0.35%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                4204      0.05%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                8337      0.09%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               8560      0.10%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1468      0.02%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                252      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1247548     13.96%     91.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              756704      8.47%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           16744      0.19%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18226      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8936760                       # Type of FU issued
system.cpu.iq.rate                           0.436877                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      951276                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.106445                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           37198828                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8999212                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8783964                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180608                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              90415                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        88451                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9796523                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   91444                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3304                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        38019                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9562                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1503                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 157078                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   20886                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3156                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9103251                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             70851                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1258564                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               774932                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              10417                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3150                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          65176                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        93480                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               158656                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8894507                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1245464                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42253                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        156761                       # number of nop insts executed
system.cpu.iew.exec_refs                      2017681                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1170750                       # Number of branches executed
system.cpu.iew.exec_stores                     772217                       # Number of stores executed
system.cpu.iew.exec_rate                     0.434811                       # Inst execution rate
system.cpu.iew.wb_sent                        8872509                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8872415                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2239325                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2308935                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.433731                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.969852                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          149141                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            157013                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     18393328                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.486810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.563799                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10065039     54.72%     54.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      7702518     41.88%     96.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       625771      3.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18393328                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              8954060                       # Number of instructions committed
system.cpu.commit.committedOps                8954060                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1985915                       # Number of memory references committed
system.cpu.commit.loads                       1220545                       # Number of loads committed
system.cpu.commit.membars                        4946                       # Number of memory barriers committed
system.cpu.commit.branches                    1156178                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      87943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8635183                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90993                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       150718      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6693535     74.75%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65686      0.73%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          30763      0.34%     77.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           3934      0.04%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           8299      0.09%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          8547      0.10%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1468      0.02%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           248      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1209033     13.50%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         747145      8.34%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16458      0.18%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18226      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8954060                       # Class of committed instruction
system.cpu.commit.bw_lim_events                625771                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     26869952                       # The number of ROB reads
system.cpu.rob.rob_writes                    18363765                       # The number of ROB writes
system.cpu.timesIdled                           22036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1905321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     8803354                       # Number of Instructions Simulated
system.cpu.committedOps                       8803354                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.323661                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.323661                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.430355                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.430355                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13222540                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6966052                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    111037                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    59861                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   46702                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9896                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10227884500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               217                       # number of replacements
system.cpu.dcache.tags.tagsinuse           639.709393                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.069124                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   639.709393                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.624716                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.624716                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          738                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4012947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4012947                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10227884500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1234776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1234776                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       759544                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         759544                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4944                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4946                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1994320                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1994320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1994320                       # number of overall hits
system.cpu.dcache.overall_hits::total         1994320                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           904                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          880                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1784                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1784                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1784                       # number of overall misses
system.cpu.dcache.overall_misses::total          1784                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     70350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     70350000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     68117000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68117000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       128500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       128500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    138467000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    138467000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    138467000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    138467000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1235680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1235680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       760424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       760424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1996104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1996104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1996104                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1996104                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000732                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001157                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000894                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77820.796460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77820.796460                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77405.681818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77405.681818                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        64250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        64250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77616.031390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77616.031390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77616.031390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77616.031390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           53                       # number of writebacks
system.cpu.dcache.writebacks::total                53                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          211                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          620                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          831                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          831                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          693                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          953                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     52936500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52936500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23319500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23319500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       126500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       126500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     76256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     76256000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76256000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000477                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000477                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000477                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000477                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76387.445887                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76387.445887                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 89690.384615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89690.384615                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        63250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80016.789087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80016.789087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80016.789087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80016.789087                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10227884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             28547                       # number of replacements
system.cpu.icache.tags.tagsinuse           467.020914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1800976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             28547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             63.088100                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   467.020914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.912150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.912150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12405930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12405930                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10227884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      6155488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6155488                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       6155488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6155488                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      6155488                       # number of overall hits
system.cpu.icache.overall_hits::total         6155488                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        32960                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32960                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        32960                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32960                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        32960                       # number of overall misses
system.cpu.icache.overall_misses::total         32960                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1883896500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1883896500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1883896500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1883896500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1883896500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1883896500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      6188448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6188448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      6188448                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6188448                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      6188448                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6188448                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005326                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005326                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57157.054005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57157.054005                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57157.054005                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57157.054005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57157.054005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57157.054005                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        28547                       # number of writebacks
system.cpu.icache.writebacks::total             28547                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3925                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3925                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3925                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3925                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3925                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3925                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        29035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        29035                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        29035                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        29035                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        29035                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        29035                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1655933000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1655933000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1655933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1655933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1655933000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1655933000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004692                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004692                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004692                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004692                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57032.305838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57032.305838                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57032.305838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57032.305838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57032.305838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57032.305838                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         58754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        28765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10227884500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           53                       # Transaction distribution
system.membus.trans_dist::WritebackClean        28547                       # Transaction distribution
system.membus.trans_dist::CleanEvict              164                       # Transaction distribution
system.membus.trans_dist::ReadExReq               260                       # Transaction distribution
system.membus.trans_dist::ReadExResp              260                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          29035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        86616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  88743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3685184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3749696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29990                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005774                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   29989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               29990                       # Request fanout histogram
system.membus.reqLayer0.occupancy           177933500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          152144750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5181500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
