Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Fri Nov 13 11:52:12 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.970        0.000                      0                 9593        0.019        0.000                      0                 9573        1.833        0.000                       0                  3873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         
clk_pl_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.970        0.000                      0                 8569        0.020        0.000                      0                 8569        1.833        0.000                       0                  3436  
clk_pl_1           17.088        0.000                      0                  706        0.019        0.000                      0                  706        9.427        0.000                       0                   437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0           19.473        0.000                      0                   10                                                                        
clk_pl_0      clk_pl_1            6.217        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 4.446        0.000                      0                  121        0.260        0.000                      0                  121  
**async_default**  clk_pl_1           clk_pl_1                18.224        0.000                      0                  177        0.159        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[2]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.891ns (32.329%)  route 1.865ns (67.671%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.765     1.972    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.070 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/Q
                         net (fo=6, routed)           0.297     2.367    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[3]
    SLICE_X4Y33          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.518 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.108     2.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.666 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5/O
                         net (fo=4, routed)           0.234     2.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5_n_0
    SLICE_X4Y34          LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     3.042 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=15, routed)          0.307     3.349    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X3Y33          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     3.544 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_11/O
                         net (fo=3, routed)           0.219     3.763    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_11_n_0
    SLICE_X3Y34          LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     3.912 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.106     4.018    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[2]_INST_0_i_1_n_0
    SLICE_X3Y34          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     4.134 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[2]_INST_0/O
                         net (fo=2, routed)           0.594     4.728    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[2])
                                                     -0.675     7.698    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[1]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.726ns (27.977%)  route 1.869ns (72.023%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.765     1.972    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.070 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/Q
                         net (fo=6, routed)           0.297     2.367    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[3]
    SLICE_X4Y33          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.518 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.108     2.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.666 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5/O
                         net (fo=4, routed)           0.234     2.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5_n_0
    SLICE_X4Y34          LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     3.042 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=15, routed)          0.263     3.305    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y33          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.084     3.389 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8/O
                         net (fo=4, routed)           0.165     3.554    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8_n_0
    SLICE_X4Y34          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     3.702 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.239     3.941    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[1]_INST_0_i_1_n_0
    SLICE_X3Y33          LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     4.004 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[1]_INST_0/O
                         net (fo=2, routed)           0.563     4.567    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[1])
                                                     -0.665     7.708    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.708    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[3]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.804ns (31.175%)  route 1.775ns (68.825%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.765     1.972    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.070 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/Q
                         net (fo=6, routed)           0.297     2.367    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[3]
    SLICE_X4Y33          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.518 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.108     2.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.666 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5/O
                         net (fo=4, routed)           0.234     2.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5_n_0
    SLICE_X4Y34          LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     3.042 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=15, routed)          0.307     3.349    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X3Y33          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     3.544 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_11/O
                         net (fo=3, routed)           0.214     3.758    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_11_n_0
    SLICE_X3Y34          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.874 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.109     3.983    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0_i_1_n_0
    SLICE_X3Y32          LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     4.045 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0/O
                         net (fo=2, routed)           0.506     4.551    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[3])
                                                     -0.678     7.695    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[5]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.755ns (29.713%)  route 1.786ns (70.287%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.765     1.972    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.070 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/Q
                         net (fo=6, routed)           0.297     2.367    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[3]
    SLICE_X4Y33          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.518 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.108     2.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.666 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5/O
                         net (fo=4, routed)           0.234     2.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5_n_0
    SLICE_X4Y34          LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     3.042 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=15, routed)          0.263     3.305    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y33          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.084     3.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8/O
                         net (fo=4, routed)           0.189     3.578    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8_n_0
    SLICE_X3Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.755 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.165     3.920    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_4_n_0
    SLICE_X3Y32          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     3.983 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[5]_INST_0/O
                         net (fo=2, routed)           0.530     4.513    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[5])
                                                     -0.669     7.704    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[0]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.707ns (28.359%)  route 1.786ns (71.641%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.638ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.752     1.959    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X4Y34          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.056 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[67]/Q
                         net (fo=30, routed)          0.508     2.564    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awsize[0]
    SLICE_X1Y33          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     2.731 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][30]_srl32_i_2/O
                         net (fo=2, routed)           0.171     2.902    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][30]_srl32_i_2_n_0
    SLICE_X2Y33          LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.080 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][30]_srl32_i_1/O
                         net (fo=3, routed)           0.288     3.368    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[27]
    SLICE_X4Y34          LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     3.434 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.112     3.546    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[3]_INST_0_i_4_n_0
    SLICE_X4Y33          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     3.647 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.053     3.700    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[0]_INST_0_i_1_n_0
    SLICE_X4Y33          LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     3.798 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[0]_INST_0/O
                         net (fo=2, routed)           0.654     4.452    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[0])
                                                     -0.694     7.679    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[6]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.772ns (32.086%)  route 1.634ns (67.914%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.765     1.972    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.070 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/Q
                         net (fo=6, routed)           0.297     2.367    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[3]
    SLICE_X4Y33          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.518 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.108     2.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.666 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5/O
                         net (fo=4, routed)           0.234     2.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5_n_0
    SLICE_X4Y34          LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     3.042 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=15, routed)          0.263     3.305    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y33          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.084     3.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8/O
                         net (fo=4, routed)           0.189     3.578    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8_n_0
    SLICE_X3Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.755 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.165     3.920    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_4_n_0
    SLICE_X3Y32          LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[6]_INST_0/O
                         net (fo=2, routed)           0.378     4.378    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[6])
                                                     -0.738     7.635    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[7]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.732ns (31.175%)  route 1.616ns (68.825%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.765     1.972    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.070 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/Q
                         net (fo=6, routed)           0.297     2.367    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[3]
    SLICE_X4Y33          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.518 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.108     2.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.666 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5/O
                         net (fo=4, routed)           0.234     2.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5_n_0
    SLICE_X4Y34          LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     3.042 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=15, routed)          0.263     3.305    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y33          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.084     3.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8/O
                         net (fo=4, routed)           0.189     3.578    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8_n_0
    SLICE_X3Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.755 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.107     3.862    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     3.902 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0/O
                         net (fo=2, routed)           0.418     4.320    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[7])
                                                     -0.724     7.649    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[4]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.731ns (31.014%)  route 1.626ns (68.986%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.351 - 6.666 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.765     1.972    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[93]_0
    SLICE_X6Y34          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.070 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[79]/Q
                         net (fo=6, routed)           0.297     2.367    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_axi_awlen_ii[3]
    SLICE_X4Y33          LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     2.518 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.108     2.626    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     2.666 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5/O
                         net (fo=4, routed)           0.234     2.900    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[4]_INST_0_i_5_n_0
    SLICE_X4Y34          LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     3.042 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_1/O
                         net (fo=15, routed)          0.263     3.305    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/in[31]
    SLICE_X4Y33          LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.084     3.389 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8/O
                         net (fo=4, routed)           0.189     3.578    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_8_n_0
    SLICE_X3Y34          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.755 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_4/O
                         net (fo=4, routed)           0.116     3.871    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[7]_INST_0_i_4_n_0
    SLICE_X3Y32          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     3.910 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awlen[4]_INST_0/O
                         net (fo=2, routed)           0.419     4.329    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_awlen[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2AWLEN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.518     8.351    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.512    
                         clock uncertainty           -0.139     8.373    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2AWLEN[4])
                                                     -0.681     7.692    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.042ns (35.394%)  route 1.902ns (64.606%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.368 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.576ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[16])
                                                      0.748     2.696 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[16]
                         net (fo=9, routed)           1.408     4.104    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[16]
    SLICE_X4Y59          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.283 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=2, routed)           0.063     4.346    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg_1
    SLICE_X4Y59          LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     4.461 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1/O
                         net (fo=8, routed)           0.431     4.892    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X2Y60          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.535     8.368    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X2Y60          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/C
                         clock pessimism              0.102     8.470    
                         clock uncertainty           -0.139     8.331    
    SLICE_X2Y60          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     8.259    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.991ns (32.502%)  route 2.058ns (67.498%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 8.383 - 6.666 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.638ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.576ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.741     1.948    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[5])
                                                      0.719     2.667 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[5]
                         net (fo=8, routed)           1.866     4.533    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[5]
    SLICE_X4Y59          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.707 f  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_i_2/O
                         net (fo=1, routed)           0.112     4.819    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg
    SLICE_X4Y59          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     4.917 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_i_1/O
                         net (fo=1, routed)           0.080     4.997    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/buffer_length_wren0
    SLICE_X4Y59          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.550     8.383    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X4Y59          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg/C
                         clock pessimism              0.102     8.485    
                         clock uncertainty           -0.139     8.346    
    SLICE_X4Y59          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     8.373    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                  3.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.874ns (routing 0.324ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.365ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.874     0.985    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.024 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[15]/Q
                         net (fo=1, routed)           0.034     1.058    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0[15]
    SLICE_X6Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.992     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[15]/C
                         clock pessimism             -0.139     0.991    
    SLICE_X6Y107         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.038    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.070ns (37.634%)  route 0.116ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.551ns (routing 0.576ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.638ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.551     1.718    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X9Y52          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.788 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[19]/Q
                         net (fo=3, routed)           0.116     1.904    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_slice[8]
    SLICE_X8Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.781     1.988    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/C
                         clock pessimism             -0.161     1.827    
    SLICE_X8Y51          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.882    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.069ns (37.297%)  route 0.116ns (62.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.552ns (routing 0.576ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.638ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.552     1.719    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y22          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.788 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=2, routed)           0.116     1.904    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[28]
    SLICE_X7Y23          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.779     1.986    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X7Y23          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/C
                         clock pessimism             -0.161     1.825    
    SLICE_X7Y23          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.880    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.881ns (routing 0.324ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.365ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.881     0.992    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y117         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/Q
                         net (fo=1, routed)           0.038     1.069    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[2]
    SLICE_X5Y117         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.001     1.139    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X5Y117         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/C
                         clock pessimism             -0.141     0.998    
    SLICE_X5Y117         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.045    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.875ns (routing 0.324ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.365ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.875     0.986    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y119         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.025 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/Q
                         net (fo=1, routed)           0.061     1.086    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[9]
    SLICE_X6Y118         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.002     1.140    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y118         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/C
                         clock pessimism             -0.128     1.012    
    SLICE_X6Y118         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.059    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.575ns (routing 0.576ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.638ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.575     1.742    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y134         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.811 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.195     2.006    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X1Y130         SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.851     2.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y130         SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.160     1.898    
    SLICE_X1Y130         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.080     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.069ns (26.744%)  route 0.189ns (73.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.578ns (routing 0.576ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.638ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.578     1.745    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y128         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.814 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.189     2.003    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X4Y132         SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.848     2.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y132         SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.160     1.895    
    SLICE_X4Y132         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.080     1.975    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.069ns (28.279%)  route 0.175ns (71.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.531ns (routing 0.576ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.638ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.531     1.698    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X14Y28         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.767 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.175     1.942    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X1Y4          RAMB36E2                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.900     2.107    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y4          RAMB36E2                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.164     1.943    
    RAMB36_X1Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                     -0.029     1.914    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.889ns (routing 0.324ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.365ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.889     1.000    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y25          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.039 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[29]/Q
                         net (fo=2, routed)           0.064     1.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[29]
    SLICE_X9Y24          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.023     1.161    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y24          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[29]/C
                         clock pessimism             -0.133     1.028    
    SLICE_X9Y24          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.075    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.070ns (33.654%)  route 0.138ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.533ns (routing 0.576ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.638ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.533     1.700    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X12Y24         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.770 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/Q
                         net (fo=2, routed)           0.138     1.908    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[27]
    SLICE_X8Y23          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.779     1.986    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y23          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[27]/C
                         clock pessimism             -0.161     1.825    
    SLICE_X8Y23          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.880    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB18_X1Y20  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y4   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y4   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y5   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y5   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB18_X1Y12  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB18_X1Y12  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y45   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y45   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y47   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y47   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y35   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y35   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y35   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y35   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       17.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.635ns (60.758%)  route 1.056ns (39.242%))
  Logic Levels:           11  (CARRY8=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 21.939 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.918ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.705 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.733    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X7Y111         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.879 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.910    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_9
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.772    21.939    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism              0.238    22.177    
                         clock uncertainty           -0.206    21.971    
    SLICE_X7Y111         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    21.998    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.089ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 1.634ns (60.744%)  route 1.056ns (39.257%))
  Logic Levels:           11  (CARRY8=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 21.939 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.918ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.705 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.733    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X7Y111         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.878 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.909    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_11
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.772    21.939    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C
                         clock pessimism              0.238    22.177    
                         clock uncertainty           -0.206    21.971    
    SLICE_X7Y111         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    21.998    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                 17.089    

Slack (MET) :             17.104ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.618ns (60.486%)  route 1.057ns (39.514%))
  Logic Levels:           11  (CARRY8=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 21.939 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.918ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.705 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.733    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X7Y111         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.862 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.032     4.894    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_10
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.772    21.939    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/C
                         clock pessimism              0.238    22.177    
                         clock uncertainty           -0.206    21.971    
    SLICE_X7Y111         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027    21.998    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                 17.104    

Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.593ns (60.113%)  route 1.057ns (39.887%))
  Logic Levels:           11  (CARRY8=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 21.935 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.918ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.705 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.733    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X7Y111         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.837 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.032     4.869    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_13
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.768    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/C
                         clock pessimism              0.238    22.173    
                         clock uncertainty           -0.206    21.967    
    SLICE_X7Y111         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    21.994    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         21.994    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.126ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 1.598ns (60.234%)  route 1.055ns (39.766%))
  Logic Levels:           11  (CARRY8=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 21.939 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.918ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.705 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.733    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X7Y111         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.842 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.030     4.872    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_12
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.772    21.939    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/C
                         clock pessimism              0.238    22.177    
                         clock uncertainty           -0.206    21.971    
    SLICE_X7Y111         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    21.998    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                 17.126    

Slack (MET) :             17.133ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.586ns (60.030%)  route 1.056ns (39.970%))
  Logic Levels:           11  (CARRY8=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 21.935 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.918ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.705 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.733    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X7Y111         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.830 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.031     4.861    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_15
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.768    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/C
                         clock pessimism              0.238    22.173    
                         clock uncertainty           -0.206    21.967    
    SLICE_X7Y111         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    21.994    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         21.994    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 17.133    

Slack (MET) :             17.139ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 1.612ns (61.061%)  route 1.028ns (38.939%))
  Logic Levels:           10  (CARRY8=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 21.939 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.918ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.828 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.859    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_9
    SLICE_X7Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.772    21.939    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/C
                         clock pessimism              0.238    22.177    
                         clock uncertainty           -0.206    21.971    
    SLICE_X7Y110         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    21.998    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 17.139    

Slack (MET) :             17.140ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.611ns (61.046%)  route 1.028ns (38.954%))
  Logic Levels:           10  (CARRY8=7 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 21.939 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.918ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.827 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.858    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_11
    SLICE_X7Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.772    21.939    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/C
                         clock pessimism              0.238    22.177    
                         clock uncertainty           -0.206    21.971    
    SLICE_X7Y110         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    21.998    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         21.998    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                 17.140    

Slack (MET) :             17.143ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.575ns (59.840%)  route 1.057ns (40.160%))
  Logic Levels:           11  (CARRY8=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 21.935 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.918ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.356     4.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X7Y108         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     4.360 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.010     4.370    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_1
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.603 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.631    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_2_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.654 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.682    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.705 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.733    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X7Y111         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.819 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.032     4.851    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_14
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.768    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/C
                         clock pessimism              0.238    22.173    
                         clock uncertainty           -0.206    21.967    
    SLICE_X7Y111         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    21.994    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         21.994    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                 17.143    

Slack (MET) :             17.152ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.101ns (44.593%)  route 1.368ns (55.407%))
  Logic Levels:           7  (CARRY8=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 21.912 - 20.000 ) 
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.011ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.918ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.012     2.219    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.315 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[9]/Q
                         net (fo=2, routed)           0.264     2.579    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[9]
    SLICE_X9Y109         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.758 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.014     2.772    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_i_8_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.013 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.041    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.186 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[5]
                         net (fo=1, routed)           0.230     3.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[22]
    SLICE_X8Y109         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.595 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1/O
                         net (fo=1, routed)           0.011     3.606    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_1_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.754 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.782    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.855 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.495     4.350    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/CO[0]
    SLICE_X10Y84         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.390 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/state[1]_i_1/O
                         net (fo=2, routed)           0.298     4.688    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_8
    SLICE_X11Y84         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.745    21.912    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X11Y84         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/C
                         clock pessimism              0.176    22.088    
                         clock uncertainty           -0.206    21.882    
    SLICE_X11Y84         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    21.840    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.840    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                 17.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.021ns (routing 0.517ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.580ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.021     1.132    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.171 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[18]/Q
                         net (fo=1, routed)           0.033     1.204    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[18]
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.158     1.296    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[18]/C
                         clock pessimism             -0.158     1.138    
    SLICE_X8Y111         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.185    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.021ns (routing 0.517ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.580ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.021     1.132    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.171 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/Q
                         net (fo=1, routed)           0.034     1.205    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[24]
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.158     1.296    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/C
                         clock pessimism             -0.158     1.138    
    SLICE_X8Y111         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.185    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.014ns (routing 0.517ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.014     1.125    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.164 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]/Q
                         net (fo=1, routed)           0.042     1.206    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[26]
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[26]/C
                         clock pessimism             -0.157     1.131    
    SLICE_X8Y112         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.177    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.053ns (42.742%)  route 0.071ns (57.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.007ns (routing 0.517ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.580ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.007     1.118    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X11Y84         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/Q
                         net (fo=5, routed)           0.055     1.212    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg_n_1_[0]
    SLICE_X10Y84         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.226 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_i_1/O
                         net (fo=1, routed)           0.016     1.242    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_i_1_n_1
    SLICE_X10Y84         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.143     1.281    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y84         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/C
                         clock pessimism             -0.116     1.165    
    SLICE_X10Y84         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.211    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.025ns (routing 0.517ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.580ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.025     1.136    design_1_i/dac_50M_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.175 r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.025     1.200    design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr
    SLICE_X2Y114         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.221 r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.007     1.228    design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_int0__0
    SLICE_X2Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.162     1.300    design_1_i/dac_50M_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.158     1.142    
    SLICE_X2Y114         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.189    design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.008ns (routing 0.517ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.580ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.008     1.119    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y84         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d0_reg/Q
                         net (fo=1, routed)           0.054     1.212    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d0
    SLICE_X10Y84         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.143     1.281    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y84         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d1_reg/C
                         clock pessimism             -0.156     1.125    
    SLICE_X10Y84         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.172    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dac_50M_reset/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.023ns (routing 0.517ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.580ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.023     1.134    design_1_i/dac_50M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X4Y114         FDSE                                         r  design_1_i/dac_50M_reset/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.173 r  design_1_i/dac_50M_reset/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.027     1.200    design_1_i/dac_50M_reset/U0/SEQ/MB_out
    SLICE_X4Y114         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     1.221 r  design_1_i/dac_50M_reset/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.006     1.227    design_1_i/dac_50M_reset/U0/SEQ/from_sys_i_1_n_0
    SLICE_X4Y114         FDSE                                         r  design_1_i/dac_50M_reset/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.160     1.298    design_1_i/dac_50M_reset/U0/SEQ/slowest_sync_clk
    SLICE_X4Y114         FDSE                                         r  design_1_i/dac_50M_reset/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.158     1.140    
    SLICE_X4Y114         FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.187    design_1_i/dac_50M_reset/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.019ns (routing 0.517ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.580ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.019     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.169 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=26, routed)          0.030     1.199    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/state[2]
    SLICE_X10Y78         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.219 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.006     1.225    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/state__0[3]
    SLICE_X10Y78         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.151     1.289    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X10Y78         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.151     1.138    
    SLICE_X10Y78         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.185    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.025ns (routing 0.517ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.580ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.025     1.136    design_1_i/dac_50M_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.175 r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.025     1.200    design_1_i/dac_50M_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr
    SLICE_X2Y114         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.214 r  design_1_i/dac_50M_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.016     1.230    design_1_i/dac_50M_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X2Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.162     1.300    design_1_i/dac_50M_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.158     1.142    
    SLICE_X2Y114         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.188    design_1_i/dac_50M_reset/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.019ns (routing 0.517ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.580ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.019     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X13Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.169 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/Q
                         net (fo=8, routed)           0.031     1.200    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_1_[0]
    SLICE_X13Y60         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     1.220 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.006     1.226    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_1
    SLICE_X13Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.156     1.294    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X13Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism             -0.158     1.136    
    SLICE_X13Y60         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.183    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         20.000      18.450     RAMB18_X1Y20  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         20.000      18.854     SLICE_X1Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X12Y77  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X13Y73  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X12Y72  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X12Y73  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_en_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X12Y73  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X4Y114  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X2Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            0.550         20.000      19.450     SLICE_X2Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X1Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X1Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB18_X1Y20  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB18_X1Y20  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X12Y77  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X12Y72  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X12Y72  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X12Y73  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X12Y73  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         10.000      9.725      SLICE_X4Y114  design_1_i/dac_50M_reset/U0/SEQ/Core_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X1Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X1Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB18_X1Y20  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB18_X1Y20  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X13Y73  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X12Y73  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X12Y73  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_wr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X2Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X2Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         10.000      9.725      SLICE_X2Y114  design_1_i/dac_50M_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       19.473ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.473ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.554ns  (logic 0.098ns (17.690%)  route 0.456ns (82.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y51         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.554    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y51         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y51         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                 19.473    

Slack (MET) :             19.529ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.498ns  (logic 0.096ns (19.277%)  route 0.402ns (80.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X10Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.402     0.498    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X10Y52         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y52         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 19.529    

Slack (MET) :             19.558ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.469ns  (logic 0.096ns (20.469%)  route 0.373ns (79.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.373     0.469    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y51         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y51         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 19.558    

Slack (MET) :             19.660ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.367ns  (logic 0.096ns (26.158%)  route 0.271ns (73.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X10Y52         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.271     0.367    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X10Y52         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y52         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                 19.660    

Slack (MET) :             19.695ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.332ns  (logic 0.096ns (28.916%)  route 0.236ns (71.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.236     0.332    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y50         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y50         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 19.695    

Slack (MET) :             19.702ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.325ns  (logic 0.097ns (29.846%)  route 0.228ns (70.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X11Y53         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.228     0.325    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X11Y52         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y52         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 19.702    

Slack (MET) :             19.703ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.324ns  (logic 0.098ns (30.247%)  route 0.226ns (69.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.226     0.324    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y50         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y50         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 19.703    

Slack (MET) :             19.706ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.321ns  (logic 0.097ns (30.218%)  route 0.224ns (69.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X13Y53         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.224     0.321    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X13Y53         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y53         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                 19.706    

Slack (MET) :             19.706ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.321ns  (logic 0.097ns (30.218%)  route 0.224ns (69.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y53         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.224     0.321    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X13Y53         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y53         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                 19.706    

Slack (MET) :             19.766ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.261ns  (logic 0.096ns (36.782%)  route 0.165ns (63.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X11Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.165     0.261    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X11Y52         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y52         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                 19.766    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.217ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.476ns  (logic 0.098ns (20.588%)  route 0.378ns (79.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.378     0.476    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X12Y55         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X12Y55         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.400ns  (logic 0.096ns (24.000%)  route 0.304ns (76.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y53         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.304     0.400    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y53         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y53         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.400ns  (logic 0.096ns (24.000%)  route 0.304ns (76.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y52         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.304     0.400    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y52         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y52         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.382ns  (logic 0.096ns (25.131%)  route 0.286ns (74.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X12Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.286     0.382    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X12Y56         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X12Y56         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.380ns  (logic 0.098ns (25.789%)  route 0.282ns (74.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.282     0.380    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y53         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y53         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.380ns  (logic 0.098ns (25.789%)  route 0.282ns (74.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y52         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.282     0.380    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y52         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y52         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.324ns  (logic 0.097ns (29.938%)  route 0.227ns (70.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X11Y54         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.227     0.324    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X10Y54         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X10Y54         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.319ns  (logic 0.096ns (30.094%)  route 0.223ns (69.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.223     0.319    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X12Y55         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X12Y55         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.309ns  (logic 0.097ns (31.392%)  route 0.212ns (68.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X12Y56         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.212     0.309    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X12Y56         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X12Y56         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.264ns  (logic 0.096ns (36.364%)  route 0.168ns (63.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X11Y54         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.168     0.264    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X10Y54         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X10Y54         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  6.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.093ns (4.947%)  route 1.787ns (95.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 8.357 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.576ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.787     3.856    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X3Y109         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.524     8.357    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X3Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[18]/C
                         clock pessimism              0.156     8.513    
                         clock uncertainty           -0.139     8.374    
    SLICE_X3Y109         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     8.302    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[18]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.093ns (4.947%)  route 1.787ns (95.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 8.357 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.576ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.787     3.856    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X3Y109         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.524     8.357    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X3Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/C
                         clock pessimism              0.156     8.513    
                         clock uncertainty           -0.139     8.374    
    SLICE_X3Y109         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072     8.302    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.093ns (4.947%)  route 1.787ns (95.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 8.357 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.576ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.787     3.856    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X3Y109         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.524     8.357    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X3Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[18]/C
                         clock pessimism              0.156     8.513    
                         clock uncertainty           -0.139     8.374    
    SLICE_X3Y109         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     8.302    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.093ns (4.947%)  route 1.787ns (95.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 8.357 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.576ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.787     3.856    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X3Y109         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.524     8.357    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X3Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/C
                         clock pessimism              0.156     8.513    
                         clock uncertainty           -0.139     8.374    
    SLICE_X3Y109         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     8.302    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[25]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.093ns (5.935%)  route 1.474ns (94.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 8.349 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.576ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.474     3.543    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y109         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.516     8.349    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[25]/C
                         clock pessimism              0.156     8.505    
                         clock uncertainty           -0.139     8.366    
    SLICE_X8Y109         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072     8.294    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[26]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.093ns (5.935%)  route 1.474ns (94.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 8.349 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.576ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.474     3.543    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y109         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.516     8.349    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[26]/C
                         clock pessimism              0.156     8.505    
                         clock uncertainty           -0.139     8.366    
    SLICE_X8Y109         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     8.294    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[26]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.093ns (6.171%)  route 1.414ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 8.354 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.576ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.414     3.483    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y111         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.521     8.354    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]/C
                         clock pessimism              0.156     8.510    
                         clock uncertainty           -0.139     8.371    
    SLICE_X8Y111         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     8.299    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[24]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.093ns (6.171%)  route 1.414ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 8.354 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.576ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.414     3.483    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y111         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.521     8.354    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[27]/C
                         clock pessimism              0.156     8.510    
                         clock uncertainty           -0.139     8.371    
    SLICE_X8Y111         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     8.299    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[27]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.093ns (6.171%)  route 1.414ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 8.354 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.576ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.414     3.483    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y111         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.521     8.354    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[24]/C
                         clock pessimism              0.156     8.510    
                         clock uncertainty           -0.139     8.371    
    SLICE_X8Y111         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072     8.299    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.093ns (6.171%)  route 1.414ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 8.354 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.576ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.769     1.976    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.069 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         1.414     3.483    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y111         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        1.521     8.354    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[27]/C
                         clock pessimism              0.156     8.510    
                         clock uncertainty           -0.139     8.371    
    SLICE_X8Y111         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     8.299    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  4.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.038ns (14.179%)  route 0.230ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.365ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.230     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y104         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.987     1.125    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y104         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[0]/C
                         clock pessimism             -0.099     1.026    
    SLICE_X6Y104         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.006    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.038ns (14.179%)  route 0.230ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.365ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.230     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y104         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.987     1.125    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y104         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[3]/C
                         clock pessimism             -0.099     1.026    
    SLICE_X6Y104         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.006    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.038ns (14.179%)  route 0.230ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.365ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.230     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y104         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.987     1.125    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y104         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[0]/C
                         clock pessimism             -0.099     1.026    
    SLICE_X6Y104         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.006    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.038ns (14.179%)  route 0.230ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.365ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.230     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y104         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.987     1.125    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y104         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[3]/C
                         clock pessimism             -0.099     1.026    
    SLICE_X6Y104         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.006    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.038ns (14.179%)  route 0.230ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.365ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.230     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y104         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.987     1.125    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y104         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[0]/C
                         clock pessimism             -0.099     1.026    
    SLICE_X6Y104         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.006    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.038ns (14.179%)  route 0.230ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.365ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.230     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y104         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.987     1.125    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y104         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[3]/C
                         clock pessimism             -0.099     1.026    
    SLICE_X6Y104         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.006    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.038ns (13.380%)  route 0.246ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.246     1.282    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X7Y102         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.993     1.131    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X7Y102         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]/C
                         clock pessimism             -0.099     1.032    
    SLICE_X7Y102         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.012    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.038ns (13.380%)  route 0.246ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.246     1.282    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X7Y102         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.993     1.131    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X7Y102         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[5]/C
                         clock pessimism             -0.099     1.032    
    SLICE_X7Y102         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.012    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.038ns (13.380%)  route 0.246ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.246     1.282    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y102         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.993     1.131    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[13]/C
                         clock pessimism             -0.099     1.032    
    SLICE_X8Y102         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.012    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.038ns (13.380%)  route 0.246ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.887ns (routing 0.324ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.887     0.998    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X1Y116         FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.036 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=476, routed)         0.246     1.282    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y102         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3436, routed)        0.993     1.131    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y102         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[5]/C
                         clock pessimism             -0.099     1.032    
    SLICE_X8Y102         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.012    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       18.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.093ns (6.803%)  route 1.274ns (93.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 21.910 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.918ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.274     3.584    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y93         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.743    21.910    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y93         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[0]/C
                         clock pessimism              0.176    22.086    
                         clock uncertainty           -0.206    21.880    
    SLICE_X14Y93         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    21.808    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.808    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.093ns (6.808%)  route 1.273ns (93.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 21.909 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.918ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.273     3.583    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y92         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.742    21.909    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y92         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[10]/C
                         clock pessimism              0.176    22.085    
                         clock uncertainty           -0.206    21.879    
    SLICE_X14Y92         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    21.807    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.093ns (6.808%)  route 1.273ns (93.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 21.909 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.918ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.273     3.583    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y92         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.742    21.909    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y92         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[11]/C
                         clock pessimism              0.176    22.085    
                         clock uncertainty           -0.206    21.879    
    SLICE_X14Y92         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    21.807    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.093ns (6.808%)  route 1.273ns (93.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 21.909 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.918ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.273     3.583    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y92         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.742    21.909    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y92         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[12]/C
                         clock pessimism              0.176    22.085    
                         clock uncertainty           -0.206    21.879    
    SLICE_X14Y92         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    21.807    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.093ns (6.808%)  route 1.273ns (93.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 21.909 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.918ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.273     3.583    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y92         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.742    21.909    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y92         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[9]/C
                         clock pessimism              0.176    22.085    
                         clock uncertainty           -0.206    21.879    
    SLICE_X14Y92         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    21.807    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.807    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.093ns (6.818%)  route 1.271ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 21.907 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.918ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.271     3.581    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y91         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.740    21.907    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y91         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[1]/C
                         clock pessimism              0.176    22.083    
                         clock uncertainty           -0.206    21.877    
    SLICE_X14Y91         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    21.805    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.805    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.093ns (6.818%)  route 1.271ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 21.907 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.918ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.271     3.581    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y91         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.740    21.907    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y91         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[2]/C
                         clock pessimism              0.176    22.083    
                         clock uncertainty           -0.206    21.877    
    SLICE_X14Y91         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    21.805    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.805    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.093ns (6.818%)  route 1.271ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 21.907 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.918ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.271     3.581    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y91         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.740    21.907    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y91         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[3]/C
                         clock pessimism              0.176    22.083    
                         clock uncertainty           -0.206    21.877    
    SLICE_X14Y91         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    21.805    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.805    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.224ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.093ns (6.818%)  route 1.271ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 21.907 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.918ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.271     3.581    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y91         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.740    21.907    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y91         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[4]/C
                         clock pessimism              0.176    22.083    
                         clock uncertainty           -0.206    21.877    
    SLICE_X14Y91         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    21.805    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.805    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                 18.224    

Slack (MET) :             18.226ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/ad_reset_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.093ns (6.813%)  route 1.272ns (93.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 21.910 - 20.000 ) 
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 1.011ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.918ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.010     2.217    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.310 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.272     3.582    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X14Y93         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/ad_reset_reg_lopt_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.743    21.910    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X14Y93         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/ad_reset_reg_lopt_replica/C
                         clock pessimism              0.176    22.086    
                         clock uncertainty           -0.206    21.880    
    SLICE_X14Y93         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    21.808    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/ad_reset_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.808    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 18.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.580ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.143     1.316    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y113         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.155     1.293    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]/C
                         clock pessimism             -0.116     1.177    
    SLICE_X8Y113         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.157    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.580ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.143     1.316    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y113         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.155     1.293    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]/C
                         clock pessimism             -0.116     1.177    
    SLICE_X8Y113         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.157    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.038ns (20.994%)  route 0.143ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.580ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.143     1.316    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y113         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.155     1.293    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y113         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[25]/C
                         clock pessimism             -0.116     1.177    
    SLICE_X8Y113         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.157    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.038ns (18.357%)  route 0.169ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.169     1.342    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y112         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/C
                         clock pessimism             -0.116     1.172    
    SLICE_X8Y112         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.152    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.038ns (18.357%)  route 0.169ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.169     1.342    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y112         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]/C
                         clock pessimism             -0.116     1.172    
    SLICE_X8Y112         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.152    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.038ns (18.357%)  route 0.169ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.169     1.342    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y112         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]/C
                         clock pessimism             -0.116     1.172    
    SLICE_X8Y112         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.152    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[28]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.038ns (18.357%)  route 0.169ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.169     1.342    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y112         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[28]/C
                         clock pessimism             -0.116     1.172    
    SLICE_X8Y112         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.152    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.038ns (18.357%)  route 0.169ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.169     1.342    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y112         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[26]/C
                         clock pessimism             -0.116     1.172    
    SLICE_X8Y112         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.152    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[28]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.038ns (18.357%)  route 0.169ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.169     1.342    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y112         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[28]/C
                         clock pessimism             -0.116     1.172    
    SLICE_X8Y112         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.152    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.038ns (15.768%)  route 0.203ns (84.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.024ns (routing 0.517ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.580ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.024     1.135    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X4Y114         FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.173 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.203     1.376    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X7Y109         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.158     1.296    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/C
                         clock pessimism             -0.116     1.180    
    SLICE_X7Y109         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.160    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.216    





