<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelDAGToDAG.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AArch64ISelDAGToDAG.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APSInt_8h_source.html">llvm/ADT/APSInt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGISel_8h_source.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenDAGISel.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64ISelDAGToDAG.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64ISelDAGToDAG_8cpp__incl.svg" width="5086" height="604"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64ISelDAGToDAG_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aed37527b97744cc3570d09ed4d53fa51"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, uint64_t &amp;Imm)</td></tr>
<tr class="memdesc:aed37527b97744cc3570d09ed4d53fa51"><td class="mdescLeft">&#160;</td><td class="mdescRight">isIntImmediate - This method tests to see if the node is a constant operand.  <a href="#aed37527b97744cc3570d09ed4d53fa51">More...</a><br /></td></tr>
<tr class="separator:aed37527b97744cc3570d09ed4d53fa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21f94c1c3947470e1b70a7238e172dd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#ac21f94c1c3947470e1b70a7238e172dd">isIntImmediate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, uint64_t &amp;Imm)</td></tr>
<tr class="separator:ac21f94c1c3947470e1b70a7238e172dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371ed2aa38ea07b42bb79e4414f78f39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, uint64_t &amp;Imm)</td></tr>
<tr class="separator:a371ed2aa38ea07b42bb79e4414f78f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d531ddcb8443d0ac92dc9cb288cc2ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a6d531ddcb8443d0ac92dc9cb288cc2ed">getShiftTypeForNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a6d531ddcb8443d0ac92dc9cb288cc2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">getShiftTypeForNode - Translate a shift node to the corresponding ShiftType value.  <a href="#a6d531ddcb8443d0ac92dc9cb288cc2ed">More...</a><br /></td></tr>
<tr class="separator:a6d531ddcb8443d0ac92dc9cb288cc2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cd314fbe333e0f217764966e7db967"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#aa2cd314fbe333e0f217764966e7db967">isWorthFoldingSHL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:aa2cd314fbe333e0f217764966e7db967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine whether it is worth it to fold SHL into the addressing mode.  <a href="#aa2cd314fbe333e0f217764966e7db967">More...</a><br /></td></tr>
<tr class="separator:aa2cd314fbe333e0f217764966e7db967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae579b3dcf2613ef548aa1c6bfe50cdc9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classbool.html">bool</a> IsLoadStore=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:ae579b3dcf2613ef548aa1c6bfe50cdc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">getExtendTypeForNode - Translate an extend node to the corresponding ExtendType value.  <a href="#ae579b3dcf2613ef548aa1c6bfe50cdc9">More...</a><br /></td></tr>
<tr class="separator:ae579b3dcf2613ef548aa1c6bfe50cdc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0345fa393971bdea30c4390306bfa5d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a0345fa393971bdea30c4390306bfa5d5">checkHighLaneIndex</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DL, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LaneOp, int &amp;LaneIdx)</td></tr>
<tr class="separator:a0345fa393971bdea30c4390306bfa5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589cdff31aa49f10501a0f4c886c6690"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a589cdff31aa49f10501a0f4c886c6690">checkV64LaneV128</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;StdOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LaneOp, int &amp;LaneIdx)</td></tr>
<tr class="separator:a589cdff31aa49f10501a0f4c886c6690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae5a309dfa6daaa91e06970ea90aee6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a1ae5a309dfa6daaa91e06970ea90aee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions that accept extend modifiers like UXTW expect the register being extended to be a GPR32, but the incoming DAG might be acting on a GPR64 (either via SEXT_INREG or AND).  <a href="#a1ae5a309dfa6daaa91e06970ea90aee6">More...</a><br /></td></tr>
<tr class="separator:a1ae5a309dfa6daaa91e06970ea90aee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cce87f0c847986049b5f7194f87416c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a6cce87f0c847986049b5f7194f87416c">isWorthFoldingADDlow</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a6cce87f0c847986049b5f7194f87416c"><td class="mdescLeft">&#160;</td><td class="mdescRight">If there's a use of this ADDlow that's not itself a load/store then we'll need to create a real ADD instruction from it anyway and there's no point in folding it into the mem op.  <a href="#a6cce87f0c847986049b5f7194f87416c">More...</a><br /></td></tr>
<tr class="separator:a6cce87f0c847986049b5f7194f87416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0325404e4ca9868f3b8893516b45c3d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a0325404e4ca9868f3b8893516b45c3d2">Widen</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a0325404e4ca9868f3b8893516b45c3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2f5645552aa4df45a3046ed8a660ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a> (int64_t ImmOff)</td></tr>
<tr class="separator:a8e2f5645552aa4df45a3046ed8a660ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ae77c55dfbf20a719b9851d73d1900"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V128Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a15ae77c55dfbf20a719b9851d73d1900"><td class="mdescLeft">&#160;</td><td class="mdescRight">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class.  <a href="#a15ae77c55dfbf20a719b9851d73d1900">More...</a><br /></td></tr>
<tr class="separator:a15ae77c55dfbf20a719b9851d73d1900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1f6c2a4e7b3aed4f56643d545f305b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a4b1f6c2a4e7b3aed4f56643d545f305b">isBitfieldExtractOpFromAnd</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0, <a class="el" href="classunsigned.html">unsigned</a> &amp;LSB, <a class="el" href="classunsigned.html">unsigned</a> &amp;MSB, <a class="el" href="classunsigned.html">unsigned</a> NumberOfIgnoredLowBits, <a class="el" href="classbool.html">bool</a> BiggerPattern)</td></tr>
<tr class="separator:a4b1f6c2a4e7b3aed4f56643d545f305b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d8bec5e4e1e6af669b1a018363b8b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a04d8bec5e4e1e6af669b1a018363b8b4">isBitfieldExtractOpFromSExtInReg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0, <a class="el" href="classunsigned.html">unsigned</a> &amp;Immr, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imms)</td></tr>
<tr class="separator:a04d8bec5e4e1e6af669b1a018363b8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701a4a459b4a06759797ccf08030067c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a701a4a459b4a06759797ccf08030067c">isSeveralBitsExtractOpFromShr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0, <a class="el" href="classunsigned.html">unsigned</a> &amp;LSB, <a class="el" href="classunsigned.html">unsigned</a> &amp;MSB)</td></tr>
<tr class="separator:a701a4a459b4a06759797ccf08030067c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4b732e582e80caaceee1ed402180b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#aaf4b732e582e80caaceee1ed402180b8">isBitfieldExtractOpFromShr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0, <a class="el" href="classunsigned.html">unsigned</a> &amp;Immr, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imms, <a class="el" href="classbool.html">bool</a> BiggerPattern)</td></tr>
<tr class="separator:aaf4b732e582e80caaceee1ed402180b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53571dac5a290c5dd35e39486fe7e0ff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a53571dac5a290c5dd35e39486fe7e0ff">isBitfieldExtractOp</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opd0, <a class="el" href="classunsigned.html">unsigned</a> &amp;Immr, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imms, <a class="el" href="classunsigned.html">unsigned</a> NumberOfIgnoredLowBits=0, <a class="el" href="classbool.html">bool</a> BiggerPattern=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="separator:a53571dac5a290c5dd35e39486fe7e0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f51ef21d273b6674761593a311b6f4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a18f51ef21d273b6674761593a311b6f4">isBitfieldDstMask</a> (uint64_t DstMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;BitsToBeInserted, <a class="el" href="classunsigned.html">unsigned</a> NumberOfIgnoredHighBits, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="memdesc:a18f51ef21d273b6674761593a311b6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does DstMask form a complementary pair with the mask provided by BitsToBeInserted, suitable for use in a BFI instruction.  <a href="#a18f51ef21d273b6674761593a311b6f4">More...</a><br /></td></tr>
<tr class="separator:a18f51ef21d273b6674761593a311b6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39f77bca09ecfaf5b7a80933369163a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="separator:ad39f77bca09ecfaf5b7a80933369163a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca3317ec9abd9a2b3da9870ca65c9c5"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#acca3317ec9abd9a2b3da9870ca65c9c5">getUsefulBitsFromAndWithImmediate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:acca3317ec9abd9a2b3da9870ca65c9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e67baf5aacf7f9fa94cbb5d66880700"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a8e67baf5aacf7f9fa94cbb5d66880700">getUsefulBitsFromBitfieldMoveOpd</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, uint64_t Imm, uint64_t MSB, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:a8e67baf5aacf7f9fa94cbb5d66880700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee9b0fedb5e81ec5797e0abb2c55386"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#abee9b0fedb5e81ec5797e0abb2c55386">getUsefulBitsFromUBFM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:abee9b0fedb5e81ec5797e0abb2c55386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4570ae797be267e31c05d7ab64ceb985"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a4570ae797be267e31c05d7ab64ceb985">getUsefulBitsFromOrWithShiftedReg</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:a4570ae797be267e31c05d7ab64ceb985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0daa206bfc0bc764e664e19a94d495"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#aad0daa206bfc0bc764e664e19a94d495">getUsefulBitsFromBFM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Orig, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:aad0daa206bfc0bc764e664e19a94d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab355b8de097910b27f8a8527f9d2e512"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#ab355b8de097910b27f8a8527f9d2e512">getUsefulBitsForUse</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UserNode, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Orig, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:ab355b8de097910b27f8a8527f9d2e512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff39e7e0c390fbc8db3e7e10748c466"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a8ff39e7e0c390fbc8db3e7e10748c466">getLeftShift</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, int ShlAmount)</td></tr>
<tr class="memdesc:a8ff39e7e0c390fbc8db3e7e10748c466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a machine node performing a notional SHL of Op by ShlAmount.  <a href="#a8ff39e7e0c390fbc8db3e7e10748c466">More...</a><br /></td></tr>
<tr class="separator:a8ff39e7e0c390fbc8db3e7e10748c466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f06cd4c22cfac2f700c94227512966c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a4f06cd4c22cfac2f700c94227512966c">isBitfieldPositioningOp</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classbool.html">bool</a> BiggerPattern, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, int &amp;ShiftAmount, int &amp;MaskWidth)</td></tr>
<tr class="memdesc:a4f06cd4c22cfac2f700c94227512966c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this tree qualify as an attempt to move a bitfield into position, essentially "(and (shl VAL, N), Mask)".  <a href="#a4f06cd4c22cfac2f700c94227512966c">More...</a><br /></td></tr>
<tr class="separator:a4f06cd4c22cfac2f700c94227512966c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53adf3d5008faf404e74b27ba7fb74dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a53adf3d5008faf404e74b27ba7fb74dc">isShiftedMask</a> (uint64_t Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a53adf3d5008faf404e74b27ba7fb74dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380449a9ad9e4e2d3b6b3fdfa75a64d9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a380449a9ad9e4e2d3b6b3fdfa75a64d9">tryBitfieldInsertOpFromOrAndImm</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG)</td></tr>
<tr class="separator:a380449a9ad9e4e2d3b6b3fdfa75a64d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb09f4729b96af486916310eaf0e16f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#acb09f4729b96af486916310eaf0e16f3">tryBitfieldInsertOpFromOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UsefulBits, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG)</td></tr>
<tr class="separator:acb09f4729b96af486916310eaf0e16f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d66ea364d36a165309638f88ef0b0f"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64ISelDAGToDAG_8cpp.html#a10d66ea364d36a165309638f88ef0b0f">getIntOperandFromRegisterString</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> RegString)</td></tr>
<tr class="separator:a10d66ea364d36a165309638f88ef0b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-<a class="el" href="AMDGPUISelDAGToDAG_8cpp.html#a1bcea9a90cf7291ab18e2df09099b9ad">isel</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00029">29</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a0345fa393971bdea30c4390306bfa5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0345fa393971bdea30c4390306bfa5d5">&#9670;&nbsp;</a></span>checkHighLaneIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkHighLaneIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LaneOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>LaneIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00539">539</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00076">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00077">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01580">llvm::ConstantSDNode::getSExtValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00407">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00562">checkV64LaneV128()</a>.</p>

</div>
</div>
<a id="a589cdff31aa49f10501a0f4c886c6690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589cdff31aa49f10501a0f4c886c6690">&#9670;&nbsp;</a></span>checkV64LaneV128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkV64LaneV128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>StdOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LaneOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>LaneIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00562">562</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00539">checkHighLaneIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::MUL</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00108">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a id="ae579b3dcf2613ef548aa1c6bfe50cdc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae579b3dcf2613ef548aa1c6bfe50cdc9">&#9670;&nbsp;</a></span>getExtendTypeForNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> getExtendTypeForNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLoadStore</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getExtendTypeForNode - Translate an extend node to the corresponding ExtendType value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00487">487</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01579">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00033">llvm::AArch64_AM::InvalidShiftExtend</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00045">llvm::AArch64_AM::SXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00046">llvm::AArch64_AM::SXTH</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00047">llvm::AArch64_AM::SXTW</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00040">llvm::AArch64_AM::UXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00041">llvm::AArch64_AM::UXTH</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00042">llvm::AArch64_AM::UXTW</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a10d66ea364d36a165309638f88ef0b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d66ea364d36a165309638f88ef0b0f">&#9670;&nbsp;</a></span>getIntOperandFromRegisterString()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getIntOperandFromRegisterString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>RegString</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02707">2707</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00037">llvm::AArch64ISD::ADR</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00531">llvm::AArch64SysReg::SysReg::Encoding</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Field</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02033">llvm::MDNodeSDNode::getMD()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="Metadata_8h_source.html#l01077">llvm::MDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00160">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="namespacellvm_1_1AArch64SysReg.html#ad8a1ac5376cb94ca96e5be8f18ca1000">llvm::AArch64SysReg::lookupSysRegByName()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="AArch64BaseInfo_8cpp_source.html#l00126">llvm::AArch64SysReg::parseGenericRegister()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00213">llvm::AArch64_AM::processLogicalImmediate()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00155">llvm::MCID::Select</a>, <a class="el" href="MachineValueType_8h_source.html#l00265">llvm::MVT::SimpleTy</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, and <a class="el" href="StringRef_8h_source.html#l00718">llvm::StringRef::split()</a>.</p>

</div>
</div>
<a id="a8ff39e7e0c390fbc8db3e7e10748c466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff39e7e0c390fbc8db3e7e10748c466">&#9670;&nbsp;</a></span>getLeftShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getLeftShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>CurDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>ShlAmount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a machine node performing a notional SHL of Op by ShlAmount. </p>
<p>If ShlAmount is negative, do a (logical) right-shift instead. If ShlAmount is 0, return Op unchanged. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02168">2168</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02198">isBitfieldPositioningOp()</a>.</p>

</div>
</div>
<a id="a6d531ddcb8443d0ac92dc9cb288cc2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d531ddcb8443d0ac92dc9cb288cc2ed">&#9670;&nbsp;</a></span>getShiftTypeForNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> getShiftTypeForNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getShiftTypeForNode - Translate a shift node to the corresponding ShiftType value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00395">395</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::ASR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00033">llvm::AArch64_AM::InvalidShiftExtend</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSR</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00037">llvm::AArch64_AM::ROR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::ROTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>.</p>

</div>
</div>
<a id="ad39f77bca09ecfaf5b7a80933369163a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad39f77bca09ecfaf5b7a80933369163a">&#9670;&nbsp;</a></span>getUsefulBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getUsefulBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UsefulBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02141">2141</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01532">llvm::APInt::flipAllBits()</a>, <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00182">llvm::SDValue::getScalarValueSizeInBits()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00399">llvm::SelectionDAG::MaxRecursionDepth</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01964">getUsefulBitsFromAndWithImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02038">getUsefulBitsFromBFM()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01973">getUsefulBitsFromBitfieldMoveOpd()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02010">getUsefulBitsFromOrWithShiftedReg()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01934">isBitfieldDstMask()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="ab355b8de097910b27f8a8527f9d2e512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab355b8de097910b27f8a8527f9d2e512">&#9670;&nbsp;</a></span>getUsefulBitsForUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getUsefulBitsForUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>UserNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UsefulBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02093">2093</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01964">getUsefulBitsFromAndWithImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02038">getUsefulBitsFromBFM()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02010">getUsefulBitsFromOrWithShiftedReg()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02000">getUsefulBitsFromUBFM()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>.</p>

</div>
</div>
<a id="acca3317ec9abd9a2b3da9870ca65c9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca3317ec9abd9a2b3da9870ca65c9c5">&#9670;&nbsp;</a></span>getUsefulBitsFromAndWithImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getUsefulBitsFromAndWithImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UsefulBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01964">1964</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00293">llvm::AArch64_AM::decodeLogicalImmediate()</a>, <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02141">getUsefulBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02093">getUsefulBitsForUse()</a>.</p>

</div>
</div>
<a id="aad0daa206bfc0bc764e664e19a94d495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0daa206bfc0bc764e664e19a94d495">&#9670;&nbsp;</a></span>getUsefulBitsFromBFM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getUsefulBitsFromBFM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UsefulBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02038">2038</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01532">llvm::APInt::flipAllBits()</a>, <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02141">getUsefulBits()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02093">getUsefulBitsForUse()</a>.</p>

</div>
</div>
<a id="a8e67baf5aacf7f9fa94cbb5d66880700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e67baf5aacf7f9fa94cbb5d66880700">&#9670;&nbsp;</a></span>getUsefulBitsFromBitfieldMoveOpd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getUsefulBitsFromBitfieldMoveOpd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UsefulBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>MSB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01973">1973</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01566">llvm::APInt::getBitWidth()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02141">getUsefulBits()</a>, and <a class="el" href="APInt_8h_source.html#l00994">llvm::APInt::lshrInPlace()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02000">getUsefulBitsFromUBFM()</a>.</p>

</div>
</div>
<a id="a4570ae797be267e31c05d7ab64ceb985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4570ae797be267e31c05d7ab64ceb985">&#9670;&nbsp;</a></span>getUsefulBitsFromOrWithShiftedReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getUsefulBitsFromOrWithShiftedReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UsefulBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02010">2010</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01500">llvm::APInt::clearAllBits()</a>, <a class="el" href="APInt_8h_source.html#l01532">llvm::APInt::flipAllBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00073">llvm::AArch64_AM::getShiftType()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00085">llvm::AArch64_AM::getShiftValue()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02141">getUsefulBits()</a>, <a class="el" href="APInt_8h_source.html#l00994">llvm::APInt::lshrInPlace()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSR</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02093">getUsefulBitsForUse()</a>.</p>

</div>
</div>
<a id="abee9b0fedb5e81ec5797e0abb2c55386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee9b0fedb5e81ec5797e0abb2c55386">&#9670;&nbsp;</a></span>getUsefulBitsFromUBFM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getUsefulBitsFromUBFM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UsefulBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02000">2000</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01973">getUsefulBitsFromBitfieldMoveOpd()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02093">getUsefulBitsForUse()</a>.</p>

</div>
</div>
<a id="a18f51ef21d273b6674761593a311b6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f51ef21d273b6674761593a311b6f4">&#9670;&nbsp;</a></span>isBitfieldDstMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isBitfieldDstMask </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>DstMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>BitsToBeInserted</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumberOfIgnoredHighBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does DstMask form a complementary pair with the mask provided by BitsToBeInserted, suitable for use in a BFI instruction. </p>
<p>Roughly speaking, this asks whether DstMask zeroes precisely those bits that will be set by the other half. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01934">1934</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02141">getUsefulBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="APInt_8cpp_source.html#l00955">llvm::APInt::zextOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="a53571dac5a290c5dd35e39486fe7e0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53571dac5a290c5dd35e39486fe7e0ff">&#9670;&nbsp;</a></span>isBitfieldExtractOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isBitfieldExtractOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>CurDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Immr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imms</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumberOfIgnoredLowBits</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>BiggerPattern</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01861">1861</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00420">llvm::AMDGPUISD::BFM</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01570">isBitfieldExtractOpFromAnd()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01662">isBitfieldExtractOpFromSExtInReg()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01741">isBitfieldExtractOpFromShr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="a4b1f6c2a4e7b3aed4f56643d545f305b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1f6c2a4e7b3aed4f56643d545f305b">&#9670;&nbsp;</a></span>isBitfieldExtractOpFromAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isBitfieldExtractOpFromAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>CurDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>LSB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MSB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumberOfIgnoredLowBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>BiggerPattern</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01570">1570</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">isOpcWithIntImmediate()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00908">Widen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01861">isBitfieldExtractOp()</a>.</p>

</div>
</div>
<a id="a04d8bec5e4e1e6af669b1a018363b8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d8bec5e4e1e6af669b1a018363b8b4">&#9670;&nbsp;</a></span>isBitfieldExtractOpFromSExtInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isBitfieldExtractOpFromSExtInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Immr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01662">1662</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">isOpcWithIntImmediate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00547">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01861">isBitfieldExtractOp()</a>.</p>

</div>
</div>
<a id="aaf4b732e582e80caaceee1ed402180b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf4b732e582e80caaceee1ed402180b8">&#9670;&nbsp;</a></span>isBitfieldExtractOpFromShr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isBitfieldExtractOpFromShr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Immr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imms</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>BiggerPattern</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01741">1741</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00412">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00283">isIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01695">isSeveralBitsExtractOpFromShr()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08831">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00526">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00126">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v4f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00908">Widen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01861">isBitfieldExtractOp()</a>.</p>

</div>
</div>
<a id="a4f06cd4c22cfac2f700c94227512966c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f06cd4c22cfac2f700c94227512966c">&#9670;&nbsp;</a></span>isBitfieldPositioningOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isBitfieldPositioningOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>CurDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>BiggerPattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>ShiftAmount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>MaskWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this tree qualify as an attempt to move a bitfield into position, essentially "(and (shl VAL, N), Mask)". </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02198">2198</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00514">llvm::countTrailingOnes()</a>, <a class="el" href="MathExtras_8h_source.html#l00156">llvm::countTrailingZeros()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02168">getLeftShift()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">isOpcWithIntImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00459">llvm::isShiftedMask_64()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, and <a class="el" href="KnownBits_8h_source.html#l00023">llvm::KnownBits::Zero</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="aed37527b97744cc3570d09ed4d53fa51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed37527b97744cc3570d09ed4d53fa51">&#9670;&nbsp;</a></span>isIntImmediate() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isIntImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isIntImmediate - This method tests to see if the node is a constant operand. </p>
<p>If so Imm will receive the 32-bit value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00283">283</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01741">isBitfieldExtractOpFromShr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00293">isIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01695">isSeveralBitsExtractOpFromShr()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="ac21f94c1c3947470e1b70a7238e172dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21f94c1c3947470e1b70a7238e172dd">&#9670;&nbsp;</a></span>isIntImmediate() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isIntImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00293">293</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00283">isIntImmediate()</a>.</p>

</div>
</div>
<a id="a371ed2aa38ea07b42bb79e4414f78f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371ed2aa38ea07b42bb79e4414f78f39">&#9670;&nbsp;</a></span>isOpcWithIntImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOpcWithIntImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">300</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="InlineAsm_8h_source.html#l00244">llvm::InlineAsm::Constraint_m</a>, <a class="el" href="InlineAsm_8h_source.html#l00248">llvm::InlineAsm::Constraint_Q</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00067">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00691">llvm::TargetRegisterInfo::getPointerRegClass()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00098">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00283">isIntImmediate()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01570">isBitfieldExtractOpFromAnd()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01662">isBitfieldExtractOpFromSExtInReg()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01741">isBitfieldExtractOpFromShr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02198">isBitfieldPositioningOp()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01695">isSeveralBitsExtractOpFromShr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02258">tryBitfieldInsertOpFromOrAndImm()</a>.</p>

</div>
</div>
<a id="a8e2f5645552aa4df45a3046ed8a660ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2f5645552aa4df45a3046ed8a660ae">&#9670;&nbsp;</a></span>isPreferredADD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPreferredADD </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>ImmOff</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01029">1029</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>.</p>

</div>
</div>
<a id="a701a4a459b4a06759797ccf08030067c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701a4a459b4a06759797ccf08030067c">&#9670;&nbsp;</a></span>isSeveralBitsExtractOpFromShr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSeveralBitsExtractOpFromShr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>LSB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MSB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01695">1695</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="MathExtras_8h_source.html#l00498">llvm::countLeadingOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00283">isIntImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00447">llvm::isMask_64()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">isOpcWithIntImmediate()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01741">isBitfieldExtractOpFromShr()</a>.</p>

</div>
</div>
<a id="a53adf3d5008faf404e74b27ba7fb74dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53adf3d5008faf404e74b27ba7fb74dc">&#9670;&nbsp;</a></span>isShiftedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShiftedMask </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02249">2249</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00453">llvm::isShiftedMask_32()</a>, and <a class="el" href="MathExtras_8h_source.html#l00459">llvm::isShiftedMask_64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02258">tryBitfieldInsertOpFromOrAndImm()</a>.</p>

</div>
</div>
<a id="a6cce87f0c847986049b5f7194f87416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cce87f0c847986049b5f7194f87416c">&#9670;&nbsp;</a></span>isWorthFoldingADDlow()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isWorthFoldingADDlow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If there's a use of this ADDlow that's not itself a load/store then we'll need to create a real ADD instruction from it anyway and there's no point in folding it into the mem op. </p>
<p>Theoretically, it shouldn't matter, but there's a single pseudo-instruction for an ADRP/ADD pair so over-aggressive folding leads to duplicated ADRP instructions. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00733">733</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00038">llvm::AArch64ISD::ADDlow</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00846">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00850">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::FrameIndex</a>, <a class="el" href="DataLayout_8cpp_source.html#l00755">llvm::DataLayout::getABITypeAlignment()</a>, <a class="el" href="Globals_8cpp_source.html#l00097">llvm::GlobalValue::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01725">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01726">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00250">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="GlobalValue_8h_source.html#l00279">llvm::GlobalValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="Type_8h_source.html#l00265">llvm::Type::isSized()</a>, <a class="el" href="AtomicOrdering_8h_source.html#l00123">llvm::isStrongerThanMonotonic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::LOAD</a>, <a class="el" href="MathExtras_8h_source.html#l00585">llvm::Log2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::STORE</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00823">llvm::SDNode::uses()</a>.</p>

</div>
</div>
<a id="aa2cd314fbe333e0f217764966e7db967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cd314fbe333e0f217764966e7db967">&#9670;&nbsp;</a></span>isWorthFoldingSHL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isWorthFoldingSHL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine whether it is worth it to fold SHL into the addressing mode. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00412">412</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01149">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01579">llvm::ConstantSDNode::getZExtValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>.</p>

</div>
</div>
<a id="a1ae5a309dfa6daaa91e06970ea90aee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae5a309dfa6daaa91e06970ea90aee6">&#9670;&nbsp;</a></span>narrowIfNeeded()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowIfNeeded </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>CurDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instructions that accept extend modifiers like UXTW expect the register being extended to be a GPR32, but the incoming DAG might be acting on a GPR64 (either via SEXT_INREG or AND). </p>
<p>Extract the appropriate low bits if this is the case. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00671">671</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="a15ae77c55dfbf20a719b9851d73d1900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ae77c55dfbf20a719b9851d73d1900">&#9670;&nbsp;</a></span>NarrowVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NarrowVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V128Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01403">1403</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00255">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08082">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00267">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00275">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00918">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDNode::op_begin()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="STLExtras_8h_source.html#l01264">llvm::transform()</a>, <a class="el" href="MachineValueType_8h_source.html#l00216">llvm::MVT::Untyped</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06506">WidenVector()</a>.</p>

</div>
</div>
<a id="acb09f4729b96af486916310eaf0e16f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb09f4729b96af486916310eaf0e16f3">&#9670;&nbsp;</a></span>tryBitfieldInsertOpFromOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> tryBitfieldInsertOpFromOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UsefulBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>CurDAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">2346</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::ADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00038">llvm::AArch64ISD::ADDlow</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Bits</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="APFloat_8h_source.html#l01089">llvm::APFloat::convertToInteger()</a>, <a class="el" href="APInt_8h_source.html#l01653">llvm::APInt::countLeadingZeros()</a>, <a class="el" href="APInt_8h_source.html#l01715">llvm::APInt::countPopulation()</a>, <a class="el" href="MathExtras_8h_source.html#l00514">llvm::countTrailingOnes()</a>, <a class="el" href="MathExtras_8h_source.html#l00156">llvm::countTrailingZeros()</a>, <a class="el" href="APInt_8h_source.html#l01689">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="Casting_8h_source.html#l00332">llvm::dyn_cast()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00158">llvm::MipsISD::Ext</a>, <a class="el" href="APInt_8h_source.html#l00611">llvm::APInt::getBitsSet()</a>, <a class="el" href="KnownBits_8h_source.html#l00039">llvm::KnownBits::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01846">llvm::ConstantPoolSDNode::getConstVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02141">getUsefulBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01153">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="TGLexer_8h_source.html#l00058">llvm::tgtok::IntVal</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01934">isBitfieldDstMask()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01861">isBitfieldExtractOp()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02198">isBitfieldPositioningOp()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00283">isIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">isOpcWithIntImmediate()</a>, <a class="el" href="APInt_8h_source.html#l00468">llvm::APInt::isPowerOf2()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02249">isShiftedMask()</a>, <a class="el" href="APInt_8h_source.html#l01805">llvm::APInt::logBase2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSR</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00671">narrowIfNeeded()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="APFloat_8h_source.html#l00189">llvm::APFloatBase::rmTowardZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::ROTR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07756">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SHL</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00471">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00202">llvm::ISD::SUB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02258">tryBitfieldInsertOpFromOrAndImm()</a>, <a class="el" href="KnownBits_8h_source.html#l00023">llvm::KnownBits::Zero</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00529">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a380449a9ad9e4e2d3b6b3fdfa75a64d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380449a9ad9e4e2d3b6b3fdfa75a64d9">&#9670;&nbsp;</a></span>tryBitfieldInsertOpFromOrAndImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> tryBitfieldInsertOpFromOrAndImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>CurDAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02258">2258</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02489">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="APInt_8h_source.html#l01715">llvm::APInt::countPopulation()</a>, <a class="el" href="MathExtras_8h_source.html#l00514">llvm::countTrailingOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="APInt_8h_source.html#l01620">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00275">llvm::AArch64_AM::isLogicalImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00300">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02249">isShiftedMask()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00081">llvm::AArch64ISD::MOVI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00448">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07756">llvm::SelectionDAG::SelectNodeTo()</a>, and <a class="el" href="KnownBits_8h_source.html#l00023">llvm::KnownBits::Zero</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02346">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="a0325404e4ca9868f3b8893516b45c3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0325404e4ca9868f3b8893516b45c3d2">&#9670;&nbsp;</a></span>Widen()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Widen </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>CurDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00908">908</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l07964">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l04015">getVPTESTMOpc()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01570">isBitfieldExtractOpFromAnd()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01741">isBitfieldExtractOpFromShr()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
