INFO-FLOW: Workspace /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol opened at Tue Mar 31 22:09:53 UTC 2020
Execute   is_hidden add_files 
Execute   is_hidden add_file 
Execute   add_files extr_emscriptentestscoretest_intentional_fault.c 
INFO: [HLS 200-10] Adding design file 'extr_emscriptentestscoretest_intentional_fault.c' to the project
Execute     is_xip extr_emscriptentestscoretest_intentional_fault.c 
Execute   is_hidden set_top 
INFO-FLOW: Workspace /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol opened at Tue Mar 31 22:16:12 UTC 2020
Execute   set_part xc7k160t-fbg484-1 
Execute     ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Command     ap_part_info done; 0.85 sec.
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7k160t 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -data single -name xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.23 sec.
Execute     add_library xilinx/kintex7/kintex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
Execute     ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 1.21 sec.
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   create_clock -period 10ns -name default 
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   is_hidden csynth_design 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'extr_emscriptentestscoretest_intentional_fault.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling extr_emscriptentestscoretest_intentional_fault.c as C
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       is_encrypted extr_emscriptentestscoretest_intentional_fault.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "extr_emscriptentestscoretest_intentional_fault.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E extr_emscriptentestscoretest_intentional_fault.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c
Command       clang done; 3.32 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c std=gnu89 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c"  -o "/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c -o /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/useless.bc
Command       clang done; 3.33 sec.
INFO-FLOW: Done: GCC PP time: 6.7 seconds per iteration
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c std=gnu89 -directive=/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/.systemc_flag -quiet -fix-errors /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c std=gnu89 -directive=/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/all.directive.json -quiet -fix-errors /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/xilinx-dataflow-lawyer.extr_emscriptentestscoretest_intentional_fault.pp.0.c.diag.yml /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/xilinx-dataflow-lawyer.extr_emscriptentestscoretest_intentional_fault.pp.0.c.out.log 2> /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/xilinx-dataflow-lawyer.extr_emscriptentestscoretest_intentional_fault.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/tidy-3.1.extr_emscriptentestscoretest_intentional_fault.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/tidy-3.1.extr_emscriptentestscoretest_intentional_fault.pp.0.c.out.log 2> /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/tidy-3.1.extr_emscriptentestscoretest_intentional_fault.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/xilinx-legacy-rewriter.extr_emscriptentestscoretest_intentional_fault.pp.0.c.out.log 2> /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/xilinx-legacy-rewriter.extr_emscriptentestscoretest_intentional_fault.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pragma.1.c std=gnu89 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.bc
Command       clang done; 3.33 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/extr_emscriptentestscoretest_intentional_fault.g.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/a.g 
Command       llvm-ld done; 1.66 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 15145 ; free virtual = 44169
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 15145 ; free virtual = 44169
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/a.pp.bc -o /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.67 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/a.g.0.bc -o /home/vivado/Fernando_main_seed/main_seed/sim/2/proj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
ERROR: [SYNCHK 200-79] Cannot find the top function '-deadargelim' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 1.68 sec.
Command     elaborate done; error code: 2; 13.55 sec.
Command   csynth_design done; error code: 2; 13.56 sec.
Execute   cleanup_all 
