{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415651027833 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415651027833 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415651028498 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415651028498 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1415651028641 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1415651028641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415651033885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415651033886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 10 15:23:53 2014 " "Processing started: Mon Nov 10 15:23:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415651033886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415651033886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415651033887 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415651036441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3.v 4 4 " "Found 4 design units, including 4 entities, in source file project3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project3.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Project3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036753 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project3 " "Found entity 2: Project3" {  } { { "Project3.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Project3.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036753 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project3.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Project3.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036753 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project3.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Project3.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(32) " "Verilog HDL information at Controller.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "Controller.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Controller.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415651036870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelineregister.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelineregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "PipelineRegister.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/PipelineRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcselector.v 1 1 " "Found 1 design units, including 1 entities, in source file pcselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSelector " "Found entity 1: PCSelector" {  } { { "PCSelector.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/PCSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415651036983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415651036983 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immSel Project3.v(128) " "Verilog HDL Implicit Net warning at Project3.v(128): created implicit net for \"immSel\"" {  } { { "Project3.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Project3.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415651036984 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "bubbleOut Bubbler.v(1) " "Verilog HDL Module Declaration error at Bubbler.v(1): port \"bubbleOut\" is not declared as port" {  } { { "Bubbler.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1415651036989 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "bubblOut Bubbler.v(9) " "Verilog HDL Module Declaration error at Bubbler.v(9): top module port \"bubblOut\" is not found in the port list" {  } { { "Bubbler.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Bubbler.v" 9 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1415651036990 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j3gb3rt/Documents/CS3220/Project 3/Debug.map.smsg " "Generated suppressed messages file C:/Users/j3gb3rt/Documents/CS3220/Project 3/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415651037106 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415651037512 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 10 15:23:57 2014 " "Processing ended: Mon Nov 10 15:23:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415651037512 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415651037512 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415651037512 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415651037512 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415651038202 ""}
