<module id="GPIO_CTRL_REGS" HW_revision="" description="GPIO CTRL Registers">
	<register id="GPACTRL" width="32" page="1" offset="0x0" internal="0" description="GPIO A Qualification Sampling Period Control (GPIO0 to 31)">
		<bitfield id="QUALPRD0" description="Qualification sampling period for GPIO0 to GPIO7" begin="7" end="0" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD1" description="Qualification sampling period for GPIO8 to GPIO15" begin="15" end="8" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD2" description="Qualification sampling period for GPIO16 to GPIO23" begin="23" end="16" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD3" description="Qualification sampling period for GPIO24 to GPIO31" begin="31" end="24" width="8" rwaccess="R/W"/>
	</register>
	<register id="GPAQSEL1" width="32" page="1" offset="0x2" internal="0" description="GPIO A Qualifier Select 1 Register (GPIO0 to 15)">
		<bitfield id="GPIO0" description="Select input qualification type for GPIO0" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="Select input qualification type for GPIO1" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="Select input qualification type for GPIO2" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="Select input qualification type for GPIO3" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="Select input qualification type for GPIO4" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="Select input qualification type for GPIO5" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="Select input qualification type for GPIO6" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="Select input qualification type for GPIO7" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO8" description="Select input qualification type for GPIO8" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="Select input qualification type for GPIO9" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="Select input qualification type for GPIO10" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="Select input qualification type for GPIO11" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="Select input qualification type for GPIO12" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="Select input qualification type for GPIO13" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="Select input qualification type for GPIO14" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="Select input qualification type for GPIO15" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPAQSEL2" width="32" page="1" offset="0x4" internal="0" description="GPIO A Qualifier Select 2 Register (GPIO16 to 31)">
		<bitfield id="GPIO16" description="Select input qualification type for GPIO16" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="Select input qualification type for GPIO17" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="Select input qualification type for GPIO18" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="Select input qualification type for GPIO19" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="Select input qualification type for GPIO20" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="Select input qualification type for GPIO21" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="Select input qualification type for GPIO22" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="Select input qualification type for GPIO23" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO24" description="Select input qualification type for GPIO24" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="Select input qualification type for GPIO25" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="Select input qualification type for GPIO26" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="Select input qualification type for GPIO27" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="Select input qualification type for GPIO28" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="Select input qualification type for GPIO29" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="Select input qualification type for GPIO30" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="Select input qualification type for GPIO31" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPAMUX1" width="32" page="1" offset="0x6" internal="0" description="GPIO A Mux 1 Register (GPIO0 to 15)">
		<bitfield id="GPIO0" description="Defines pin-muxing selection for GPIO0" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="Defines pin-muxing selection for GPIO1" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="Defines pin-muxing selection for GPIO2" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="Defines pin-muxing selection for GPIO3" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="Defines pin-muxing selection for GPIO4" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="Defines pin-muxing selection for GPIO5" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="Defines pin-muxing selection for GPIO6" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="Defines pin-muxing selection for GPIO7" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO8" description="Defines pin-muxing selection for GPIO8" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="Defines pin-muxing selection for GPIO9" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="Defines pin-muxing selection for GPIO10" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="Defines pin-muxing selection for GPIO11" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="Defines pin-muxing selection for GPIO12" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="Defines pin-muxing selection for GPIO13" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="Defines pin-muxing selection for GPIO14" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="Defines pin-muxing selection for GPIO15" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPAMUX2" width="32" page="1" offset="0x8" internal="0" description="GPIO A Mux 2 Register (GPIO16 to 31)">
		<bitfield id="GPIO16" description="Defines pin-muxing selection for GPIO16" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="Defines pin-muxing selection for GPIO17" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="Defines pin-muxing selection for GPIO18" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="Defines pin-muxing selection for GPIO19" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="Defines pin-muxing selection for GPIO20" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="Defines pin-muxing selection for GPIO21" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="Defines pin-muxing selection for GPIO22" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="Defines pin-muxing selection for GPIO23" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO24" description="Defines pin-muxing selection for GPIO24" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="Defines pin-muxing selection for GPIO25" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="Defines pin-muxing selection for GPIO26" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="Defines pin-muxing selection for GPIO27" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="Defines pin-muxing selection for GPIO28" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="Defines pin-muxing selection for GPIO29" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="Defines pin-muxing selection for GPIO30" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="Defines pin-muxing selection for GPIO31" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPADIR" width="32" page="1" offset="0xa" internal="0" description="GPIO A Direction Register (GPIO0 to 31)">
		<bitfield id="GPIO0" description="Defines direction for this pin in GPIO mode" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="Defines direction for this pin in GPIO mode" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="Defines direction for this pin in GPIO mode" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="Defines direction for this pin in GPIO mode" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="Defines direction for this pin in GPIO mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="Defines direction for this pin in GPIO mode" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="Defines direction for this pin in GPIO mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="Defines direction for this pin in GPIO mode" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO8" description="Defines direction for this pin in GPIO mode" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="Defines direction for this pin in GPIO mode" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="Defines direction for this pin in GPIO mode" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="Defines direction for this pin in GPIO mode" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="Defines direction for this pin in GPIO mode" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="Defines direction for this pin in GPIO mode" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="Defines direction for this pin in GPIO mode" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="Defines direction for this pin in GPIO mode" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO16" description="Defines direction for this pin in GPIO mode" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="Defines direction for this pin in GPIO mode" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="Defines direction for this pin in GPIO mode" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="Defines direction for this pin in GPIO mode" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="Defines direction for this pin in GPIO mode" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="Defines direction for this pin in GPIO mode" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="Defines direction for this pin in GPIO mode" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="Defines direction for this pin in GPIO mode" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO24" description="Defines direction for this pin in GPIO mode" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="Defines direction for this pin in GPIO mode" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="Defines direction for this pin in GPIO mode" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="Defines direction for this pin in GPIO mode" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="Defines direction for this pin in GPIO mode" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="Defines direction for this pin in GPIO mode" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="Defines direction for this pin in GPIO mode" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="Defines direction for this pin in GPIO mode" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPAPUD" width="32" page="1" offset="0xc" internal="0" description="GPIO A Pull Up Disable Register (GPIO0 to 31) ">
		<bitfield id="GPIO0" description="Pull-Up Disable control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="Pull-Up Disable control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="Pull-Up Disable control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="Pull-Up Disable control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="Pull-Up Disable control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="Pull-Up Disable control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="Pull-Up Disable control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="Pull-Up Disable control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO8" description="Pull-Up Disable control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="Pull-Up Disable control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="Pull-Up Disable control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="Pull-Up Disable control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="Pull-Up Disable control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="Pull-Up Disable control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="Pull-Up Disable control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="Pull-Up Disable control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO16" description="Pull-Up Disable control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="Pull-Up Disable control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="Pull-Up Disable control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="Pull-Up Disable control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="Pull-Up Disable control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="Pull-Up Disable control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="Pull-Up Disable control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="Pull-Up Disable control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO24" description="Pull-Up Disable control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="Pull-Up Disable control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="Pull-Up Disable control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="Pull-Up Disable control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="Pull-Up Disable control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="Pull-Up Disable control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="Pull-Up Disable control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="Pull-Up Disable control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPAINV" width="32" page="1" offset="0x10" internal="0" description="GPIO A Input Polarity Invert Registers (GPIO0 to 31)">
		<bitfield id="GPIO0" description="Input inversion control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="Input inversion control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="Input inversion control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="Input inversion control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="Input inversion control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="Input inversion control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="Input inversion control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="Input inversion control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO8" description="Input inversion control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="Input inversion control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="Input inversion control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="Input inversion control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="Input inversion control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="Input inversion control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="Input inversion control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="Input inversion control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO16" description="Input inversion control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="Input inversion control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="Input inversion control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="Input inversion control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="Input inversion control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="Input inversion control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="Input inversion control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="Input inversion control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO24" description="Input inversion control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="Input inversion control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="Input inversion control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="Input inversion control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="Input inversion control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="Input inversion control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="Input inversion control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="Input inversion control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPAODR" width="32" page="1" offset="0x12" internal="0" description="GPIO A Open Drain Output Register (GPIO0 to GPIO31)">
		<bitfield id="GPIO0" description="Outpout Open-Drain control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="Outpout Open-Drain control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="Outpout Open-Drain control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="Outpout Open-Drain control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="Outpout Open-Drain control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="Outpout Open-Drain control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="Outpout Open-Drain control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="Outpout Open-Drain control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO8" description="Outpout Open-Drain control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="Outpout Open-Drain control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="Outpout Open-Drain control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="Outpout Open-Drain control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="Outpout Open-Drain control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="Outpout Open-Drain control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="Outpout Open-Drain control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="Outpout Open-Drain control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO16" description="Outpout Open-Drain control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="Outpout Open-Drain control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="Outpout Open-Drain control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="Outpout Open-Drain control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="Outpout Open-Drain control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="Outpout Open-Drain control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="Outpout Open-Drain control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="Outpout Open-Drain control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO24" description="Outpout Open-Drain control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="Outpout Open-Drain control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="Outpout Open-Drain control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="Outpout Open-Drain control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="Outpout Open-Drain control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="Outpout Open-Drain control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="Outpout Open-Drain control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="Outpout Open-Drain control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPAGMUX1" width="32" page="1" offset="0x20" internal="0" description="GPIO A Peripheral Group Mux (GPIO0 to 15)">
		<bitfield id="GPIO0" description="Defines pin-muxing selection for GPIO0" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="Defines pin-muxing selection for GPIO1" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="Defines pin-muxing selection for GPIO2" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="Defines pin-muxing selection for GPIO3" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="Defines pin-muxing selection for GPIO4" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="Defines pin-muxing selection for GPIO5" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="Defines pin-muxing selection for GPIO6" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="Defines pin-muxing selection for GPIO7" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO8" description="Defines pin-muxing selection for GPIO8" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="Defines pin-muxing selection for GPIO9" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="Defines pin-muxing selection for GPIO10" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="Defines pin-muxing selection for GPIO11" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="Defines pin-muxing selection for GPIO12" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="Defines pin-muxing selection for GPIO13" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="Defines pin-muxing selection for GPIO14" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="Defines pin-muxing selection for GPIO15" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPAGMUX2" width="32" page="1" offset="0x22" internal="0" description="GPIO A Peripheral Group Mux (GPIO16 to 31)">
		<bitfield id="GPIO16" description="Defines pin-muxing selection for GPIO16" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="Defines pin-muxing selection for GPIO17" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="Defines pin-muxing selection for GPIO18" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="Defines pin-muxing selection for GPIO19" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="Defines pin-muxing selection for GPIO20" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="Defines pin-muxing selection for GPIO21" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="Defines pin-muxing selection for GPIO22" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="Defines pin-muxing selection for GPIO23" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO24" description="Defines pin-muxing selection for GPIO24" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="Defines pin-muxing selection for GPIO25" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="Defines pin-muxing selection for GPIO26" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="Defines pin-muxing selection for GPIO27" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="Defines pin-muxing selection for GPIO28" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="Defines pin-muxing selection for GPIO29" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="Defines pin-muxing selection for GPIO30" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="Defines pin-muxing selection for GPIO31" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPACSEL1" width="32" page="1" offset="0x28" internal="0" description="GPIO A Core Select Register (GPIO0 to 7)">
		<bitfield id="GPIO0" description="GPIO0 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="GPIO1 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="GPIO2 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="GPIO3 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="GPIO4 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="GPIO5 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="GPIO6 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="GPIO7 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPACSEL2" width="32" page="1" offset="0x2a" internal="0" description="GPIO A Core Select Register (GPIO8 to 15)">
		<bitfield id="GPIO8" description="GPIO8 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="GPIO9 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="GPIO10 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="GPIO11 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="GPIO12 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="GPIO13 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="GPIO14 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="GPIO15 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPACSEL3" width="32" page="1" offset="0x2c" internal="0" description="GPIO A Core Select Register (GPIO16 to 23)">
		<bitfield id="GPIO16" description="GPIO16 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="GPIO17 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="GPIO18 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="GPIO19 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="GPIO20 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="GPIO21 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="GPIO22 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="GPIO23 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPACSEL4" width="32" page="1" offset="0x2e" internal="0" description="GPIO A Core Select Register (GPIO24 to 31)">
		<bitfield id="GPIO24" description="GPIO24 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="GPIO25 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="GPIO26 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="GPIO27 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="GPIO28 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="GPIO29 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="GPIO30 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="GPIO31 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPALOCK" width="32" page="1" offset="0x3c" internal="0" description="GPIO A Lock Configuration Register (GPIO0 to 31)">
		<bitfield id="GPIO0" description="Configuration Lock bit for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO1" description="Configuration Lock bit for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO2" description="Configuration Lock bit for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO3" description="Configuration Lock bit for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO4" description="Configuration Lock bit for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO5" description="Configuration Lock bit for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO6" description="Configuration Lock bit for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO7" description="Configuration Lock bit for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO8" description="Configuration Lock bit for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO9" description="Configuration Lock bit for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO10" description="Configuration Lock bit for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO11" description="Configuration Lock bit for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO12" description="Configuration Lock bit for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO13" description="Configuration Lock bit for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO14" description="Configuration Lock bit for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO15" description="Configuration Lock bit for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO16" description="Configuration Lock bit for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO17" description="Configuration Lock bit for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO18" description="Configuration Lock bit for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO19" description="Configuration Lock bit for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO20" description="Configuration Lock bit for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO21" description="Configuration Lock bit for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO22" description="Configuration Lock bit for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO23" description="Configuration Lock bit for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO24" description="Configuration Lock bit for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO25" description="Configuration Lock bit for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO26" description="Configuration Lock bit for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO27" description="Configuration Lock bit for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO28" description="Configuration Lock bit for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO29" description="Configuration Lock bit for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO30" description="Configuration Lock bit for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO31" description="Configuration Lock bit for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPACR" width="32" page="1" offset="0x3e" internal="0" description="GPIO A Lock Commit Register (GPIO0 to 31)">
		<bitfield id="GPIO0" description="Configuration lock commit bit for this pin" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO1" description="Configuration lock commit bit for this pin" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO2" description="Configuration lock commit bit for this pin" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO3" description="Configuration lock commit bit for this pin" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO4" description="Configuration lock commit bit for this pin" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO5" description="Configuration lock commit bit for this pin" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO6" description="Configuration lock commit bit for this pin" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO7" description="Configuration lock commit bit for this pin" begin="7" end="7" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO8" description="Configuration lock commit bit for this pin" begin="8" end="8" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO9" description="Configuration lock commit bit for this pin" begin="9" end="9" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO10" description="Configuration lock commit bit for this pin" begin="10" end="10" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO11" description="Configuration lock commit bit for this pin" begin="11" end="11" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO12" description="Configuration lock commit bit for this pin" begin="12" end="12" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO13" description="Configuration lock commit bit for this pin" begin="13" end="13" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO14" description="Configuration lock commit bit for this pin" begin="14" end="14" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO15" description="Configuration lock commit bit for this pin" begin="15" end="15" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO16" description="Configuration lock commit bit for this pin" begin="16" end="16" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO17" description="Configuration lock commit bit for this pin" begin="17" end="17" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO18" description="Configuration lock commit bit for this pin" begin="18" end="18" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO19" description="Configuration lock commit bit for this pin" begin="19" end="19" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO20" description="Configuration lock commit bit for this pin" begin="20" end="20" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO21" description="Configuration lock commit bit for this pin" begin="21" end="21" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO22" description="Configuration lock commit bit for this pin" begin="22" end="22" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO23" description="Configuration lock commit bit for this pin" begin="23" end="23" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO24" description="Configuration lock commit bit for this pin" begin="24" end="24" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO25" description="Configuration lock commit bit for this pin" begin="25" end="25" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO26" description="Configuration lock commit bit for this pin" begin="26" end="26" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO27" description="Configuration lock commit bit for this pin" begin="27" end="27" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO28" description="Configuration lock commit bit for this pin" begin="28" end="28" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO29" description="Configuration lock commit bit for this pin" begin="29" end="29" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO30" description="Configuration lock commit bit for this pin" begin="30" end="30" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO31" description="Configuration lock commit bit for this pin" begin="31" end="31" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="GPBCTRL" width="32" page="1" offset="0x40" internal="0" description="GPIO B Qualification Sampling Period Control (GPIO32 to 63)">
		<bitfield id="QUALPRD0" description="Qualification sampling period for GPIO32 to GPIO39" begin="7" end="0" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD1" description="Qualification sampling period for GPIO40 to GPIO47" begin="15" end="8" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD2" description="Qualification sampling period for GPIO48 to GPIO55" begin="23" end="16" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD3" description="Qualification sampling period for GPIO56 to GPIO63" begin="31" end="24" width="8" rwaccess="R/W"/>
	</register>
	<register id="GPBQSEL1" width="32" page="1" offset="0x42" internal="0" description="GPIO B Qualifier Select 1 Register (GPIO32 to 47)">
		<bitfield id="GPIO32" description="Select input qualification type for GPIO32" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="Select input qualification type for GPIO33" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="Select input qualification type for GPIO34" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="Select input qualification type for GPIO35" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="Select input qualification type for GPIO36" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="Select input qualification type for GPIO37" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="Select input qualification type for GPIO38" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="Select input qualification type for GPIO39" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO40" description="Select input qualification type for GPIO40" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="Select input qualification type for GPIO41" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="Select input qualification type for GPIO42" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Select input qualification type for GPIO43" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="Select input qualification type for GPIO44" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="Select input qualification type for GPIO45" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="Select input qualification type for GPIO46" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="Select input qualification type for GPIO47" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPBQSEL2" width="32" page="1" offset="0x44" internal="0" description="GPIO B Qualifier Select 2 Register (GPIO48 to 63)">
		<bitfield id="GPIO48" description="Select input qualification type for GPIO48" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="Select input qualification type for GPIO49" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="Select input qualification type for GPIO50" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="Select input qualification type for GPIO51" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="Select input qualification type for GPIO52" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="Select input qualification type for GPIO53" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="Select input qualification type for GPIO54" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="Select input qualification type for GPIO55" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO56" description="Select input qualification type for GPIO56" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="Select input qualification type for GPIO57" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="Select input qualification type for GPIO58" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="Select input qualification type for GPIO59" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="Select input qualification type for GPIO60" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="Select input qualification type for GPIO61" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="Select input qualification type for GPIO62" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="Select input qualification type for GPIO63" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPBMUX1" width="32" page="1" offset="0x46" internal="0" description="GPIO B Mux 1 Register (GPIO32 to 47)">
		<bitfield id="GPIO32" description="Defines pin-muxing selection for GPIO32" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="Defines pin-muxing selection for GPIO33" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="Defines pin-muxing selection for GPIO34" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="Defines pin-muxing selection for GPIO35" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="Defines pin-muxing selection for GPIO36" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="Defines pin-muxing selection for GPIO37" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="Defines pin-muxing selection for GPIO38" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="Defines pin-muxing selection for GPIO39" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO40" description="Defines pin-muxing selection for GPIO40" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="Defines pin-muxing selection for GPIO41" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="Defines pin-muxing selection for GPIO42" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Defines pin-muxing selection for GPIO43" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="Defines pin-muxing selection for GPIO44" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="Defines pin-muxing selection for GPIO45" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="Defines pin-muxing selection for GPIO46" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="Defines pin-muxing selection for GPIO47" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPBMUX2" width="32" page="1" offset="0x48" internal="0" description="GPIO B Mux 2 Register (GPIO48 to 63)">
		<bitfield id="GPIO48" description="Defines pin-muxing selection for GPIO48" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="Defines pin-muxing selection for GPIO49" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="Defines pin-muxing selection for GPIO50" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="Defines pin-muxing selection for GPIO51" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="Defines pin-muxing selection for GPIO52" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="Defines pin-muxing selection for GPIO53" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="Defines pin-muxing selection for GPIO54" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="Defines pin-muxing selection for GPIO55" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO56" description="Defines pin-muxing selection for GPIO56" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="Defines pin-muxing selection for GPIO57" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="Defines pin-muxing selection for GPIO58" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="Defines pin-muxing selection for GPIO59" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="Defines pin-muxing selection for GPIO60" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="Defines pin-muxing selection for GPIO61" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="Defines pin-muxing selection for GPIO62" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="Defines pin-muxing selection for GPIO63" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPBDIR" width="32" page="1" offset="0x4a" internal="0" description="GPIO B Direction Register (GPIO32 to 63)">
		<bitfield id="GPIO32" description="Defines direction for this pin in GPIO mode" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="Defines direction for this pin in GPIO mode" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="Defines direction for this pin in GPIO mode" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="Defines direction for this pin in GPIO mode" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="Defines direction for this pin in GPIO mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="Defines direction for this pin in GPIO mode" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="Defines direction for this pin in GPIO mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="Defines direction for this pin in GPIO mode" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO40" description="Defines direction for this pin in GPIO mode" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="Defines direction for this pin in GPIO mode" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="Defines direction for this pin in GPIO mode" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Defines direction for this pin in GPIO mode" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="Defines direction for this pin in GPIO mode" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="Defines direction for this pin in GPIO mode" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="Defines direction for this pin in GPIO mode" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="Defines direction for this pin in GPIO mode" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO48" description="Defines direction for this pin in GPIO mode" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="Defines direction for this pin in GPIO mode" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="Defines direction for this pin in GPIO mode" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="Defines direction for this pin in GPIO mode" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="Defines direction for this pin in GPIO mode" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="Defines direction for this pin in GPIO mode" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="Defines direction for this pin in GPIO mode" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="Defines direction for this pin in GPIO mode" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO56" description="Defines direction for this pin in GPIO mode" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="Defines direction for this pin in GPIO mode" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="Defines direction for this pin in GPIO mode" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="Defines direction for this pin in GPIO mode" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="Defines direction for this pin in GPIO mode" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="Defines direction for this pin in GPIO mode" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="Defines direction for this pin in GPIO mode" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="Defines direction for this pin in GPIO mode" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPBPUD" width="32" page="1" offset="0x4c" internal="0" description="GPIO B Pull Up Disable Register (GPIO32 to 63) ">
		<bitfield id="GPIO32" description="Pull-Up Disable control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="Pull-Up Disable control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="Pull-Up Disable control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="Pull-Up Disable control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="Pull-Up Disable control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="Pull-Up Disable control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="Pull-Up Disable control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="Pull-Up Disable control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO40" description="Pull-Up Disable control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="Pull-Up Disable control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="Pull-Up Disable control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Pull-Up Disable control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="Pull-Up Disable control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="Pull-Up Disable control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="Pull-Up Disable control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="Pull-Up Disable control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO48" description="Pull-Up Disable control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="Pull-Up Disable control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="Pull-Up Disable control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="Pull-Up Disable control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="Pull-Up Disable control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="Pull-Up Disable control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="Pull-Up Disable control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="Pull-Up Disable control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO56" description="Pull-Up Disable control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="Pull-Up Disable control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="Pull-Up Disable control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="Pull-Up Disable control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="Pull-Up Disable control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="Pull-Up Disable control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="Pull-Up Disable control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="Pull-Up Disable control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPBINV" width="32" page="1" offset="0x50" internal="0" description="GPIO B Input Polarity Invert Registers (GPIO32 to 63)">
		<bitfield id="GPIO32" description="Input inversion control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="Input inversion control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="Input inversion control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="Input inversion control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="Input inversion control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="Input inversion control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="Input inversion control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="Input inversion control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO40" description="Input inversion control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="Input inversion control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="Input inversion control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Input inversion control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="Input inversion control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="Input inversion control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="Input inversion control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="Input inversion control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO48" description="Input inversion control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="Input inversion control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="Input inversion control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="Input inversion control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="Input inversion control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="Input inversion control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="Input inversion control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="Input inversion control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO56" description="Input inversion control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="Input inversion control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="Input inversion control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="Input inversion control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="Input inversion control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="Input inversion control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="Input inversion control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="Input inversion control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPBODR" width="32" page="1" offset="0x52" internal="0" description="GPIO B Open Drain Output Register (GPIO32 to GPIO63)">
		<bitfield id="GPIO32" description="Outpout Open-Drain control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="Outpout Open-Drain control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="Outpout Open-Drain control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="Outpout Open-Drain control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="Outpout Open-Drain control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="Outpout Open-Drain control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="Outpout Open-Drain control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="Outpout Open-Drain control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO40" description="Outpout Open-Drain control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="Outpout Open-Drain control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="Outpout Open-Drain control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Outpout Open-Drain control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="Outpout Open-Drain control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="Outpout Open-Drain control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="Outpout Open-Drain control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="Outpout Open-Drain control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO48" description="Outpout Open-Drain control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="Outpout Open-Drain control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="Outpout Open-Drain control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="Outpout Open-Drain control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="Outpout Open-Drain control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="Outpout Open-Drain control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="Outpout Open-Drain control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="Outpout Open-Drain control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO56" description="Outpout Open-Drain control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="Outpout Open-Drain control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="Outpout Open-Drain control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="Outpout Open-Drain control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="Outpout Open-Drain control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="Outpout Open-Drain control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="Outpout Open-Drain control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="Outpout Open-Drain control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPBAMSEL" width="32" page="1" offset="0x54" internal="0" description="GPIO B Analog Mode Select register (GPIO32 to GPIO63)">
		<bitfield id="GPIO42" description="Analog Mode select for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Analog Mode select for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPBGMUX1" width="32" page="1" offset="0x60" internal="0" description="GPIO B Peripheral Group Mux (GPIO32 to 47)">
		<bitfield id="GPIO32" description="Defines pin-muxing selection for GPIO32" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="Defines pin-muxing selection for GPIO33" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="Defines pin-muxing selection for GPIO34" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="Defines pin-muxing selection for GPIO35" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="Defines pin-muxing selection for GPIO36" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="Defines pin-muxing selection for GPIO37" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="Defines pin-muxing selection for GPIO38" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="Defines pin-muxing selection for GPIO39" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO40" description="Defines pin-muxing selection for GPIO40" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="Defines pin-muxing selection for GPIO41" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="Defines pin-muxing selection for GPIO42" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Defines pin-muxing selection for GPIO43" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="Defines pin-muxing selection for GPIO44" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="Defines pin-muxing selection for GPIO45" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="Defines pin-muxing selection for GPIO46" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="Defines pin-muxing selection for GPIO47" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPBGMUX2" width="32" page="1" offset="0x62" internal="0" description="GPIO B Peripheral Group Mux (GPIO48 to 63)">
		<bitfield id="GPIO48" description="Defines pin-muxing selection for GPIO48" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="Defines pin-muxing selection for GPIO49" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="Defines pin-muxing selection for GPIO50" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="Defines pin-muxing selection for GPIO51" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="Defines pin-muxing selection for GPIO52" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="Defines pin-muxing selection for GPIO53" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="Defines pin-muxing selection for GPIO54" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="Defines pin-muxing selection for GPIO55" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO56" description="Defines pin-muxing selection for GPIO56" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="Defines pin-muxing selection for GPIO57" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="Defines pin-muxing selection for GPIO58" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="Defines pin-muxing selection for GPIO59" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="Defines pin-muxing selection for GPIO60" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="Defines pin-muxing selection for GPIO61" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="Defines pin-muxing selection for GPIO62" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="Defines pin-muxing selection for GPIO63" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPBCSEL1" width="32" page="1" offset="0x68" internal="0" description="GPIO B Core Select Register (GPIO32 to 39)">
		<bitfield id="GPIO32" description="GPIO32 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="GPIO33 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="GPIO34 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="GPIO35 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="GPIO36 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="GPIO37 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="GPIO38 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="GPIO39 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPBCSEL2" width="32" page="1" offset="0x6a" internal="0" description="GPIO B Core Select Register (GPIO40 to 47)">
		<bitfield id="GPIO40" description="GPIO40 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="GPIO41 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="GPIO42 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="GPIO43 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="GPIO44 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="GPIO45 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="GPIO46 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="GPIO47 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPBCSEL3" width="32" page="1" offset="0x6c" internal="0" description="GPIO B Core Select Register (GPIO48 to 55)">
		<bitfield id="GPIO48" description="GPIO48 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="GPIO49 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="GPIO50 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="GPIO51 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="GPIO52 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="GPIO53 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="GPIO54 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="GPIO55 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPBCSEL4" width="32" page="1" offset="0x6e" internal="0" description="GPIO B Core Select Register (GPIO56 to 63)">
		<bitfield id="GPIO56" description="GPIO56 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="GPIO57 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="GPIO58 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="GPIO59 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="GPIO60 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="GPIO61 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="GPIO62 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="GPIO63 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPBLOCK" width="32" page="1" offset="0x7c" internal="0" description="GPIO B Lock Configuration Register (GPIO32 to 63)">
		<bitfield id="GPIO32" description="Configuration Lock bit for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO33" description="Configuration Lock bit for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO34" description="Configuration Lock bit for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO35" description="Configuration Lock bit for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO36" description="Configuration Lock bit for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO37" description="Configuration Lock bit for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO38" description="Configuration Lock bit for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO39" description="Configuration Lock bit for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO40" description="Configuration Lock bit for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO41" description="Configuration Lock bit for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO42" description="Configuration Lock bit for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO43" description="Configuration Lock bit for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO44" description="Configuration Lock bit for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO45" description="Configuration Lock bit for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO46" description="Configuration Lock bit for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO47" description="Configuration Lock bit for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO48" description="Configuration Lock bit for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO49" description="Configuration Lock bit for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO50" description="Configuration Lock bit for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO51" description="Configuration Lock bit for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO52" description="Configuration Lock bit for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO53" description="Configuration Lock bit for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO54" description="Configuration Lock bit for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO55" description="Configuration Lock bit for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO56" description="Configuration Lock bit for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO57" description="Configuration Lock bit for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO58" description="Configuration Lock bit for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO59" description="Configuration Lock bit for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO60" description="Configuration Lock bit for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO61" description="Configuration Lock bit for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO62" description="Configuration Lock bit for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO63" description="Configuration Lock bit for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPBCR" width="32" page="1" offset="0x7e" internal="0" description="GPIO B Lock Commit Register (GPIO32 to 63)">
		<bitfield id="GPIO32" description="Configuration lock commit bit for this pin" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO33" description="Configuration lock commit bit for this pin" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO34" description="Configuration lock commit bit for this pin" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO35" description="Configuration lock commit bit for this pin" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO36" description="Configuration lock commit bit for this pin" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO37" description="Configuration lock commit bit for this pin" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO38" description="Configuration lock commit bit for this pin" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO39" description="Configuration lock commit bit for this pin" begin="7" end="7" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO40" description="Configuration lock commit bit for this pin" begin="8" end="8" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO41" description="Configuration lock commit bit for this pin" begin="9" end="9" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO42" description="Configuration lock commit bit for this pin" begin="10" end="10" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO43" description="Configuration lock commit bit for this pin" begin="11" end="11" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO44" description="Configuration lock commit bit for this pin" begin="12" end="12" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO45" description="Configuration lock commit bit for this pin" begin="13" end="13" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO46" description="Configuration lock commit bit for this pin" begin="14" end="14" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO47" description="Configuration lock commit bit for this pin" begin="15" end="15" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO48" description="Configuration lock commit bit for this pin" begin="16" end="16" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO49" description="Configuration lock commit bit for this pin" begin="17" end="17" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO50" description="Configuration lock commit bit for this pin" begin="18" end="18" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO51" description="Configuration lock commit bit for this pin" begin="19" end="19" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO52" description="Configuration lock commit bit for this pin" begin="20" end="20" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO53" description="Configuration lock commit bit for this pin" begin="21" end="21" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO54" description="Configuration lock commit bit for this pin" begin="22" end="22" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO55" description="Configuration lock commit bit for this pin" begin="23" end="23" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO56" description="Configuration lock commit bit for this pin" begin="24" end="24" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO57" description="Configuration lock commit bit for this pin" begin="25" end="25" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO58" description="Configuration lock commit bit for this pin" begin="26" end="26" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO59" description="Configuration lock commit bit for this pin" begin="27" end="27" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO60" description="Configuration lock commit bit for this pin" begin="28" end="28" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO61" description="Configuration lock commit bit for this pin" begin="29" end="29" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO62" description="Configuration lock commit bit for this pin" begin="30" end="30" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO63" description="Configuration lock commit bit for this pin" begin="31" end="31" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="GPCCTRL" width="32" page="1" offset="0x80" internal="0" description="GPIO C Qualification Sampling Period Control (GPIO64 to 95)">
		<bitfield id="QUALPRD0" description="Qualification sampling period for GPIO64 to GPIO71" begin="7" end="0" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD1" description="Qualification sampling period for GPIO72 to GPIO79" begin="15" end="8" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD2" description="Qualification sampling period for GPIO80 to GPIO87" begin="23" end="16" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD3" description="Qualification sampling period for GPIO88 to GPIO95" begin="31" end="24" width="8" rwaccess="R/W"/>
	</register>
	<register id="GPCQSEL1" width="32" page="1" offset="0x82" internal="0" description="GPIO C Qualifier Select 1 Register (GPIO64 to 79)">
		<bitfield id="GPIO64" description="Select input qualification type for GPIO64" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="Select input qualification type for GPIO65" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="Select input qualification type for GPIO66" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="Select input qualification type for GPIO67" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="Select input qualification type for GPIO68" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="Select input qualification type for GPIO69" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="Select input qualification type for GPIO70" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="Select input qualification type for GPIO71" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO72" description="Select input qualification type for GPIO72" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="Select input qualification type for GPIO73" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="Select input qualification type for GPIO74" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="Select input qualification type for GPIO75" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="Select input qualification type for GPIO76" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="Select input qualification type for GPIO77" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="Select input qualification type for GPIO78" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="Select input qualification type for GPIO79" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPCQSEL2" width="32" page="1" offset="0x84" internal="0" description="GPIO C Qualifier Select 2 Register (GPIO80  to 95)">
		<bitfield id="GPIO80" description="Select input qualification type for GPIO80" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="Select input qualification type for GPIO81" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="Select input qualification type for GPIO82" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="Select input qualification type for GPIO83" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="Select input qualification type for GPIO84" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="Select input qualification type for GPIO85" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="Select input qualification type for GPIO86" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="Select input qualification type for GPIO87" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO88" description="Select input qualification type for GPIO88" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="Select input qualification type for GPIO89" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="Select input qualification type for GPIO90" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="Select input qualification type for GPIO91" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="Select input qualification type for GPIO92" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="Select input qualification type for GPIO93" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="Select input qualification type for GPIO94" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="Select input qualification type for GPIO95" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPCMUX1" width="32" page="1" offset="0x86" internal="0" description="GPIO C Mux 1 Register (GPIO64 to 79)">
		<bitfield id="GPIO64" description="Defines pin-muxing selection for GPIO64" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="Defines pin-muxing selection for GPIO65" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="Defines pin-muxing selection for GPIO66" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="Defines pin-muxing selection for GPIO67" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="Defines pin-muxing selection for GPIO68" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="Defines pin-muxing selection for GPIO69" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="Defines pin-muxing selection for GPIO70" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="Defines pin-muxing selection for GPIO71" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO72" description="Defines pin-muxing selection for GPIO72" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="Defines pin-muxing selection for GPIO73" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="Defines pin-muxing selection for GPIO74" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="Defines pin-muxing selection for GPIO75" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="Defines pin-muxing selection for GPIO76" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="Defines pin-muxing selection for GPIO77" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="Defines pin-muxing selection for GPIO78" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="Defines pin-muxing selection for GPIO79" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPCMUX2" width="32" page="1" offset="0x88" internal="0" description="GPIO C Mux 2 Register (GPIO80  to 95)">
		<bitfield id="GPIO80" description="Defines pin-muxing selection for GPIO80" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="Defines pin-muxing selection for GPIO81" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="Defines pin-muxing selection for GPIO82" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="Defines pin-muxing selection for GPIO83" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="Defines pin-muxing selection for GPIO84" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="Defines pin-muxing selection for GPIO85" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="Defines pin-muxing selection for GPIO86" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="Defines pin-muxing selection for GPIO87" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO88" description="Defines pin-muxing selection for GPIO88" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="Defines pin-muxing selection for GPIO89" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="Defines pin-muxing selection for GPIO90" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="Defines pin-muxing selection for GPIO91" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="Defines pin-muxing selection for GPIO92" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="Defines pin-muxing selection for GPIO93" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="Defines pin-muxing selection for GPIO94" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="Defines pin-muxing selection for GPIO95" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPCDIR" width="32" page="1" offset="0x8a" internal="0" description="GPIO C Direction Register (GPIO64 to 95)">
		<bitfield id="GPIO64" description="Defines direction for this pin in GPIO mode" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="Defines direction for this pin in GPIO mode" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="Defines direction for this pin in GPIO mode" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="Defines direction for this pin in GPIO mode" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="Defines direction for this pin in GPIO mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="Defines direction for this pin in GPIO mode" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="Defines direction for this pin in GPIO mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="Defines direction for this pin in GPIO mode" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO72" description="Defines direction for this pin in GPIO mode" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="Defines direction for this pin in GPIO mode" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="Defines direction for this pin in GPIO mode" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="Defines direction for this pin in GPIO mode" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="Defines direction for this pin in GPIO mode" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="Defines direction for this pin in GPIO mode" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="Defines direction for this pin in GPIO mode" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="Defines direction for this pin in GPIO mode" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO80" description="Defines direction for this pin in GPIO mode" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="Defines direction for this pin in GPIO mode" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="Defines direction for this pin in GPIO mode" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="Defines direction for this pin in GPIO mode" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="Defines direction for this pin in GPIO mode" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="Defines direction for this pin in GPIO mode" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="Defines direction for this pin in GPIO mode" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="Defines direction for this pin in GPIO mode" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO88" description="Defines direction for this pin in GPIO mode" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="Defines direction for this pin in GPIO mode" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="Defines direction for this pin in GPIO mode" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="Defines direction for this pin in GPIO mode" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="Defines direction for this pin in GPIO mode" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="Defines direction for this pin in GPIO mode" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="Defines direction for this pin in GPIO mode" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="Defines direction for this pin in GPIO mode" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPCPUD" width="32" page="1" offset="0x8c" internal="0" description="GPIO C Pull Up Disable Register (GPIO64 to 95) ">
		<bitfield id="GPIO64" description="Pull-Up Disable control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="Pull-Up Disable control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="Pull-Up Disable control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="Pull-Up Disable control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="Pull-Up Disable control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="Pull-Up Disable control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="Pull-Up Disable control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="Pull-Up Disable control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO72" description="Pull-Up Disable control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="Pull-Up Disable control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="Pull-Up Disable control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="Pull-Up Disable control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="Pull-Up Disable control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="Pull-Up Disable control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="Pull-Up Disable control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="Pull-Up Disable control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO80" description="Pull-Up Disable control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="Pull-Up Disable control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="Pull-Up Disable control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="Pull-Up Disable control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="Pull-Up Disable control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="Pull-Up Disable control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="Pull-Up Disable control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="Pull-Up Disable control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO88" description="Pull-Up Disable control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="Pull-Up Disable control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="Pull-Up Disable control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="Pull-Up Disable control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="Pull-Up Disable control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="Pull-Up Disable control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="Pull-Up Disable control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="Pull-Up Disable control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPCINV" width="32" page="1" offset="0x90" internal="0" description="GPIO C Input Polarity Invert Registers (GPIO64 to 95)">
		<bitfield id="GPIO64" description="Input inversion control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="Input inversion control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="Input inversion control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="Input inversion control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="Input inversion control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="Input inversion control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="Input inversion control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="Input inversion control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO72" description="Input inversion control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="Input inversion control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="Input inversion control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="Input inversion control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="Input inversion control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="Input inversion control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="Input inversion control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="Input inversion control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO80" description="Input inversion control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="Input inversion control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="Input inversion control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="Input inversion control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="Input inversion control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="Input inversion control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="Input inversion control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="Input inversion control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO88" description="Input inversion control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="Input inversion control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="Input inversion control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="Input inversion control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="Input inversion control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="Input inversion control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="Input inversion control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="Input inversion control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPCODR" width="32" page="1" offset="0x92" internal="0" description="GPIO C Open Drain Output Register (GPIO64 to GPIO95)">
		<bitfield id="GPIO64" description="Outpout Open-Drain control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="Outpout Open-Drain control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="Outpout Open-Drain control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="Outpout Open-Drain control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="Outpout Open-Drain control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="Outpout Open-Drain control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="Outpout Open-Drain control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="Outpout Open-Drain control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO72" description="Outpout Open-Drain control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="Outpout Open-Drain control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="Outpout Open-Drain control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="Outpout Open-Drain control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="Outpout Open-Drain control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="Outpout Open-Drain control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="Outpout Open-Drain control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="Outpout Open-Drain control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO80" description="Outpout Open-Drain control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="Outpout Open-Drain control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="Outpout Open-Drain control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="Outpout Open-Drain control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="Outpout Open-Drain control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="Outpout Open-Drain control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="Outpout Open-Drain control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="Outpout Open-Drain control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO88" description="Outpout Open-Drain control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="Outpout Open-Drain control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="Outpout Open-Drain control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="Outpout Open-Drain control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="Outpout Open-Drain control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="Outpout Open-Drain control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="Outpout Open-Drain control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="Outpout Open-Drain control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPCGMUX1" width="32" page="1" offset="0xa0" internal="0" description="GPIO C Peripheral Group Mux (GPIO64 to 79)">
		<bitfield id="GPIO64" description="Defines pin-muxing selection for GPIO64" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="Defines pin-muxing selection for GPIO65" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="Defines pin-muxing selection for GPIO66" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="Defines pin-muxing selection for GPIO67" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="Defines pin-muxing selection for GPIO68" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="Defines pin-muxing selection for GPIO69" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="Defines pin-muxing selection for GPIO70" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="Defines pin-muxing selection for GPIO71" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO72" description="Defines pin-muxing selection for GPIO72" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="Defines pin-muxing selection for GPIO73" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="Defines pin-muxing selection for GPIO74" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="Defines pin-muxing selection for GPIO75" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="Defines pin-muxing selection for GPIO76" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="Defines pin-muxing selection for GPIO77" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="Defines pin-muxing selection for GPIO78" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="Defines pin-muxing selection for GPIO79" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPCGMUX2" width="32" page="1" offset="0xa2" internal="0" description="GPIO C Peripheral Group Mux (GPIO80  to 95)">
		<bitfield id="GPIO80" description="Defines pin-muxing selection for GPIO80" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="Defines pin-muxing selection for GPIO81" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="Defines pin-muxing selection for GPIO82" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="Defines pin-muxing selection for GPIO83" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="Defines pin-muxing selection for GPIO84" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="Defines pin-muxing selection for GPIO85" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="Defines pin-muxing selection for GPIO86" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="Defines pin-muxing selection for GPIO87" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO88" description="Defines pin-muxing selection for GPIO88" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="Defines pin-muxing selection for GPIO89" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="Defines pin-muxing selection for GPIO90" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="Defines pin-muxing selection for GPIO91" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="Defines pin-muxing selection for GPIO92" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="Defines pin-muxing selection for GPIO93" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="Defines pin-muxing selection for GPIO94" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="Defines pin-muxing selection for GPIO95" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPCCSEL1" width="32" page="1" offset="0xa8" internal="0" description="GPIO C Core Select Register (GPIO64 to 71)">
		<bitfield id="GPIO64" description="GPIO64 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="GPIO65 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="GPIO66 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="GPIO67 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="GPIO68 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="GPIO69 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="GPIO70 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="GPIO71 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPCCSEL2" width="32" page="1" offset="0xaa" internal="0" description="GPIO C Core Select Register (GPIO72 to 79)">
		<bitfield id="GPIO72" description="GPIO72 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="GPIO73 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="GPIO74 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="GPIO75 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="GPIO76 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="GPIO77 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="GPIO78 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="GPIO79 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPCCSEL3" width="32" page="1" offset="0xac" internal="0" description="GPIO C Core Select Register (GPIO80  to 87)">
		<bitfield id="GPIO80" description="GPIO80 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="GPIO81 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="GPIO82 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="GPIO83 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="GPIO84 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="GPIO85 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="GPIO86 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="GPIO87 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPCCSEL4" width="32" page="1" offset="0xae" internal="0" description="GPIO C Core Select Register (GPIO88 to 95)">
		<bitfield id="GPIO88" description="GPIO88 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="GPIO89 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="GPIO90 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="GPIO91 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="GPIO92 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="GPIO93 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="GPIO94 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="GPIO95 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPCLOCK" width="32" page="1" offset="0xbc" internal="0" description="GPIO C Lock Configuration Register (GPIO64 to 95)">
		<bitfield id="GPIO64" description="Configuration Lock bit for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO65" description="Configuration Lock bit for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO66" description="Configuration Lock bit for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO67" description="Configuration Lock bit for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO68" description="Configuration Lock bit for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO69" description="Configuration Lock bit for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO70" description="Configuration Lock bit for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO71" description="Configuration Lock bit for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO72" description="Configuration Lock bit for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO73" description="Configuration Lock bit for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO74" description="Configuration Lock bit for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO75" description="Configuration Lock bit for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO76" description="Configuration Lock bit for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO77" description="Configuration Lock bit for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO78" description="Configuration Lock bit for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO79" description="Configuration Lock bit for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO80" description="Configuration Lock bit for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO81" description="Configuration Lock bit for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO82" description="Configuration Lock bit for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO83" description="Configuration Lock bit for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO84" description="Configuration Lock bit for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO85" description="Configuration Lock bit for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO86" description="Configuration Lock bit for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO87" description="Configuration Lock bit for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO88" description="Configuration Lock bit for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO89" description="Configuration Lock bit for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO90" description="Configuration Lock bit for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO91" description="Configuration Lock bit for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO92" description="Configuration Lock bit for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO93" description="Configuration Lock bit for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO94" description="Configuration Lock bit for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO95" description="Configuration Lock bit for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPCCR" width="32" page="1" offset="0xbe" internal="0" description="GPIO C Lock Commit Register (GPIO64 to 95)">
		<bitfield id="GPIO64" description="Configuration lock commit bit for this pin" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO65" description="Configuration lock commit bit for this pin" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO66" description="Configuration lock commit bit for this pin" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO67" description="Configuration lock commit bit for this pin" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO68" description="Configuration lock commit bit for this pin" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO69" description="Configuration lock commit bit for this pin" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO70" description="Configuration lock commit bit for this pin" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO71" description="Configuration lock commit bit for this pin" begin="7" end="7" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO72" description="Configuration lock commit bit for this pin" begin="8" end="8" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO73" description="Configuration lock commit bit for this pin" begin="9" end="9" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO74" description="Configuration lock commit bit for this pin" begin="10" end="10" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO75" description="Configuration lock commit bit for this pin" begin="11" end="11" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO76" description="Configuration lock commit bit for this pin" begin="12" end="12" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO77" description="Configuration lock commit bit for this pin" begin="13" end="13" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO78" description="Configuration lock commit bit for this pin" begin="14" end="14" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO79" description="Configuration lock commit bit for this pin" begin="15" end="15" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO80" description="Configuration lock commit bit for this pin" begin="16" end="16" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO81" description="Configuration lock commit bit for this pin" begin="17" end="17" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO82" description="Configuration lock commit bit for this pin" begin="18" end="18" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO83" description="Configuration lock commit bit for this pin" begin="19" end="19" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO84" description="Configuration lock commit bit for this pin" begin="20" end="20" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO85" description="Configuration lock commit bit for this pin" begin="21" end="21" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO86" description="Configuration lock commit bit for this pin" begin="22" end="22" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO87" description="Configuration lock commit bit for this pin" begin="23" end="23" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO88" description="Configuration lock commit bit for this pin" begin="24" end="24" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO89" description="Configuration lock commit bit for this pin" begin="25" end="25" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO90" description="Configuration lock commit bit for this pin" begin="26" end="26" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO91" description="Configuration lock commit bit for this pin" begin="27" end="27" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO92" description="Configuration lock commit bit for this pin" begin="28" end="28" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO93" description="Configuration lock commit bit for this pin" begin="29" end="29" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO94" description="Configuration lock commit bit for this pin" begin="30" end="30" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO95" description="Configuration lock commit bit for this pin" begin="31" end="31" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="GPDCTRL" width="32" page="1" offset="0xc0" internal="0" description="GPIO D Qualification Sampling Period Control (GPIO96 to 127)">
		<bitfield id="QUALPRD0" description="Qualification sampling period for GPIO96 to GPIO103" begin="7" end="0" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD1" description="Qualification sampling period for GPIO104 to GPIO111" begin="15" end="8" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD2" description="Qualification sampling period for GPIO112 to GPIO119" begin="23" end="16" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD3" description="Qualification sampling period for GPIO120 to GPIO127" begin="31" end="24" width="8" rwaccess="R/W"/>
	</register>
	<register id="GPDQSEL1" width="32" page="1" offset="0xc2" internal="0" description="GPIO D Qualifier Select 1 Register (GPIO96 to 111)">
		<bitfield id="GPIO96" description="Select input qualification type for GPIO96" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="Select input qualification type for GPIO97" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="Select input qualification type for GPIO98" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="Select input qualification type for GPIO99" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="Select input qualification type for GPIO100" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="Select input qualification type for GPIO101" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="Select input qualification type for GPIO102" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="Select input qualification type for GPIO103" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO104" description="Select input qualification type for GPIO104" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="Select input qualification type for GPIO105" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="Select input qualification type for GPIO106" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="Select input qualification type for GPIO107" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="Select input qualification type for GPIO108" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="Select input qualification type for GPIO109" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="Select input qualification type for GPIO110" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="Select input qualification type for GPIO111" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPDQSEL2" width="32" page="1" offset="0xc4" internal="0" description="GPIO D Qualifier Select 2 Register (GPIO112 to 127)">
		<bitfield id="GPIO112" description="Select input qualification type for GPIO112" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="Select input qualification type for GPIO113" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="Select input qualification type for GPIO114" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="Select input qualification type for GPIO115" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="Select input qualification type for GPIO116" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="Select input qualification type for GPIO117" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="Select input qualification type for GPIO118" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="Select input qualification type for GPIO119" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO120" description="Select input qualification type for GPIO120" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="Select input qualification type for GPIO121" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="Select input qualification type for GPIO122" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="Select input qualification type for GPIO123" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="Select input qualification type for GPIO124" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="Select input qualification type for GPIO125" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="Select input qualification type for GPIO126" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="Select input qualification type for GPIO127" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPDMUX1" width="32" page="1" offset="0xc6" internal="0" description="GPIO D Mux 1 Register (GPIO96 to 111)">
		<bitfield id="GPIO96" description="Defines pin-muxing selection for GPIO96" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="Defines pin-muxing selection for GPIO97" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="Defines pin-muxing selection for GPIO98" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="Defines pin-muxing selection for GPIO99" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="Defines pin-muxing selection for GPIO100" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="Defines pin-muxing selection for GPIO101" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="Defines pin-muxing selection for GPIO102" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="Defines pin-muxing selection for GPIO103" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO104" description="Defines pin-muxing selection for GPIO104" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="Defines pin-muxing selection for GPIO105" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="Defines pin-muxing selection for GPIO106" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="Defines pin-muxing selection for GPIO107" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="Defines pin-muxing selection for GPIO108" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="Defines pin-muxing selection for GPIO109" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="Defines pin-muxing selection for GPIO110" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="Defines pin-muxing selection for GPIO111" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPDMUX2" width="32" page="1" offset="0xc8" internal="0" description="GPIO D Mux 2 Register (GPIO112 to 127)">
		<bitfield id="GPIO112" description="Defines pin-muxing selection for GPIO112" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="Defines pin-muxing selection for GPIO113" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="Defines pin-muxing selection for GPIO114" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="Defines pin-muxing selection for GPIO115" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="Defines pin-muxing selection for GPIO116" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="Defines pin-muxing selection for GPIO117" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="Defines pin-muxing selection for GPIO118" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="Defines pin-muxing selection for GPIO119" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO120" description="Defines pin-muxing selection for GPIO120" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="Defines pin-muxing selection for GPIO121" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="Defines pin-muxing selection for GPIO122" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="Defines pin-muxing selection for GPIO123" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="Defines pin-muxing selection for GPIO124" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="Defines pin-muxing selection for GPIO125" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="Defines pin-muxing selection for GPIO126" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="Defines pin-muxing selection for GPIO127" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPDDIR" width="32" page="1" offset="0xca" internal="0" description="GPIO D Direction Register (GPIO96 to 127)">
		<bitfield id="GPIO96" description="Defines direction for this pin in GPIO mode" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="Defines direction for this pin in GPIO mode" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="Defines direction for this pin in GPIO mode" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="Defines direction for this pin in GPIO mode" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="Defines direction for this pin in GPIO mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="Defines direction for this pin in GPIO mode" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="Defines direction for this pin in GPIO mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="Defines direction for this pin in GPIO mode" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO104" description="Defines direction for this pin in GPIO mode" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="Defines direction for this pin in GPIO mode" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="Defines direction for this pin in GPIO mode" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="Defines direction for this pin in GPIO mode" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="Defines direction for this pin in GPIO mode" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="Defines direction for this pin in GPIO mode" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="Defines direction for this pin in GPIO mode" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="Defines direction for this pin in GPIO mode" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO112" description="Defines direction for this pin in GPIO mode" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="Defines direction for this pin in GPIO mode" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="Defines direction for this pin in GPIO mode" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="Defines direction for this pin in GPIO mode" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="Defines direction for this pin in GPIO mode" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="Defines direction for this pin in GPIO mode" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="Defines direction for this pin in GPIO mode" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="Defines direction for this pin in GPIO mode" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO120" description="Defines direction for this pin in GPIO mode" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="Defines direction for this pin in GPIO mode" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="Defines direction for this pin in GPIO mode" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="Defines direction for this pin in GPIO mode" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="Defines direction for this pin in GPIO mode" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="Defines direction for this pin in GPIO mode" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="Defines direction for this pin in GPIO mode" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="Defines direction for this pin in GPIO mode" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPDPUD" width="32" page="1" offset="0xcc" internal="0" description="GPIO D Pull Up Disable Register (GPIO96 to 127) ">
		<bitfield id="GPIO96" description="Pull-Up Disable control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="Pull-Up Disable control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="Pull-Up Disable control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="Pull-Up Disable control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="Pull-Up Disable control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="Pull-Up Disable control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="Pull-Up Disable control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="Pull-Up Disable control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO104" description="Pull-Up Disable control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="Pull-Up Disable control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="Pull-Up Disable control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="Pull-Up Disable control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="Pull-Up Disable control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="Pull-Up Disable control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="Pull-Up Disable control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="Pull-Up Disable control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO112" description="Pull-Up Disable control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="Pull-Up Disable control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="Pull-Up Disable control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="Pull-Up Disable control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="Pull-Up Disable control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="Pull-Up Disable control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="Pull-Up Disable control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="Pull-Up Disable control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO120" description="Pull-Up Disable control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="Pull-Up Disable control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="Pull-Up Disable control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="Pull-Up Disable control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="Pull-Up Disable control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="Pull-Up Disable control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="Pull-Up Disable control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="Pull-Up Disable control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPDINV" width="32" page="1" offset="0xd0" internal="0" description="GPIO D Input Polarity Invert Registers (GPIO96 to 127)">
		<bitfield id="GPIO96" description="Input inversion control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="Input inversion control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="Input inversion control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="Input inversion control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="Input inversion control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="Input inversion control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="Input inversion control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="Input inversion control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO104" description="Input inversion control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="Input inversion control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="Input inversion control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="Input inversion control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="Input inversion control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="Input inversion control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="Input inversion control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="Input inversion control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO112" description="Input inversion control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="Input inversion control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="Input inversion control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="Input inversion control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="Input inversion control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="Input inversion control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="Input inversion control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="Input inversion control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO120" description="Input inversion control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="Input inversion control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="Input inversion control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="Input inversion control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="Input inversion control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="Input inversion control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="Input inversion control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="Input inversion control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPDODR" width="32" page="1" offset="0xd2" internal="0" description="GPIO D Open Drain Output Register (GPIO96 to GPIO127)">
		<bitfield id="GPIO96" description="Outpout Open-Drain control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="Outpout Open-Drain control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="Outpout Open-Drain control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="Outpout Open-Drain control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="Outpout Open-Drain control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="Outpout Open-Drain control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="Outpout Open-Drain control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="Outpout Open-Drain control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO104" description="Outpout Open-Drain control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="Outpout Open-Drain control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="Outpout Open-Drain control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="Outpout Open-Drain control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="Outpout Open-Drain control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="Outpout Open-Drain control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="Outpout Open-Drain control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="Outpout Open-Drain control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO112" description="Outpout Open-Drain control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="Outpout Open-Drain control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="Outpout Open-Drain control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="Outpout Open-Drain control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="Outpout Open-Drain control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="Outpout Open-Drain control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="Outpout Open-Drain control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="Outpout Open-Drain control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO120" description="Outpout Open-Drain control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="Outpout Open-Drain control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="Outpout Open-Drain control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="Outpout Open-Drain control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="Outpout Open-Drain control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="Outpout Open-Drain control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="Outpout Open-Drain control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="Outpout Open-Drain control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPDGMUX1" width="32" page="1" offset="0xe0" internal="0" description="GPIO D Peripheral Group Mux (GPIO96 to 111)">
		<bitfield id="GPIO96" description="Defines pin-muxing selection for GPIO96" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="Defines pin-muxing selection for GPIO97" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="Defines pin-muxing selection for GPIO98" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="Defines pin-muxing selection for GPIO99" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="Defines pin-muxing selection for GPIO100" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="Defines pin-muxing selection for GPIO101" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="Defines pin-muxing selection for GPIO102" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="Defines pin-muxing selection for GPIO103" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO104" description="Defines pin-muxing selection for GPIO104" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="Defines pin-muxing selection for GPIO105" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="Defines pin-muxing selection for GPIO106" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="Defines pin-muxing selection for GPIO107" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="Defines pin-muxing selection for GPIO108" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="Defines pin-muxing selection for GPIO109" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="Defines pin-muxing selection for GPIO110" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="Defines pin-muxing selection for GPIO111" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPDGMUX2" width="32" page="1" offset="0xe2" internal="0" description="GPIO D Peripheral Group Mux (GPIO112 to 127)">
		<bitfield id="GPIO112" description="Defines pin-muxing selection for GPIO112" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="Defines pin-muxing selection for GPIO113" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="Defines pin-muxing selection for GPIO114" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="Defines pin-muxing selection for GPIO115" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="Defines pin-muxing selection for GPIO116" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="Defines pin-muxing selection for GPIO117" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="Defines pin-muxing selection for GPIO118" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="Defines pin-muxing selection for GPIO119" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO120" description="Defines pin-muxing selection for GPIO120" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="Defines pin-muxing selection for GPIO121" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="Defines pin-muxing selection for GPIO122" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="Defines pin-muxing selection for GPIO123" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="Defines pin-muxing selection for GPIO124" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="Defines pin-muxing selection for GPIO125" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="Defines pin-muxing selection for GPIO126" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="Defines pin-muxing selection for GPIO127" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPDCSEL1" width="32" page="1" offset="0xe8" internal="0" description="GPIO D Core Select Register (GPIO96 to 103)">
		<bitfield id="GPIO96" description="GPIO96 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="GPIO97 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="GPIO98 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="GPIO99 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="GPIO100 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="GPIO101 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="GPIO102 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="GPIO103 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPDCSEL2" width="32" page="1" offset="0xea" internal="0" description="GPIO D Core Select Register (GPIO104 to 111)">
		<bitfield id="GPIO104" description="GPIO104 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="GPIO105 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="GPIO106 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="GPIO107 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="GPIO108 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="GPIO109 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="GPIO110 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="GPIO111 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPDCSEL3" width="32" page="1" offset="0xec" internal="0" description="GPIO D Core Select Register (GPIO112 to 119)">
		<bitfield id="GPIO112" description="GPIO112 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="GPIO113 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="GPIO114 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="GPIO115 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="GPIO116 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="GPIO117 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="GPIO118 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="GPIO119 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPDCSEL4" width="32" page="1" offset="0xee" internal="0" description="GPIO D Core Select Register (GPIO120 to 127)">
		<bitfield id="GPIO120" description="GPIO120 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="GPIO121 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="GPIO122 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="GPIO123 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="GPIO124 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="GPIO125 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="GPIO126 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="GPIO127 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPDLOCK" width="32" page="1" offset="0xfc" internal="0" description="GPIO D Lock Configuration Register (GPIO96 to 127)">
		<bitfield id="GPIO96" description="Configuration Lock bit for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO97" description="Configuration Lock bit for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO98" description="Configuration Lock bit for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO99" description="Configuration Lock bit for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO100" description="Configuration Lock bit for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO101" description="Configuration Lock bit for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO102" description="Configuration Lock bit for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO103" description="Configuration Lock bit for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO104" description="Configuration Lock bit for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO105" description="Configuration Lock bit for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO106" description="Configuration Lock bit for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO107" description="Configuration Lock bit for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO108" description="Configuration Lock bit for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO109" description="Configuration Lock bit for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO110" description="Configuration Lock bit for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO111" description="Configuration Lock bit for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO112" description="Configuration Lock bit for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO113" description="Configuration Lock bit for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO114" description="Configuration Lock bit for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO115" description="Configuration Lock bit for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO116" description="Configuration Lock bit for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO117" description="Configuration Lock bit for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO118" description="Configuration Lock bit for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO119" description="Configuration Lock bit for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO120" description="Configuration Lock bit for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO121" description="Configuration Lock bit for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO122" description="Configuration Lock bit for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO123" description="Configuration Lock bit for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO124" description="Configuration Lock bit for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO125" description="Configuration Lock bit for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO126" description="Configuration Lock bit for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO127" description="Configuration Lock bit for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPDCR" width="32" page="1" offset="0xfe" internal="0" description="GPIO D Lock Commit Register (GPIO96 to 127)">
		<bitfield id="GPIO96" description="Configuration lock commit bit for this pin" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO97" description="Configuration lock commit bit for this pin" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO98" description="Configuration lock commit bit for this pin" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO99" description="Configuration lock commit bit for this pin" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO100" description="Configuration lock commit bit for this pin" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO101" description="Configuration lock commit bit for this pin" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO102" description="Configuration lock commit bit for this pin" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO103" description="Configuration lock commit bit for this pin" begin="7" end="7" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO104" description="Configuration lock commit bit for this pin" begin="8" end="8" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO105" description="Configuration lock commit bit for this pin" begin="9" end="9" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO106" description="Configuration lock commit bit for this pin" begin="10" end="10" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO107" description="Configuration lock commit bit for this pin" begin="11" end="11" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO108" description="Configuration lock commit bit for this pin" begin="12" end="12" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO109" description="Configuration lock commit bit for this pin" begin="13" end="13" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO110" description="Configuration lock commit bit for this pin" begin="14" end="14" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO111" description="Configuration lock commit bit for this pin" begin="15" end="15" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO112" description="Configuration lock commit bit for this pin" begin="16" end="16" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO113" description="Configuration lock commit bit for this pin" begin="17" end="17" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO114" description="Configuration lock commit bit for this pin" begin="18" end="18" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO115" description="Configuration lock commit bit for this pin" begin="19" end="19" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO116" description="Configuration lock commit bit for this pin" begin="20" end="20" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO117" description="Configuration lock commit bit for this pin" begin="21" end="21" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO118" description="Configuration lock commit bit for this pin" begin="22" end="22" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO119" description="Configuration lock commit bit for this pin" begin="23" end="23" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO120" description="Configuration lock commit bit for this pin" begin="24" end="24" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO121" description="Configuration lock commit bit for this pin" begin="25" end="25" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO122" description="Configuration lock commit bit for this pin" begin="26" end="26" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO123" description="Configuration lock commit bit for this pin" begin="27" end="27" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO124" description="Configuration lock commit bit for this pin" begin="28" end="28" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO125" description="Configuration lock commit bit for this pin" begin="29" end="29" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO126" description="Configuration lock commit bit for this pin" begin="30" end="30" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO127" description="Configuration lock commit bit for this pin" begin="31" end="31" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="GPECTRL" width="32" page="1" offset="0x100" internal="0" description="GPIO E Qualification Sampling Period Control (GPIO128 to 159)">
		<bitfield id="QUALPRD0" description="Qualification sampling period for GPIO128 to GPIO135" begin="7" end="0" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD1" description="Qualification sampling period for GPIO136 to GPIO143" begin="15" end="8" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD2" description="Qualification sampling period for GPIO144 to GPIO151" begin="23" end="16" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD3" description="Qualification sampling period for GPIO152 to GPIO159" begin="31" end="24" width="8" rwaccess="R/W"/>
	</register>
	<register id="GPEQSEL1" width="32" page="1" offset="0x102" internal="0" description="GPIO E Qualifier Select 1 Register (GPIO128 to 143)">
		<bitfield id="GPIO128" description="Select input qualification type for GPIO128" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="Select input qualification type for GPIO129" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="Select input qualification type for GPIO130" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="Select input qualification type for GPIO131" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="Select input qualification type for GPIO132" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="Select input qualification type for GPIO133" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="Select input qualification type for GPIO134" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="Select input qualification type for GPIO135" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO136" description="Select input qualification type for GPIO136" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="Select input qualification type for GPIO137" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="Select input qualification type for GPIO138" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="Select input qualification type for GPIO139" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="Select input qualification type for GPIO140" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="Select input qualification type for GPIO141" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="Select input qualification type for GPIO142" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="Select input qualification type for GPIO143" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPEQSEL2" width="32" page="1" offset="0x104" internal="0" description="GPIO E Qualifier Select 2 Register (GPIO144  to 159)">
		<bitfield id="GPIO144" description="Select input qualification type for GPIO144" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="Select input qualification type for GPIO145" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="Select input qualification type for GPIO146" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="Select input qualification type for GPIO147" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="Select input qualification type for GPIO148" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="Select input qualification type for GPIO149" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="Select input qualification type for GPIO150" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="Select input qualification type for GPIO151" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO152" description="Select input qualification type for GPIO152" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="Select input qualification type for GPIO153" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="Select input qualification type for GPIO154" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="Select input qualification type for GPIO155" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="Select input qualification type for GPIO156" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="Select input qualification type for GPIO157" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="Select input qualification type for GPIO158" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="Select input qualification type for GPIO159" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPEMUX1" width="32" page="1" offset="0x106" internal="0" description="GPIO E Mux 1 Register (GPIO128 to 143)">
		<bitfield id="GPIO128" description="Defines pin-muxing selection for GPIO128" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="Defines pin-muxing selection for GPIO129" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="Defines pin-muxing selection for GPIO130" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="Defines pin-muxing selection for GPIO131" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="Defines pin-muxing selection for GPIO132" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="Defines pin-muxing selection for GPIO133" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="Defines pin-muxing selection for GPIO134" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="Defines pin-muxing selection for GPIO135" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO136" description="Defines pin-muxing selection for GPIO136" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="Defines pin-muxing selection for GPIO137" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="Defines pin-muxing selection for GPIO138" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="Defines pin-muxing selection for GPIO139" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="Defines pin-muxing selection for GPIO140" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="Defines pin-muxing selection for GPIO141" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="Defines pin-muxing selection for GPIO142" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="Defines pin-muxing selection for GPIO143" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPEMUX2" width="32" page="1" offset="0x108" internal="0" description="GPIO E Mux 2 Register (GPIO144  to 159)">
		<bitfield id="GPIO144" description="Defines pin-muxing selection for GPIO144" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="Defines pin-muxing selection for GPIO145" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="Defines pin-muxing selection for GPIO146" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="Defines pin-muxing selection for GPIO147" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="Defines pin-muxing selection for GPIO148" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="Defines pin-muxing selection for GPIO149" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="Defines pin-muxing selection for GPIO150" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="Defines pin-muxing selection for GPIO151" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO152" description="Defines pin-muxing selection for GPIO152" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="Defines pin-muxing selection for GPIO153" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="Defines pin-muxing selection for GPIO154" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="Defines pin-muxing selection for GPIO155" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="Defines pin-muxing selection for GPIO156" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="Defines pin-muxing selection for GPIO157" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="Defines pin-muxing selection for GPIO158" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="Defines pin-muxing selection for GPIO159" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPEDIR" width="32" page="1" offset="0x10a" internal="0" description="GPIO E Direction Register (GPIO128 to 159)">
		<bitfield id="GPIO128" description="Defines direction for this pin in GPIO mode" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="Defines direction for this pin in GPIO mode" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="Defines direction for this pin in GPIO mode" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="Defines direction for this pin in GPIO mode" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="Defines direction for this pin in GPIO mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="Defines direction for this pin in GPIO mode" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="Defines direction for this pin in GPIO mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="Defines direction for this pin in GPIO mode" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO136" description="Defines direction for this pin in GPIO mode" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="Defines direction for this pin in GPIO mode" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="Defines direction for this pin in GPIO mode" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="Defines direction for this pin in GPIO mode" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="Defines direction for this pin in GPIO mode" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="Defines direction for this pin in GPIO mode" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="Defines direction for this pin in GPIO mode" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="Defines direction for this pin in GPIO mode" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO144" description="Defines direction for this pin in GPIO mode" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="Defines direction for this pin in GPIO mode" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="Defines direction for this pin in GPIO mode" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="Defines direction for this pin in GPIO mode" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="Defines direction for this pin in GPIO mode" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="Defines direction for this pin in GPIO mode" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="Defines direction for this pin in GPIO mode" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="Defines direction for this pin in GPIO mode" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO152" description="Defines direction for this pin in GPIO mode" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="Defines direction for this pin in GPIO mode" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="Defines direction for this pin in GPIO mode" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="Defines direction for this pin in GPIO mode" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="Defines direction for this pin in GPIO mode" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="Defines direction for this pin in GPIO mode" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="Defines direction for this pin in GPIO mode" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="Defines direction for this pin in GPIO mode" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPEPUD" width="32" page="1" offset="0x10c" internal="0" description="GPIO E Pull Up Disable Register (GPIO128 to 159) ">
		<bitfield id="GPIO128" description="Pull-Up Disable control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="Pull-Up Disable control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="Pull-Up Disable control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="Pull-Up Disable control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="Pull-Up Disable control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="Pull-Up Disable control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="Pull-Up Disable control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="Pull-Up Disable control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO136" description="Pull-Up Disable control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="Pull-Up Disable control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="Pull-Up Disable control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="Pull-Up Disable control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="Pull-Up Disable control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="Pull-Up Disable control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="Pull-Up Disable control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="Pull-Up Disable control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO144" description="Pull-Up Disable control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="Pull-Up Disable control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="Pull-Up Disable control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="Pull-Up Disable control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="Pull-Up Disable control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="Pull-Up Disable control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="Pull-Up Disable control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="Pull-Up Disable control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO152" description="Pull-Up Disable control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="Pull-Up Disable control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="Pull-Up Disable control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="Pull-Up Disable control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="Pull-Up Disable control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="Pull-Up Disable control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="Pull-Up Disable control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="Pull-Up Disable control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPEINV" width="32" page="1" offset="0x110" internal="0" description="GPIO E Input Polarity Invert Registers (GPIO128 to 159)">
		<bitfield id="GPIO128" description="Input inversion control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="Input inversion control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="Input inversion control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="Input inversion control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="Input inversion control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="Input inversion control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="Input inversion control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="Input inversion control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO136" description="Input inversion control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="Input inversion control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="Input inversion control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="Input inversion control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="Input inversion control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="Input inversion control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="Input inversion control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="Input inversion control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO144" description="Input inversion control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="Input inversion control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="Input inversion control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="Input inversion control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="Input inversion control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="Input inversion control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="Input inversion control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="Input inversion control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO152" description="Input inversion control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="Input inversion control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="Input inversion control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="Input inversion control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="Input inversion control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="Input inversion control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="Input inversion control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="Input inversion control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPEODR" width="32" page="1" offset="0x112" internal="0" description="GPIO E Open Drain Output Register (GPIO128 to GPIO159)">
		<bitfield id="GPIO128" description="Outpout Open-Drain control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="Outpout Open-Drain control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="Outpout Open-Drain control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="Outpout Open-Drain control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="Outpout Open-Drain control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="Outpout Open-Drain control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="Outpout Open-Drain control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="Outpout Open-Drain control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO136" description="Outpout Open-Drain control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="Outpout Open-Drain control for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="Outpout Open-Drain control for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="Outpout Open-Drain control for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="Outpout Open-Drain control for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="Outpout Open-Drain control for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="Outpout Open-Drain control for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="Outpout Open-Drain control for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO144" description="Outpout Open-Drain control for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="Outpout Open-Drain control for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="Outpout Open-Drain control for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="Outpout Open-Drain control for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="Outpout Open-Drain control for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="Outpout Open-Drain control for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="Outpout Open-Drain control for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="Outpout Open-Drain control for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO152" description="Outpout Open-Drain control for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="Outpout Open-Drain control for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="Outpout Open-Drain control for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="Outpout Open-Drain control for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="Outpout Open-Drain control for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="Outpout Open-Drain control for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="Outpout Open-Drain control for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="Outpout Open-Drain control for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPEGMUX1" width="32" page="1" offset="0x120" internal="0" description="GPIO E Peripheral Group Mux (GPIO128 to 143)">
		<bitfield id="GPIO128" description="Defines pin-muxing selection for GPIO128" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="Defines pin-muxing selection for GPIO129" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="Defines pin-muxing selection for GPIO130" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="Defines pin-muxing selection for GPIO131" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="Defines pin-muxing selection for GPIO132" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="Defines pin-muxing selection for GPIO133" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="Defines pin-muxing selection for GPIO134" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="Defines pin-muxing selection for GPIO135" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO136" description="Defines pin-muxing selection for GPIO136" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="Defines pin-muxing selection for GPIO137" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="Defines pin-muxing selection for GPIO138" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="Defines pin-muxing selection for GPIO139" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="Defines pin-muxing selection for GPIO140" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="Defines pin-muxing selection for GPIO141" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="Defines pin-muxing selection for GPIO142" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="Defines pin-muxing selection for GPIO143" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPEGMUX2" width="32" page="1" offset="0x122" internal="0" description="GPIO E Peripheral Group Mux (GPIO144  to 159)">
		<bitfield id="GPIO144" description="Defines pin-muxing selection for GPIO144" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="Defines pin-muxing selection for GPIO145" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="Defines pin-muxing selection for GPIO146" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="Defines pin-muxing selection for GPIO147" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="Defines pin-muxing selection for GPIO148" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="Defines pin-muxing selection for GPIO149" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="Defines pin-muxing selection for GPIO150" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="Defines pin-muxing selection for GPIO151" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO152" description="Defines pin-muxing selection for GPIO152" begin="17" end="16" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="Defines pin-muxing selection for GPIO153" begin="19" end="18" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="Defines pin-muxing selection for GPIO154" begin="21" end="20" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="Defines pin-muxing selection for GPIO155" begin="23" end="22" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="Defines pin-muxing selection for GPIO156" begin="25" end="24" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="Defines pin-muxing selection for GPIO157" begin="27" end="26" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="Defines pin-muxing selection for GPIO158" begin="29" end="28" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="Defines pin-muxing selection for GPIO159" begin="31" end="30" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPECSEL1" width="32" page="1" offset="0x128" internal="0" description="GPIO E Core Select Register (GPIO128 to 135)">
		<bitfield id="GPIO128" description="GPIO128 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="GPIO129 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="GPIO130 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="GPIO131 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="GPIO132 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="GPIO133 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="GPIO134 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="GPIO135 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPECSEL2" width="32" page="1" offset="0x12a" internal="0" description="GPIO E Core Select Register (GPIO136 to 143)">
		<bitfield id="GPIO136" description="GPIO136 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="GPIO137 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="GPIO138 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="GPIO139 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="GPIO140 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="GPIO141 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="GPIO142 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="GPIO143 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPECSEL3" width="32" page="1" offset="0x12c" internal="0" description="GPIO E Core Select Register (GPIO144  to 151)">
		<bitfield id="GPIO144" description="GPIO144 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="GPIO145 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="GPIO146 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="GPIO147 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="GPIO148 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="GPIO149 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="GPIO150 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="GPIO151 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPECSEL4" width="32" page="1" offset="0x12e" internal="0" description="GPIO E Core Select Register (GPIO152 to 159)">
		<bitfield id="GPIO152" description="GPIO152 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="GPIO153 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="GPIO154 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="GPIO155 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="GPIO156 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="GPIO157 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="GPIO158 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="GPIO159 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPELOCK" width="32" page="1" offset="0x13c" internal="0" description="GPIO E Lock Configuration Register (GPIO128 to 159)">
		<bitfield id="GPIO128" description="Configuration Lock bit for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO129" description="Configuration Lock bit for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO130" description="Configuration Lock bit for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO131" description="Configuration Lock bit for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO132" description="Configuration Lock bit for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO133" description="Configuration Lock bit for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO134" description="Configuration Lock bit for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO135" description="Configuration Lock bit for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO136" description="Configuration Lock bit for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO137" description="Configuration Lock bit for this pin" begin="9" end="9" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO138" description="Configuration Lock bit for this pin" begin="10" end="10" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO139" description="Configuration Lock bit for this pin" begin="11" end="11" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO140" description="Configuration Lock bit for this pin" begin="12" end="12" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO141" description="Configuration Lock bit for this pin" begin="13" end="13" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO142" description="Configuration Lock bit for this pin" begin="14" end="14" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO143" description="Configuration Lock bit for this pin" begin="15" end="15" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO144" description="Configuration Lock bit for this pin" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO145" description="Configuration Lock bit for this pin" begin="17" end="17" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO146" description="Configuration Lock bit for this pin" begin="18" end="18" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO147" description="Configuration Lock bit for this pin" begin="19" end="19" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO148" description="Configuration Lock bit for this pin" begin="20" end="20" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO149" description="Configuration Lock bit for this pin" begin="21" end="21" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO150" description="Configuration Lock bit for this pin" begin="22" end="22" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO151" description="Configuration Lock bit for this pin" begin="23" end="23" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO152" description="Configuration Lock bit for this pin" begin="24" end="24" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO153" description="Configuration Lock bit for this pin" begin="25" end="25" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO154" description="Configuration Lock bit for this pin" begin="26" end="26" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO155" description="Configuration Lock bit for this pin" begin="27" end="27" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO156" description="Configuration Lock bit for this pin" begin="28" end="28" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO157" description="Configuration Lock bit for this pin" begin="29" end="29" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO158" description="Configuration Lock bit for this pin" begin="30" end="30" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO159" description="Configuration Lock bit for this pin" begin="31" end="31" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPECR" width="32" page="1" offset="0x13e" internal="0" description="GPIO E Lock Commit Register (GPIO128 to 159)">
		<bitfield id="GPIO128" description="Configuration lock commit bit for this pin" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO129" description="Configuration lock commit bit for this pin" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO130" description="Configuration lock commit bit for this pin" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO131" description="Configuration lock commit bit for this pin" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO132" description="Configuration lock commit bit for this pin" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO133" description="Configuration lock commit bit for this pin" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO134" description="Configuration lock commit bit for this pin" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO135" description="Configuration lock commit bit for this pin" begin="7" end="7" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO136" description="Configuration lock commit bit for this pin" begin="8" end="8" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO137" description="Configuration lock commit bit for this pin" begin="9" end="9" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO138" description="Configuration lock commit bit for this pin" begin="10" end="10" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO139" description="Configuration lock commit bit for this pin" begin="11" end="11" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO140" description="Configuration lock commit bit for this pin" begin="12" end="12" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO141" description="Configuration lock commit bit for this pin" begin="13" end="13" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO142" description="Configuration lock commit bit for this pin" begin="14" end="14" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO143" description="Configuration lock commit bit for this pin" begin="15" end="15" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO144" description="Configuration lock commit bit for this pin" begin="16" end="16" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO145" description="Configuration lock commit bit for this pin" begin="17" end="17" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO146" description="Configuration lock commit bit for this pin" begin="18" end="18" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO147" description="Configuration lock commit bit for this pin" begin="19" end="19" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO148" description="Configuration lock commit bit for this pin" begin="20" end="20" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO149" description="Configuration lock commit bit for this pin" begin="21" end="21" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO150" description="Configuration lock commit bit for this pin" begin="22" end="22" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO151" description="Configuration lock commit bit for this pin" begin="23" end="23" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO152" description="Configuration lock commit bit for this pin" begin="24" end="24" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO153" description="Configuration lock commit bit for this pin" begin="25" end="25" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO154" description="Configuration lock commit bit for this pin" begin="26" end="26" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO155" description="Configuration lock commit bit for this pin" begin="27" end="27" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO156" description="Configuration lock commit bit for this pin" begin="28" end="28" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO157" description="Configuration lock commit bit for this pin" begin="29" end="29" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO158" description="Configuration lock commit bit for this pin" begin="30" end="30" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO159" description="Configuration lock commit bit for this pin" begin="31" end="31" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="GPFCTRL" width="32" page="1" offset="0x140" internal="0" description="GPIO F Qualification Sampling Period Control (GPIO160 to 168)">
		<bitfield id="QUALPRD0" description="Qualification sampling period for GPIO160 to GPIO167" begin="7" end="0" width="8" rwaccess="R/W"/>
		<bitfield id="QUALPRD1" description="Qualification sampling period for GPIO168" begin="15" end="8" width="8" rwaccess="R/W"/>
	</register>
	<register id="GPFQSEL1" width="32" page="1" offset="0x142" internal="0" description="GPIO F Qualifier Select 1 Register (GPIO160 to 168)">
		<bitfield id="GPIO160" description="Select input qualification type for GPIO160" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="Select input qualification type for GPIO161" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="Select input qualification type for GPIO162" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="Select input qualification type for GPIO163" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="Select input qualification type for GPIO164" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="Select input qualification type for GPIO165" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="Select input qualification type for GPIO166" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="Select input qualification type for GPIO167" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO168" description="Select input qualification type for GPIO168" begin="17" end="16" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPFMUX1" width="32" page="1" offset="0x146" internal="0" description="GPIO F Mux 1 Register (GPIO160 to 168)">
		<bitfield id="GPIO160" description="Defines pin-muxing selection for GPIO160" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="Defines pin-muxing selection for GPIO161" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="Defines pin-muxing selection for GPIO162" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="Defines pin-muxing selection for GPIO163" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="Defines pin-muxing selection for GPIO164" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="Defines pin-muxing selection for GPIO165" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="Defines pin-muxing selection for GPIO166" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="Defines pin-muxing selection for GPIO167" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO168" description="Defines pin-muxing selection for GPIO168" begin="17" end="16" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPFDIR" width="32" page="1" offset="0x14a" internal="0" description="GPIO F Direction Register (GPIO160 to 168)">
		<bitfield id="GPIO160" description="Defines direction for this pin in GPIO mode" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="Defines direction for this pin in GPIO mode" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="Defines direction for this pin in GPIO mode" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="Defines direction for this pin in GPIO mode" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="Defines direction for this pin in GPIO mode" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="Defines direction for this pin in GPIO mode" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="Defines direction for this pin in GPIO mode" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="Defines direction for this pin in GPIO mode" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO168" description="Defines direction for this pin in GPIO mode" begin="8" end="8" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPFPUD" width="32" page="1" offset="0x14c" internal="0" description="GPIO F Pull Up Disable Register (GPIO160 to 168) ">
		<bitfield id="GPIO160" description="Pull-Up Disable control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="Pull-Up Disable control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="Pull-Up Disable control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="Pull-Up Disable control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="Pull-Up Disable control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="Pull-Up Disable control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="Pull-Up Disable control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="Pull-Up Disable control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO168" description="Pull-Up Disable control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPFINV" width="32" page="1" offset="0x150" internal="0" description="GPIO F Input Polarity Invert Registers (GPIO160 to 168)">
		<bitfield id="GPIO160" description="Input inversion control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="Input inversion control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="Input inversion control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="Input inversion control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="Input inversion control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="Input inversion control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="Input inversion control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="Input inversion control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO168" description="Input inversion control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPFODR" width="32" page="1" offset="0x152" internal="0" description="GPIO F Open Drain Output Register (GPIO160 to GPIO168)">
		<bitfield id="GPIO160" description="Outpout Open-Drain control for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="Outpout Open-Drain control for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="Outpout Open-Drain control for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="Outpout Open-Drain control for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="Outpout Open-Drain control for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="Outpout Open-Drain control for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="Outpout Open-Drain control for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="Outpout Open-Drain control for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO168" description="Outpout Open-Drain control for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPFGMUX1" width="32" page="1" offset="0x160" internal="0" description="GPIO F Peripheral Group Mux (GPIO160 to 168)">
		<bitfield id="GPIO160" description="Defines pin-muxing selection for GPIO160" begin="1" end="0" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="Defines pin-muxing selection for GPIO161" begin="3" end="2" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="Defines pin-muxing selection for GPIO162" begin="5" end="4" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="Defines pin-muxing selection for GPIO163" begin="7" end="6" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="Defines pin-muxing selection for GPIO164" begin="9" end="8" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="Defines pin-muxing selection for GPIO165" begin="11" end="10" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="Defines pin-muxing selection for GPIO166" begin="13" end="12" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="Defines pin-muxing selection for GPIO167" begin="15" end="14" width="2" rwaccess="R/W"/>
		<bitfield id="GPIO168" description="Defines pin-muxing selection for GPIO168" begin="17" end="16" width="2" rwaccess="R/W"/>
	</register>
	<register id="GPFCSEL1" width="32" page="1" offset="0x168" internal="0" description="GPIO F Core Select Register (GPIO160 to 167)">
		<bitfield id="GPIO160" description="GPIO160 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="GPIO161 Master CPU Select" begin="7" end="4" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="GPIO162 Master CPU Select" begin="11" end="8" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="GPIO163 Master CPU Select" begin="15" end="12" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="GPIO164 Master CPU Select" begin="19" end="16" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="GPIO165 Master CPU Select" begin="23" end="20" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="GPIO166 Master CPU Select" begin="27" end="24" width="4" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="GPIO167 Master CPU Select" begin="31" end="28" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPFCSEL2" width="32" page="1" offset="0x16a" internal="0" description="GPIO F Core Select Register (GPIO168)">
		<bitfield id="GPIO168" description="GPIO168 Master CPU Select" begin="3" end="0" width="4" rwaccess="R/W"/>
	</register>
	<register id="GPFLOCK" width="32" page="1" offset="0x17c" internal="0" description="GPIO F Lock Configuration Register (GPIO160 to 168)">
		<bitfield id="GPIO160" description="Configuration Lock bit for this pin" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO161" description="Configuration Lock bit for this pin" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO162" description="Configuration Lock bit for this pin" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO163" description="Configuration Lock bit for this pin" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO164" description="Configuration Lock bit for this pin" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO165" description="Configuration Lock bit for this pin" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO166" description="Configuration Lock bit for this pin" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO167" description="Configuration Lock bit for this pin" begin="7" end="7" width="1" rwaccess="R/W"/>
		<bitfield id="GPIO168" description="Configuration Lock bit for this pin" begin="8" end="8" width="1" rwaccess="R/W"/>
	</register>
	<register id="GPFCR" width="32" page="1" offset="0x17e" internal="0" description="GPIO F Lock Commit Register (GPIO160 to 168)">
		<bitfield id="GPIO160" description="Configuration lock commit bit for this pin" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO161" description="Configuration lock commit bit for this pin" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO162" description="Configuration lock commit bit for this pin" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO163" description="Configuration lock commit bit for this pin" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO164" description="Configuration lock commit bit for this pin" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO165" description="Configuration lock commit bit for this pin" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO166" description="Configuration lock commit bit for this pin" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO167" description="Configuration lock commit bit for this pin" begin="7" end="7" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GPIO168" description="Configuration lock commit bit for this pin" begin="8" end="8" width="1" rwaccess="R/WOnce"/>
	</register>
</module>
