<stg><name>encoding</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %table_prefix_code_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="table_prefix_code_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %table_prefix_code_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="table_prefix_code_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %table_prefix_code_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="table_prefix_code_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %table_prefix_code_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="table_prefix_code_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
entry:4 %table_character_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="table_character_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
entry:5 %table_character_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="table_character_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
entry:6 %table_character_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="table_character_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
entry:7 %table_character_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="table_character_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %input_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size

]]></Node>
<StgValue><ssdm name="input_size_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln26 = br void

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %i = phi i9 %i_2, void %.split5.i, i9 0, void %entry

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:2 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln26 = br i1 %tmp_2, void %.split5.i, void %.lr.ph20.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split5.i:0 %i_2 = add i9 %i, i9 4

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="9">
<![CDATA[
.split5.i:1 %empty_60 = trunc i9 %i

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5.i:2 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.i:3 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %i, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
.split5.i:4 %zext_ln28 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.i:5 %table_prefix_code_0_addr = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_prefix_code_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.i:6 %store_ln28 = store i32 4294967295, i7 %table_prefix_code_0_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.i:7 %table_character_0_addr = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_character_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.split5.i:8 %store_ln29 = store i8 %empty_60, i7 %table_character_0_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.i:9 %table_prefix_code_1_addr = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_prefix_code_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.i:10 %store_ln28 = store i32 4294967295, i7 %table_prefix_code_1_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5.i:11 %or_ln29 = or i8 %empty_60, i8 1

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.i:12 %table_character_1_addr = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_character_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.split5.i:13 %store_ln29 = store i8 %or_ln29, i7 %table_character_1_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.i:14 %table_prefix_code_2_addr = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_prefix_code_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.i:15 %store_ln28 = store i32 4294967295, i7 %table_prefix_code_2_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5.i:16 %or_ln29_1 = or i8 %empty_60, i8 2

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.i:17 %table_character_2_addr = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_character_2_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.split5.i:18 %store_ln29 = store i8 %or_ln29_1, i7 %table_character_2_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.i:19 %table_prefix_code_3_addr = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_prefix_code_3_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.i:20 %store_ln28 = store i32 4294967295, i7 %table_prefix_code_3_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5.i:21 %or_ln29_2 = or i8 %empty_60, i8 3

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.i:22 %table_character_3_addr = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="table_character_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.split5.i:23 %store_ln29 = store i8 %or_ln29_2, i7 %table_character_3_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.split5.i:24 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph20.i:0 %table_size = alloca i32 1

]]></Node>
<StgValue><ssdm name="table_size"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph20.i:1 %out_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph20.i:2 %tmp_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph20.i:3 %sext_ln32 = sext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph20.i:4 %store_ln35 = store i32 0, i32 %out_index

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph20.i:5 %store_ln35 = store i32 256, i32 %table_size

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph20.i:6 %br_ln35 = br void

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_3 = phi i31 1, void %.lr.ph20.i, i31 %i_4, void %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %p_1 = phi i32 %sext_ln32, void %.lr.ph20.i, i32 %zext_ln35_1, void %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="31">
<![CDATA[
:2 %zext_ln35 = zext i31 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln35 = icmp_slt  i32 %zext_ln35, i32 %input_size_read

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln35 = br i1 %icmp_ln35, void %.exit, void %.split3.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split3.i:0 %table_size_load = load i32 %table_size

]]></Node>
<StgValue><ssdm name="table_size_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split3.i:1 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3.i:2 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split3.i:3 %tmp_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3.i:4 %icmp_ln40 = icmp_sgt  i32 %table_size_load, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split3.i:5 %br_ln40 = br i1 %icmp_ln40, void %.loopexit.thread.i, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.preheader:0 %br_ln40 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exit:0 %out_index_load = load i32 %out_index

]]></Node>
<StgValue><ssdm name="out_index_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %code_stream, i32 %p_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.exit:2 %out_index_2 = add i32 %out_index_load, i32 1

]]></Node>
<StgValue><ssdm name="out_index_2"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
.exit:3 %zext_ln65 = zext i32 %out_index_load

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:4 %local_output_code_addr = getelementptr i32 %local_output_code, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="local_output_code_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.exit:5 %store_ln65 = store i32 %p_1, i8 %local_output_code_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:7 %write_ln196 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %local_output_size_out, i32 %out_index_2

]]></Node>
<StgValue><ssdm name="write_ln196"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_output_size_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exit:9 %write_ln196 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %local_output_size_out1, i32 %out_index_2

]]></Node>
<StgValue><ssdm name="write_ln196"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0">
<![CDATA[
.exit:10 %ret_ln196 = ret

]]></Node>
<StgValue><ssdm name="ret_ln196"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %found = phi i31 %add_ln40, void %.split._crit_edge.i, i31 256, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="found"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:1 %table_size_load_1 = load i32 %table_size

]]></Node>
<StgValue><ssdm name="table_size_load_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph.i:2 %zext_ln40 = zext i31 %found

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:3 %icmp_ln40_1 = icmp_slt  i32 %zext_ln40, i32 %table_size_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln40_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i:4 %br_ln40 = br i1 %icmp_ln40_1, void %.loopexit.thread.i.loopexit, void %.split.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:3 %lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %found, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="7">
<![CDATA[
.split.i:4 %zext_ln42_1 = zext i7 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:5 %table_prefix_code_0_addr_2 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="table_prefix_code_0_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
.split.i:6 %table_prefix_code_0_load = load i7 %table_prefix_code_0_addr_2

]]></Node>
<StgValue><ssdm name="table_prefix_code_0_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:7 %table_prefix_code_1_addr_2 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="table_prefix_code_1_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7">
<![CDATA[
.split.i:8 %table_prefix_code_1_load = load i7 %table_prefix_code_1_addr_2

]]></Node>
<StgValue><ssdm name="table_prefix_code_1_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:9 %table_prefix_code_2_addr_2 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="table_prefix_code_2_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
.split.i:10 %table_prefix_code_2_load = load i7 %table_prefix_code_2_addr_2

]]></Node>
<StgValue><ssdm name="table_prefix_code_2_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:11 %table_prefix_code_3_addr_2 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="table_prefix_code_3_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
.split.i:12 %table_prefix_code_3_load = load i7 %table_prefix_code_3_addr_2

]]></Node>
<StgValue><ssdm name="table_prefix_code_3_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.thread.i.loopexit:0 %br_ln0 = br void %.loopexit.thread.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit.thread.i:0 %table_size_load_2 = load i32 %table_size

]]></Node>
<StgValue><ssdm name="table_size_load_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit.thread.i:1 %out_index_load_1 = load i32 %out_index

]]></Node>
<StgValue><ssdm name="out_index_load_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.thread.i:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %code_stream, i32 %p_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.thread.i:3 %out_index_3 = add i32 %out_index_load_1, i32 1

]]></Node>
<StgValue><ssdm name="out_index_3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.thread.i:4 %zext_ln52 = zext i32 %out_index_load_1

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.thread.i:5 %local_output_code_addr_1 = getelementptr i32 %local_output_code, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="local_output_code_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.loopexit.thread.i:6 %store_ln52 = store i32 %p_1, i8 %local_output_code_addr_1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.thread.i:7 %tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %table_size_load_2, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.loopexit.thread.i:8 %icmp_ln54 = icmp_slt  i23 %tmp_5, i23 1

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.thread.i:9 %br_ln54 = br i1 %icmp_ln54, void %.loopexit.thread._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="32">
<![CDATA[
:0 %trunc_ln55 = trunc i32 %table_size_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %table_size_load_2, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln55 = zext i7 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %table_prefix_code_0_addr_1 = getelementptr i32 %table_prefix_code_0, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="table_prefix_code_0_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %table_prefix_code_1_addr_1 = getelementptr i32 %table_prefix_code_1, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="table_prefix_code_1_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %table_prefix_code_2_addr_1 = getelementptr i32 %table_prefix_code_2, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="table_prefix_code_2_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %table_prefix_code_3_addr_1 = getelementptr i32 %table_prefix_code_3, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="table_prefix_code_3_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %table_character_0_addr_1 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="table_character_0_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %table_character_1_addr_1 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="table_character_1_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %table_character_2_addr_1 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="table_character_2_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %table_character_3_addr_1 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="table_character_3_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:11 %switch_ln55 = switch i2 %trunc_ln55, void %branch3.i, i2 0, void %branch0.i, i2 1, void %branch1.i, i2 2, void %branch2.i

]]></Node>
<StgValue><ssdm name="switch_ln55"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2.i:0 %store_ln55 = store i32 %p_1, i7 %table_prefix_code_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch2.i:1 %store_ln56 = store i8 %tmp_7, i7 %table_character_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch1.i:0 %store_ln55 = store i32 %p_1, i7 %table_prefix_code_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1.i:1 %store_ln56 = store i8 %tmp_7, i7 %table_character_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch0.i:0 %store_ln55 = store i32 %p_1, i7 %table_prefix_code_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch0.i:1 %store_ln56 = store i8 %tmp_7, i7 %table_character_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch0.i:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3.i:0 %store_ln55 = store i32 %p_1, i7 %table_prefix_code_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch3.i:1 %store_ln56 = store i8 %tmp_7, i7 %table_character_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %table_size_load_3 = load i32 %table_size

]]></Node>
<StgValue><ssdm name="table_size_load_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %table_size_1 = add i32 %table_size_load_3, i32 1

]]></Node>
<StgValue><ssdm name="table_size_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:2 %store_ln58 = store i32 %table_size_1, i32 %table_size

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln58 = br void %.loopexit.thread._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit.thread._crit_edge.i:1 %store_ln52 = store i32 %out_index_3, i32 %out_index

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:0 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="31">
<![CDATA[
.split.i:1 %trunc_ln42 = trunc i31 %found

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="2">
<![CDATA[
.split.i:2 %zext_ln42 = zext i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
.split.i:6 %table_prefix_code_0_load = load i7 %table_prefix_code_0_addr_2

]]></Node>
<StgValue><ssdm name="table_prefix_code_0_load"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7">
<![CDATA[
.split.i:8 %table_prefix_code_1_load = load i7 %table_prefix_code_1_addr_2

]]></Node>
<StgValue><ssdm name="table_prefix_code_1_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
.split.i:10 %table_prefix_code_2_load = load i7 %table_prefix_code_2_addr_2

]]></Node>
<StgValue><ssdm name="table_prefix_code_2_load"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="7">
<![CDATA[
.split.i:12 %table_prefix_code_3_load = load i7 %table_prefix_code_3_addr_2

]]></Node>
<StgValue><ssdm name="table_prefix_code_3_load"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64">
<![CDATA[
.split.i:13 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i64, i32 %table_prefix_code_0_load, i32 %table_prefix_code_1_load, i32 %table_prefix_code_2_load, i32 %table_prefix_code_3_load, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:14 %icmp_ln42 = icmp_eq  i32 %tmp, i32 %p_1

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.i:15 %br_ln42 = br i1 %icmp_ln42, void %.split._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %table_character_0_addr_2 = getelementptr i8 %table_character_0, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="table_character_0_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="7">
<![CDATA[
:1 %table_character_0_load = load i7 %table_character_0_addr_2

]]></Node>
<StgValue><ssdm name="table_character_0_load"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %table_character_1_addr_2 = getelementptr i8 %table_character_1, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="table_character_1_addr_2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
:3 %table_character_1_load = load i7 %table_character_1_addr_2

]]></Node>
<StgValue><ssdm name="table_character_1_load"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %table_character_2_addr_2 = getelementptr i8 %table_character_2, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="table_character_2_addr_2"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="7">
<![CDATA[
:5 %table_character_2_load = load i7 %table_character_2_addr_2

]]></Node>
<StgValue><ssdm name="table_character_2_load"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %table_character_3_addr_2 = getelementptr i8 %table_character_3, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="table_character_3_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="7">
<![CDATA[
:7 %table_character_3_load = load i7 %table_character_3_addr_2

]]></Node>
<StgValue><ssdm name="table_character_3_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="157" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="7">
<![CDATA[
:1 %table_character_0_load = load i7 %table_character_0_addr_2

]]></Node>
<StgValue><ssdm name="table_character_0_load"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="7">
<![CDATA[
:3 %table_character_1_load = load i7 %table_character_1_addr_2

]]></Node>
<StgValue><ssdm name="table_character_1_load"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="7">
<![CDATA[
:5 %table_character_2_load = load i7 %table_character_2_addr_2

]]></Node>
<StgValue><ssdm name="table_character_2_load"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="7">
<![CDATA[
:7 %table_character_3_load = load i7 %table_character_3_addr_2

]]></Node>
<StgValue><ssdm name="table_character_3_load"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:8 %tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %table_character_0_load, i8 %table_character_1_load, i8 %table_character_2_load, i8 %table_character_3_load, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %icmp_ln42_1 = icmp_eq  i8 %tmp_1, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln42 = br i1 %icmp_ln42_1, void %.split._crit_edge.i, void %.loopexit._crit_edge.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split._crit_edge.i:0 %add_ln40 = add i31 %found, i31 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge.i:1 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
<literal name="icmp_ln40_1" val="1"/>
<literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i.loopexit:0 %br_ln0 = br void %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge.i:0 %p_3 = phi i31 %zext_ln32, void %.loopexit.thread._crit_edge.i, i31 %found, void %.loopexit._crit_edge.i.loopexit

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit._crit_edge.i:1 %i_4 = add i31 %i_3, i31 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="31">
<![CDATA[
.loopexit._crit_edge.i:2 %zext_ln35_1 = zext i31 %p_3

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln40_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.i:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="31" op_0_bw="8">
<![CDATA[
.loopexit.thread._crit_edge.i:0 %zext_ln32 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.thread._crit_edge.i:2 %br_ln0 = br void %.loopexit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
