// ksa.sv - SystemVerilog conversion of VHDL ksa entity/architecture

module ksa (
    input  logic        CLOCK_50,        // Clock pin
    input  logic [3:0]  KEY,             // push button switches
    input  logic [9:0]  SW,              // slider switches
    output logic [9:0]  LEDR,            // red lights
    output logic [6:0]  HEX0,
    output logic [6:0]  HEX1,
    output logic [6:0]  HEX2,
    output logic [6:0]  HEX3,
    output logic [6:0]  HEX4,
    output logic [6:0]  HEX5
);

   // Continuous assignments (combinational)
    assign clk     = CLOCK_50;
    assign reset_n = KEY[3];
	 
	  SevenSegmentDisplayDecoder decoder0 (
        .ssOut(HEX0),
        .nIn  (SW[3:0]);
endmodule 