// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2S90F1020I4 Package FBGA1020
// 

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "RadarSingalProcessTop")
  (DATE "05/21/2018 10:43:21")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE Lfm_u\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1966:1966:1966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE Lfm_u\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (990:990:990) (990:990:990))
        (PORT d[1] (797:797:797) (797:797:797))
        (PORT d[2] (791:791:791) (791:791:791))
        (PORT d[3] (980:980:980) (980:980:980))
        (PORT d[4] (797:797:797) (797:797:797))
        (PORT d[5] (798:798:798) (798:798:798))
        (PORT d[6] (796:796:796) (796:796:796))
        (PORT d[7] (801:801:801) (801:801:801))
        (PORT clk (1966:1966:1966) (1966:1966:1966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE Lfm_u\|altsyncram_component\|auto_generated\|ram_block1a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE Lfm_u\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (1157:1157:1157))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE Lfm_u\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1955:1955:1955))
        (IOPATH (posedge clk) q (214:214:214) (214:214:214))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (609:609:609))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (402:402:402) (402:402:402))
        (PORT datad (364:364:364) (364:364:364))
        (PORT dataf (364:364:364) (364:364:364))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Rst_cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Rst_cont\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (326:326:326))
        (PORT datac (307:307:307) (307:307:307))
        (PORT dataf (272:272:272) (272:272:272))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (588:588:588) (588:588:588))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (963:963:963) (963:963:963))
        (PORT sload (1149:1149:1149) (1149:1149:1149))
        (PORT ena (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (595:595:595) (595:595:595))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (654:654:654) (654:654:654))
        (PORT sclr (1067:1067:1067) (1067:1067:1067))
        (PORT sload (840:840:840) (840:840:840))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (653:653:653) (653:653:653))
        (PORT sclr (1067:1067:1067) (1067:1067:1067))
        (PORT sload (840:840:840) (840:840:840))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (652:652:652) (652:652:652))
        (PORT sclr (1067:1067:1067) (1067:1067:1067))
        (PORT sload (840:840:840) (840:840:840))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (652:652:652) (652:652:652))
        (PORT sclr (1067:1067:1067) (1067:1067:1067))
        (PORT sload (840:840:840) (840:840:840))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (585:585:585) (585:585:585))
        (PORT sload (844:844:844) (844:844:844))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (588:588:588) (588:588:588))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (701:701:701) (701:701:701))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT sclr (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1871:1871:1871) (1871:1871:1871))
        (PORT sclr (839:839:839) (839:839:839))
        (PORT ena (1752:1752:1752) (1752:1752:1752))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1871:1871:1871) (1871:1871:1871))
        (PORT sclr (839:839:839) (839:839:839))
        (PORT ena (1752:1752:1752) (1752:1752:1752))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1871:1871:1871) (1871:1871:1871))
        (PORT sclr (839:839:839) (839:839:839))
        (PORT ena (1752:1752:1752) (1752:1752:1752))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1871:1871:1871) (1871:1871:1871))
        (PORT sclr (839:839:839) (839:839:839))
        (PORT ena (1752:1752:1752) (1752:1752:1752))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1871:1871:1871) (1871:1871:1871))
        (PORT sclr (839:839:839) (839:839:839))
        (PORT ena (1752:1752:1752) (1752:1752:1752))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1871:1871:1871) (1871:1871:1871))
        (PORT sclr (839:839:839) (839:839:839))
        (PORT ena (1752:1752:1752) (1752:1752:1752))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (921:921:921) (921:921:921))
        (PORT sclr (1537:1537:1537) (1537:1537:1537))
        (PORT sload (824:824:824) (824:824:824))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (594:594:594) (594:594:594))
        (PORT sload (844:844:844) (844:844:844))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (720:720:720) (720:720:720))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1165:1165:1165) (1165:1165:1165))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataf (257:257:257) (257:257:257))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (294:294:294))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataf (554:554:554) (554:554:554))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (588:588:588) (588:588:588))
        (PORT sload (844:844:844) (844:844:844))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (601:601:601) (601:601:601))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (702:702:702) (702:702:702))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1148:1148:1148) (1148:1148:1148))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1871:1871:1871) (1871:1871:1871))
        (PORT sclr (839:839:839) (839:839:839))
        (PORT ena (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (587:587:587) (587:587:587))
        (PORT sload (844:844:844) (844:844:844))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (595:595:595) (595:595:595))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (705:705:705) (705:705:705))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1049:1049:1049) (1049:1049:1049))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT sload (1162:1162:1162) (1162:1162:1162))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (600:600:600) (600:600:600))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (698:698:698) (698:698:698))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1076:1076:1076) (1076:1076:1076))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1149:1149:1149) (1149:1149:1149))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (595:595:595) (595:595:595))
        (PORT sload (1162:1162:1162) (1162:1162:1162))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (600:600:600) (600:600:600))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (695:695:695) (695:695:695))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1164:1164:1164) (1164:1164:1164))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1052:1052:1052) (1052:1052:1052))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT sload (1162:1162:1162) (1162:1162:1162))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1102:1102:1102) (1102:1102:1102))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1310:1310:1310) (1310:1310:1310))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1071:1071:1071) (1071:1071:1071))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (590:590:590) (590:590:590))
        (PORT sload (1149:1149:1149) (1149:1149:1149))
        (PORT ena (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (605:605:605) (605:605:605))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (714:714:714) (714:714:714))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1161:1161:1161) (1161:1161:1161))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (602:602:602) (602:602:602))
        (PORT sload (1149:1149:1149) (1149:1149:1149))
        (PORT ena (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (594:594:594) (594:594:594))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (719:719:719) (719:719:719))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1308:1308:1308) (1308:1308:1308))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (598:598:598) (598:598:598))
        (PORT sload (1149:1149:1149) (1149:1149:1149))
        (PORT ena (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (601:601:601) (601:601:601))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (948:948:948) (948:948:948))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (596:596:596) (596:596:596))
        (PORT sload (844:844:844) (844:844:844))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (585:585:585) (585:585:585))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (976:976:976) (976:976:976))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (602:602:602) (602:602:602))
        (PORT sload (1149:1149:1149) (1149:1149:1149))
        (PORT ena (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1214:1214:1214) (1214:1214:1214))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT sload (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (715:715:715) (715:715:715))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (590:590:590) (590:590:590))
        (PORT sload (1149:1149:1149) (1149:1149:1149))
        (PORT ena (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (708:708:708) (708:708:708))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (597:597:597) (597:597:597))
        (PORT sload (1162:1162:1162) (1162:1162:1162))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|do_load_read_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sload (1235:1235:1235) (1235:1235:1235))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (716:716:716) (716:716:716))
        (PORT d[1] (711:711:711) (711:711:711))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1488:1488:1488) (1488:1488:1488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (737:737:737) (737:737:737))
        (PORT d[1] (745:745:745) (745:745:745))
        (PORT d[2] (798:798:798) (798:798:798))
        (PORT d[3] (773:773:773) (773:773:773))
        (PORT d[4] (742:742:742) (742:742:742))
        (PORT d[5] (740:740:740) (740:740:740))
        (PORT d[6] (793:793:793) (793:793:793))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1488:1488:1488) (1488:1488:1488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1232:1232:1232))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (1488:1488:1488) (1488:1488:1488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (1488:1488:1488) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (700:700:700))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (486:486:486) (486:486:486))
        (PORT d[1] (489:489:489) (489:489:489))
        (PORT d[2] (480:480:480) (480:480:480))
        (PORT d[3] (483:483:483) (483:483:483))
        (PORT d[4] (487:487:487) (487:487:487))
        (PORT d[5] (487:487:487) (487:487:487))
        (PORT d[6] (475:475:475) (475:475:475))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (1903:1903:1903) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (274:274:274) (274:274:274))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (1903:1903:1903) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (1903:1903:1903) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1026:1026:1026) (1026:1026:1026))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1026:1026:1026) (1026:1026:1026))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1026:1026:1026) (1026:1026:1026))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1026:1026:1026) (1026:1026:1026))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1026:1026:1026) (1026:1026:1026))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1026:1026:1026) (1026:1026:1026))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1026:1026:1026) (1026:1026:1026))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|do_advance_read_pointer)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sclr (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (435:435:435))
        (PORT datac (915:915:915) (915:915:915))
        (PORT datad (612:612:612) (612:612:612))
        (PORT dataf (621:621:621) (621:621:621))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1212:1212:1212))
        (PORT datab (1004:1004:1004) (1004:1004:1004))
        (PORT datac (1201:1201:1201) (1201:1201:1201))
        (PORT dataf (1208:1208:1208) (1208:1208:1208))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (689:689:689))
        (PORT datab (327:327:327) (327:327:327))
        (PORT datac (316:316:316) (316:316:316))
        (PORT datae (293:293:293) (293:293:293))
        (PORT dataf (273:273:273) (273:273:273))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (778:778:778) (778:778:778))
        (PORT datac (700:700:700) (700:700:700))
        (PORT datad (927:927:927) (927:927:927))
        (PORT dataf (663:663:663) (663:663:663))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|trigger_out_ff\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (688:688:688) (688:688:688))
        (PORT datad (724:724:724) (724:724:724))
        (PORT dataf (589:589:589) (589:589:589))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (614:614:614) (614:614:614))
        (PORT ena (1120:1120:1120) (1120:1120:1120))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1114:1114:1114) (1114:1114:1114))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (305:305:305) (305:305:305))
        (PORT datad (276:276:276) (276:276:276))
        (PORT dataf (266:266:266) (266:266:266))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1466:1466:1466) (1466:1466:1466))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1466:1466:1466) (1466:1466:1466))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (673:673:673) (673:673:673))
        (PORT datad (251:251:251) (251:251:251))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (719:719:719) (719:719:719))
        (PORT datac (789:789:789) (789:789:789))
        (PORT datad (734:734:734) (734:734:734))
        (PORT dataf (712:712:712) (712:712:712))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datab (310:310:310) (310:310:310))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (383:383:383) (383:383:383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (300:300:300))
        (PORT datad (286:286:286) (286:286:286))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (783:783:783) (783:783:783))
        (PORT datac (611:611:611) (611:611:611))
        (PORT datad (436:436:436) (436:436:436))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (731:731:731) (731:731:731))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (617:617:617) (617:617:617))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (505:505:505))
        (PORT datac (288:288:288) (288:288:288))
        (PORT datad (1081:1081:1081) (1081:1081:1081))
        (PORT dataf (695:695:695) (695:695:695))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datab (752:752:752) (752:752:752))
        (PORT datac (405:405:405) (405:405:405))
        (PORT dataf (1071:1071:1071) (1071:1071:1071))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1683:1683:1683) (1683:1683:1683))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1662:1662:1662) (1662:1662:1662))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (662:662:662))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (704:704:704) (704:704:704))
        (PORT datad (406:406:406) (406:406:406))
        (PORT dataf (298:298:298) (298:298:298))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (314:314:314))
        (PORT datad (272:272:272) (272:272:272))
        (PORT dataf (257:257:257) (257:257:257))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (6344:6344:6344) (6344:6344:6344))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (617:617:617) (617:617:617))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (314:314:314))
        (PORT datab (295:295:295) (295:295:295))
        (PORT datad (283:283:283) (283:283:283))
        (PORT datae (274:274:274) (274:274:274))
        (PORT dataf (267:267:267) (267:267:267))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (704:704:704) (704:704:704))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (320:320:320) (320:320:320))
        (PORT datac (303:303:303) (303:303:303))
        (PORT datad (390:390:390) (390:390:390))
        (PORT datae (243:243:243) (243:243:243))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datac (983:983:983) (983:983:983))
        (PORT dataf (626:626:626) (626:626:626))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1035:1035:1035) (1035:1035:1035))
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT datad (1030:1030:1030) (1030:1030:1030))
        (PORT dataf (929:929:929) (929:929:929))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datac (922:922:922) (922:922:922))
        (PORT datad (873:873:873) (873:873:873))
        (PORT dataf (891:891:891) (891:891:891))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datae (302:302:302) (302:302:302))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datad (315:315:315) (315:315:315))
        (PORT datae (296:296:296) (296:296:296))
        (PORT dataf (276:276:276) (276:276:276))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1683:1683:1683) (1683:1683:1683))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1662:1662:1662) (1662:1662:1662))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (1171:1171:1171) (1171:1171:1171))
        (PORT datad (905:905:905) (905:905:905))
        (PORT datae (913:913:913) (913:913:913))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1683:1683:1683) (1683:1683:1683))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1662:1662:1662) (1662:1662:1662))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (967:967:967))
        (PORT datad (270:270:270) (270:270:270))
        (PORT dataf (361:361:361) (361:361:361))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1683:1683:1683) (1683:1683:1683))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1662:1662:1662) (1662:1662:1662))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1125:1125:1125))
        (PORT datab (950:950:950) (950:950:950))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (872:872:872) (872:872:872))
        (PORT datae (1047:1047:1047) (1047:1047:1047))
        (PORT dataf (632:632:632) (632:632:632))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1693:1693:1693) (1693:1693:1693))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (891:891:891))
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (1081:1081:1081) (1081:1081:1081))
        (PORT datad (704:704:704) (704:704:704))
        (PORT datae (1046:1046:1046) (1046:1046:1046))
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1693:1693:1693) (1693:1693:1693))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (891:891:891))
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (704:704:704) (704:704:704))
        (PORT datad (1081:1081:1081) (1081:1081:1081))
        (PORT datae (1048:1048:1048) (1048:1048:1048))
        (PORT dataf (344:344:344) (344:344:344))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1693:1693:1693) (1693:1693:1693))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (895:895:895))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (1086:1086:1086) (1086:1086:1086))
        (PORT datad (703:703:703) (703:703:703))
        (PORT datae (1050:1050:1050) (1050:1050:1050))
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1474:1474:1474) (1474:1474:1474))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (895:895:895))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (703:703:703) (703:703:703))
        (PORT datad (1086:1086:1086) (1086:1086:1086))
        (PORT datae (1052:1052:1052) (1052:1052:1052))
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1474:1474:1474) (1474:1474:1474))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (712:712:712) (712:712:712))
        (PORT datac (1088:1088:1088) (1088:1088:1088))
        (PORT datad (932:932:932) (932:932:932))
        (PORT datae (1053:1053:1053) (1053:1053:1053))
        (PORT dataf (347:347:347) (347:347:347))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1474:1474:1474) (1474:1474:1474))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (712:712:712) (712:712:712))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (1088:1088:1088) (1088:1088:1088))
        (PORT datae (1055:1055:1055) (1055:1055:1055))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1683:1683:1683) (1683:1683:1683))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1662:1662:1662) (1662:1662:1662))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (849:849:849) (849:849:849))
        (PORT datae (1030:1030:1030) (1030:1030:1030))
        (PORT dataf (343:343:343) (343:343:343))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1474:1474:1474) (1474:1474:1474))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (849:849:849) (849:849:849))
        (PORT datad (709:709:709) (709:709:709))
        (PORT datae (1028:1028:1028) (1028:1028:1028))
        (PORT dataf (417:417:417) (417:417:417))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1474:1474:1474) (1474:1474:1474))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (687:687:687))
        (PORT datab (1204:1204:1204) (1204:1204:1204))
        (PORT datac (319:319:319) (319:319:319))
        (PORT datad (314:314:314) (314:314:314))
        (PORT datae (296:296:296) (296:296:296))
        (PORT dataf (275:275:275) (275:275:275))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1877:1877:1877) (1877:1877:1877))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1131:1131:1131) (1131:1131:1131))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (881:881:881))
        (PORT datab (963:963:963) (963:963:963))
        (PORT datac (1072:1072:1072) (1072:1072:1072))
        (PORT datad (708:708:708) (708:708:708))
        (PORT datae (1036:1036:1036) (1036:1036:1036))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1693:1693:1693) (1693:1693:1693))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1877:1877:1877) (1877:1877:1877))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (302:302:302) (302:302:302))
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (242:242:242) (242:242:242))
        (PORT dataf (554:554:554) (554:554:554))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (881:881:881))
        (PORT datab (963:963:963) (963:963:963))
        (PORT datac (708:708:708) (708:708:708))
        (PORT datad (1072:1072:1072) (1072:1072:1072))
        (PORT datae (1038:1038:1038) (1038:1038:1038))
        (PORT dataf (357:357:357) (357:357:357))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (712:712:712) (712:712:712))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (967:967:967))
        (PORT datab (1035:1035:1035) (1035:1035:1035))
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (1043:1043:1043) (1043:1043:1043))
        (PORT datae (813:813:813) (813:813:813))
        (PORT dataf (553:553:553) (553:553:553))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|do_load_read_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (604:604:604) (604:604:604))
        (PORT datac (950:950:950) (950:950:950))
        (PORT datad (1028:1028:1028) (1028:1028:1028))
        (PORT datae (1019:1019:1019) (1019:1019:1019))
        (PORT dataf (979:979:979) (979:979:979))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (905:905:905) (905:905:905))
        (PORT datad (1171:1171:1171) (1171:1171:1171))
        (PORT datae (912:912:912) (912:912:912))
        (PORT dataf (1825:1825:1825) (1825:1825:1825))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datac (926:926:926) (926:926:926))
        (PORT datad (876:876:876) (876:876:876))
        (PORT dataf (258:258:258) (258:258:258))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (880:880:880) (880:880:880))
        (PORT dataf (909:909:909) (909:909:909))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (6022:6022:6022) (6022:6022:6022))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (783:783:783) (783:783:783))
        (PORT datac (711:711:711) (711:711:711))
        (PORT datad (744:744:744) (744:744:744))
        (PORT datae (727:727:727) (727:727:727))
        (PORT dataf (390:390:390) (390:390:390))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (428:428:428) (428:428:428))
        (PORT datad (314:314:314) (314:314:314))
        (PORT dataf (466:466:466) (466:466:466))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataf (571:571:571) (571:571:571))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataf (372:372:372) (372:372:372))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|do_load_read_data\~2_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (584:584:584) (584:584:584))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (606:606:606) (606:606:606))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (595:595:595) (595:595:595))
        (PORT sload (1519:1519:1519) (1519:1519:1519))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (594:594:594) (594:594:594))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (645:645:645) (645:645:645))
        (PORT sclr (1076:1076:1076) (1076:1076:1076))
        (PORT sload (836:836:836) (836:836:836))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (647:647:647) (647:647:647))
        (PORT sclr (1076:1076:1076) (1076:1076:1076))
        (PORT sload (836:836:836) (836:836:836))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (645:645:645) (645:645:645))
        (PORT sclr (1076:1076:1076) (1076:1076:1076))
        (PORT sload (836:836:836) (836:836:836))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (646:646:646) (646:646:646))
        (PORT sclr (1076:1076:1076) (1076:1076:1076))
        (PORT sload (836:836:836) (836:836:836))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (648:648:648) (648:648:648))
        (PORT sclr (1076:1076:1076) (1076:1076:1076))
        (PORT sload (836:836:836) (836:836:836))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (993:993:993) (993:993:993))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (606:606:606) (606:606:606))
        (PORT sload (1519:1519:1519) (1519:1519:1519))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (601:601:601) (601:601:601))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (947:947:947) (947:947:947))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (968:968:968) (968:968:968))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1256:1256:1256) (1256:1256:1256))
        (PORT sclr (1075:1075:1075) (1075:1075:1075))
        (PORT sload (825:825:825) (825:825:825))
        (PORT ena (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (600:600:600) (600:600:600))
        (PORT sload (1519:1519:1519) (1519:1519:1519))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (602:602:602) (602:602:602))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (964:964:964) (964:964:964))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1017:1017:1017) (1017:1017:1017))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (IOPATH dataa sumout (712:712:712) (712:712:712))
        (IOPATH dataa cout (627:627:627) (627:627:627))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataf (356:356:356) (356:356:356))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataf (348:348:348) (348:348:348))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (587:587:587) (587:587:587))
        (IOPATH datab sumout (681:681:681) (681:681:681))
        (IOPATH datab cout (593:593:593) (593:593:593))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (592:592:592) (592:592:592))
        (PORT sload (1519:1519:1519) (1519:1519:1519))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (596:596:596) (596:596:596))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (987:987:987) (987:987:987))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (976:976:976) (976:976:976))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (964:964:964) (964:964:964))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1494:1494:1494) (1494:1494:1494))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (592:592:592) (592:592:592))
        (PORT sload (1519:1519:1519) (1519:1519:1519))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (596:596:596) (596:596:596))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (926:926:926) (926:926:926))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (986:986:986) (986:986:986))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1203:1203:1203) (1203:1203:1203))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1357:1357:1357) (1357:1357:1357))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (596:596:596) (596:596:596))
        (PORT sload (1726:1726:1726) (1726:1726:1726))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (601:601:601) (601:601:601))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1189:1189:1189) (1189:1189:1189))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT adatasdata (1549:1549:1549) (1549:1549:1549))
        (PORT aclr (1800:1800:1800) (1800:1800:1800))
        (PORT sclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (1241:1241:1241) (1241:1241:1241))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (977:977:977) (977:977:977))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1494:1494:1494) (1494:1494:1494))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (596:596:596) (596:596:596))
        (PORT sload (1726:1726:1726) (1726:1726:1726))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (594:594:594) (594:594:594))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (996:996:996) (996:996:996))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (958:958:958) (958:958:958))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (983:983:983) (983:983:983))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1494:1494:1494) (1494:1494:1494))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT sload (1726:1726:1726) (1726:1726:1726))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (597:597:597) (597:597:597))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (946:946:946) (946:946:946))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (953:953:953) (953:953:953))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1163:1163:1163) (1163:1163:1163))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1357:1357:1357) (1357:1357:1357))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT sload (1726:1726:1726) (1726:1726:1726))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (601:601:601) (601:601:601))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (932:932:932) (932:932:932))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1017:1017:1017) (1017:1017:1017))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1174:1174:1174) (1174:1174:1174))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1357:1357:1357) (1357:1357:1357))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (603:603:603) (603:603:603))
        (PORT sload (1726:1726:1726) (1726:1726:1726))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (603:603:603) (603:603:603))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (928:928:928) (928:928:928))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (966:966:966) (966:966:966))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1167:1167:1167) (1167:1167:1167))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1357:1357:1357) (1357:1357:1357))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (598:598:598) (598:598:598))
        (PORT sload (1726:1726:1726) (1726:1726:1726))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (585:585:585) (585:585:585))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (995:995:995) (995:995:995))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT adatasdata (1230:1230:1230) (1230:1230:1230))
        (PORT aclr (1800:1800:1800) (1800:1800:1800))
        (PORT sclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (1241:1241:1241) (1241:1241:1241))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1030:1030:1030) (1030:1030:1030))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1357:1357:1357) (1357:1357:1357))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (585:585:585) (585:585:585))
        (PORT sload (1726:1726:1726) (1726:1726:1726))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (968:968:968) (968:968:968))
        (PORT aclr (1807:1807:1807) (1807:1807:1807))
        (PORT sload (947:947:947) (947:947:947))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (955:955:955) (955:955:955))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT sload (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (950:950:950) (950:950:950))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1347:1347:1347) (1347:1347:1347))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1161:1161:1161) (1161:1161:1161))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1357:1357:1357) (1357:1357:1357))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (992:992:992) (992:992:992))
        (PORT sload (943:943:943) (943:943:943))
        (PORT ena (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (590:590:590) (590:590:590))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (909:909:909) (909:909:909))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1164:1164:1164) (1164:1164:1164))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1357:1357:1357) (1357:1357:1357))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (926:926:926) (926:926:926))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (596:596:596) (596:596:596))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1108:1108:1108) (1108:1108:1108))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1163:1163:1163) (1163:1163:1163))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT sclr (1357:1357:1357) (1357:1357:1357))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (707:707:707) (707:707:707))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (583:583:583) (583:583:583))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1075:1075:1075) (1075:1075:1075))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (696:696:696) (696:696:696))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (598:598:598) (598:598:598))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (895:895:895) (895:895:895))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (698:698:698) (698:698:698))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (591:591:591) (591:591:591))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1108:1108:1108) (1108:1108:1108))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (698:698:698) (698:698:698))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (591:591:591) (591:591:591))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (916:916:916) (916:916:916))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (691:691:691) (691:691:691))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (589:589:589) (589:589:589))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (884:884:884) (884:884:884))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (603:603:603) (603:603:603))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (592:592:592) (592:592:592))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (899:899:899) (899:899:899))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (590:590:590) (590:590:590))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2152:2152:2152))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (883:883:883) (883:883:883))
        (PORT aclr (1818:1818:1818) (1818:1818:1818))
        (PORT sload (1143:1143:1143) (1143:1143:1143))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (954:954:954) (954:954:954))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (608:608:608) (608:608:608))
        (PORT sload (1450:1450:1450) (1450:1450:1450))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (902:902:902) (902:902:902))
        (PORT aclr (1864:1864:1864) (1864:1864:1864))
        (PORT sload (1385:1385:1385) (1385:1385:1385))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1352:1352:1352) (1352:1352:1352))
        (PORT sload (1519:1519:1519) (1519:1519:1519))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2147:2147:2147))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (589:589:589) (589:589:589))
        (PORT aclr (1810:1810:1810) (1810:1810:1810))
        (PORT sload (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (481:481:481) (481:481:481))
        (PORT d[1] (477:477:477) (477:477:477))
        (PORT clk (1959:1959:1959) (1959:1959:1959))
        (PORT ena (1587:1587:1587) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1648:1648:1648))
        (PORT d[1] (840:840:840) (840:840:840))
        (PORT d[2] (1439:1439:1439) (1439:1439:1439))
        (PORT d[3] (844:844:844) (844:844:844))
        (PORT d[4] (1400:1400:1400) (1400:1400:1400))
        (PORT d[5] (1077:1077:1077) (1077:1077:1077))
        (PORT d[6] (1090:1090:1090) (1090:1090:1090))
        (PORT d[7] (1062:1062:1062) (1062:1062:1062))
        (PORT d[8] (1312:1312:1312) (1312:1312:1312))
        (PORT d[9] (1288:1288:1288) (1288:1288:1288))
        (PORT d[10] (1067:1067:1067) (1067:1067:1067))
        (PORT clk (1959:1959:1959) (1959:1959:1959))
        (PORT ena (1587:1587:1587) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1331:1331:1331))
        (PORT clk (1959:1959:1959) (1959:1959:1959))
        (PORT ena (1587:1587:1587) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1959:1959:1959))
        (PORT d[0] (1587:1587:1587) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (700:700:700))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1312:1312:1312))
        (PORT d[1] (1041:1041:1041) (1041:1041:1041))
        (PORT d[2] (1308:1308:1308) (1308:1308:1308))
        (PORT d[3] (1031:1031:1031) (1031:1031:1031))
        (PORT d[4] (823:823:823) (823:823:823))
        (PORT d[5] (830:830:830) (830:830:830))
        (PORT d[6] (824:824:824) (824:824:824))
        (PORT d[7] (1053:1053:1053) (1053:1053:1053))
        (PORT d[8] (792:792:792) (792:792:792))
        (PORT d[9] (823:823:823) (823:823:823))
        (PORT d[10] (815:815:815) (815:815:815))
        (PORT clk (1970:1970:1970) (1970:1970:1970))
        (PORT ena (3482:3482:3482) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (274:274:274) (274:274:274))
        (PORT clk (1970:1970:1970) (1970:1970:1970))
        (PORT ena (3482:3482:3482) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1970:1970:1970))
        (PORT d[0] (3482:3482:3482) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2147:2147:2147))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (1810:1810:1810) (1810:1810:1810))
        (PORT sload (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1023:1023:1023) (1023:1023:1023))
        (PORT sclr (734:734:734) (734:734:734))
        (PORT sload (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1023:1023:1023) (1023:1023:1023))
        (PORT sclr (734:734:734) (734:734:734))
        (PORT sload (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1022:1022:1022) (1022:1022:1022))
        (PORT sclr (734:734:734) (734:734:734))
        (PORT sload (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1025:1025:1025) (1025:1025:1025))
        (PORT sclr (734:734:734) (734:734:734))
        (PORT sload (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sclr (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT aclr (1798:1798:1798) (1798:1798:1798))
        (PORT sload (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (603:603:603) (603:603:603))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1256:1256:1256))
        (PORT d[1] (718:718:718) (718:718:718))
        (PORT clk (1964:1964:1964) (1964:1964:1964))
        (PORT ena (2184:2184:2184) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1005:1005:1005))
        (PORT d[1] (1034:1034:1034) (1034:1034:1034))
        (PORT d[2] (800:800:800) (800:800:800))
        (PORT d[3] (1008:1008:1008) (1008:1008:1008))
        (PORT d[4] (1066:1066:1066) (1066:1066:1066))
        (PORT d[5] (1687:1687:1687) (1687:1687:1687))
        (PORT d[6] (1700:1700:1700) (1700:1700:1700))
        (PORT d[7] (1031:1031:1031) (1031:1031:1031))
        (PORT d[8] (1901:1901:1901) (1901:1901:1901))
        (PORT d[9] (1895:1895:1895) (1895:1895:1895))
        (PORT d[10] (743:743:743) (743:743:743))
        (PORT clk (1964:1964:1964) (1964:1964:1964))
        (PORT ena (2184:2184:2184) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1928:1928:1928))
        (PORT clk (1964:1964:1964) (1964:1964:1964))
        (PORT ena (2184:2184:2184) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1964:1964:1964))
        (PORT d[0] (2184:2184:2184) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (700:700:700))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1056:1056:1056))
        (PORT d[1] (1085:1085:1085) (1085:1085:1085))
        (PORT d[2] (1074:1074:1074) (1074:1074:1074))
        (PORT d[3] (1066:1066:1066) (1066:1066:1066))
        (PORT d[4] (1327:1327:1327) (1327:1327:1327))
        (PORT d[5] (1118:1118:1118) (1118:1118:1118))
        (PORT d[6] (1114:1114:1114) (1114:1114:1114))
        (PORT d[7] (1078:1078:1078) (1078:1078:1078))
        (PORT d[8] (1090:1090:1090) (1090:1090:1090))
        (PORT d[9] (1328:1328:1328) (1328:1328:1328))
        (PORT d[10] (1428:1428:1428) (1428:1428:1428))
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (PORT ena (2625:2625:2625) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (274:274:274) (274:274:274))
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (PORT ena (2625:2625:2625) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (PORT d[0] (2625:2625:2625) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (588:588:588) (588:588:588))
        (PORT aclr (1798:1798:1798) (1798:1798:1798))
        (PORT sload (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (598:598:598) (598:598:598))
        (PORT aclr (1798:1798:1798) (1798:1798:1798))
        (PORT sload (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (715:715:715))
        (PORT d[1] (703:703:703) (703:703:703))
        (PORT clk (1957:1957:1957) (1957:1957:1957))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1336:1336:1336))
        (PORT d[1] (1082:1082:1082) (1082:1082:1082))
        (PORT d[2] (1111:1111:1111) (1111:1111:1111))
        (PORT d[3] (1086:1086:1086) (1086:1086:1086))
        (PORT d[4] (1342:1342:1342) (1342:1342:1342))
        (PORT d[5] (1652:1652:1652) (1652:1652:1652))
        (PORT d[6] (1678:1678:1678) (1678:1678:1678))
        (PORT d[7] (1339:1339:1339) (1339:1339:1339))
        (PORT d[8] (1875:1875:1875) (1875:1875:1875))
        (PORT d[9] (1875:1875:1875) (1875:1875:1875))
        (PORT d[10] (1080:1080:1080) (1080:1080:1080))
        (PORT clk (1957:1957:1957) (1957:1957:1957))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1918:1918:1918))
        (PORT clk (1957:1957:1957) (1957:1957:1957))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1957:1957:1957))
        (PORT d[0] (2174:2174:2174) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (700:700:700))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (760:760:760) (760:760:760))
        (PORT d[1] (754:754:754) (754:754:754))
        (PORT d[2] (750:750:750) (750:750:750))
        (PORT d[3] (758:758:758) (758:758:758))
        (PORT d[4] (741:741:741) (741:741:741))
        (PORT d[5] (823:823:823) (823:823:823))
        (PORT d[6] (745:745:745) (745:745:745))
        (PORT d[7] (791:791:791) (791:791:791))
        (PORT d[8] (770:770:770) (770:770:770))
        (PORT d[9] (824:824:824) (824:824:824))
        (PORT d[10] (1401:1401:1401) (1401:1401:1401))
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (PORT ena (3185:3185:3185) (3185:3185:3185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (274:274:274) (274:274:274))
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (PORT ena (3185:3185:3185) (3185:3185:3185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (PORT d[0] (3185:3185:3185) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (588:588:588) (588:588:588))
        (PORT aclr (1798:1798:1798) (1798:1798:1798))
        (PORT sload (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT aclr (1798:1798:1798) (1798:1798:1798))
        (PORT sload (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (483:483:483) (483:483:483))
        (PORT d[1] (961:961:961) (961:961:961))
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (PORT ena (1857:1857:1857) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1625:1625:1625))
        (PORT d[1] (1107:1107:1107) (1107:1107:1107))
        (PORT d[2] (1140:1140:1140) (1140:1140:1140))
        (PORT d[3] (1108:1108:1108) (1108:1108:1108))
        (PORT d[4] (1385:1385:1385) (1385:1385:1385))
        (PORT d[5] (1359:1359:1359) (1359:1359:1359))
        (PORT d[6] (1374:1374:1374) (1374:1374:1374))
        (PORT d[7] (1632:1632:1632) (1632:1632:1632))
        (PORT d[8] (1577:1577:1577) (1577:1577:1577))
        (PORT d[9] (1572:1572:1572) (1572:1572:1572))
        (PORT d[10] (1095:1095:1095) (1095:1095:1095))
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (PORT ena (1857:1857:1857) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1601:1601:1601))
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (PORT ena (1857:1857:1857) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1950:1950:1950))
        (PORT d[0] (1857:1857:1857) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (700:700:700))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1289:1289:1289))
        (PORT d[1] (1374:1374:1374) (1374:1374:1374))
        (PORT d[2] (1264:1264:1264) (1264:1264:1264))
        (PORT d[3] (1082:1082:1082) (1082:1082:1082))
        (PORT d[4] (1067:1067:1067) (1067:1067:1067))
        (PORT d[5] (1338:1338:1338) (1338:1338:1338))
        (PORT d[6] (1034:1034:1034) (1034:1034:1034))
        (PORT d[7] (1092:1092:1092) (1092:1092:1092))
        (PORT d[8] (1322:1322:1322) (1322:1322:1322))
        (PORT d[9] (1113:1113:1113) (1113:1113:1113))
        (PORT d[10] (1100:1100:1100) (1100:1100:1100))
        (PORT clk (1960:1960:1960) (1960:1960:1960))
        (PORT ena (3216:3216:3216) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (274:274:274) (274:274:274))
        (PORT clk (1960:1960:1960) (1960:1960:1960))
        (PORT ena (3216:3216:3216) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1960:1960:1960))
        (PORT d[0] (3216:3216:3216) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2116:2116:2116))
        (IOPATH (posedge clk) pulse (0:0:0) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (937:937:937) (937:937:937))
        (PORT aclr (1798:1798:1798) (1798:1798:1798))
        (PORT sload (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (599:599:599) (599:599:599))
        (PORT aclr (1814:1814:1814) (1814:1814:1814))
        (PORT sload (1147:1147:1147) (1147:1147:1147))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (706:706:706))
        (PORT d[1] (704:704:704) (704:704:704))
        (PORT clk (1966:1966:1966) (1966:1966:1966))
        (PORT ena (1851:1851:1851) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1602:1602:1602))
        (PORT d[1] (820:820:820) (820:820:820))
        (PORT d[2] (1977:1977:1977) (1977:1977:1977))
        (PORT d[3] (823:823:823) (823:823:823))
        (PORT d[4] (1080:1080:1080) (1080:1080:1080))
        (PORT d[5] (1639:1639:1639) (1639:1639:1639))
        (PORT d[6] (1039:1039:1039) (1039:1039:1039))
        (PORT d[7] (1055:1055:1055) (1055:1055:1055))
        (PORT d[8] (1611:1611:1611) (1611:1611:1611))
        (PORT d[9] (1248:1248:1248) (1248:1248:1248))
        (PORT d[10] (1344:1344:1344) (1344:1344:1344))
        (PORT clk (1966:1966:1966) (1966:1966:1966))
        (PORT ena (1851:1851:1851) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1595:1595:1595))
        (PORT clk (1966:1966:1966) (1966:1966:1966))
        (PORT ena (1851:1851:1851) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1966:1966:1966))
        (PORT d[0] (1851:1851:1851) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (700:700:700))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (713:713:713) (713:713:713))
        (PORT d[1] (719:719:719) (719:719:719))
        (PORT d[2] (704:704:704) (704:704:704))
        (PORT d[3] (727:727:727) (727:727:727))
        (PORT d[4] (508:508:508) (508:508:508))
        (PORT d[5] (503:503:503) (503:503:503))
        (PORT d[6] (505:505:505) (505:505:505))
        (PORT d[7] (508:508:508) (508:508:508))
        (PORT d[8] (502:502:502) (502:502:502))
        (PORT d[9] (510:510:510) (510:510:510))
        (PORT d[10] (494:494:494) (494:494:494))
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (3458:3458:3458) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (274:274:274) (274:274:274))
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (3458:3458:3458) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT d[0] (3458:3458:3458) (3458:3458:3458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (583:583:583) (583:583:583))
        (PORT aclr (1814:1814:1814) (1814:1814:1814))
        (PORT sload (1147:1147:1147) (1147:1147:1147))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (906:906:906) (906:906:906))
        (PORT aclr (1814:1814:1814) (1814:1814:1814))
        (PORT sload (1147:1147:1147) (1147:1147:1147))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (691:691:691) (691:691:691))
        (PORT d[1] (1449:1449:1449) (1449:1449:1449))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (PORT ena (1883:1883:1883) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (975:975:975))
        (PORT d[1] (749:749:749) (749:749:749))
        (PORT d[2] (771:771:771) (771:771:771))
        (PORT d[3] (757:757:757) (757:757:757))
        (PORT d[4] (786:786:786) (786:786:786))
        (PORT d[5] (781:781:781) (781:781:781))
        (PORT d[6] (741:741:741) (741:741:741))
        (PORT d[7] (736:736:736) (736:736:736))
        (PORT d[8] (940:940:940) (940:940:940))
        (PORT d[9] (945:945:945) (945:945:945))
        (PORT d[10] (777:777:777) (777:777:777))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (PORT ena (1883:1883:1883) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1627:1627:1627))
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (PORT ena (1883:1883:1883) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (PORT d[0] (1883:1883:1883) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (700:700:700))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1020:1020:1020))
        (PORT d[1] (1046:1046:1046) (1046:1046:1046))
        (PORT d[2] (1049:1049:1049) (1049:1049:1049))
        (PORT d[3] (1041:1041:1041) (1041:1041:1041))
        (PORT d[4] (825:825:825) (825:825:825))
        (PORT d[5] (824:824:824) (824:824:824))
        (PORT d[6] (818:818:818) (818:818:818))
        (PORT d[7] (830:830:830) (830:830:830))
        (PORT d[8] (821:821:821) (821:821:821))
        (PORT d[9] (817:817:817) (817:817:817))
        (PORT d[10] (809:809:809) (809:809:809))
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT ena (2344:2344:2344) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (274:274:274) (274:274:274))
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT ena (2344:2344:2344) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (233:233:233))
      (HOLD ena (posedge clk) (233:233:233))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT d[0] (2344:2344:2344) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (880:880:880))
        (PORT datab (883:883:883) (883:883:883))
        (PORT datac (627:627:627) (627:627:627))
        (PORT datad (587:587:587) (587:587:587))
        (PORT datae (612:612:612) (612:612:612))
        (PORT dataf (788:788:788) (788:788:788))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1408:1408:1408))
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT datad (1191:1191:1191) (1191:1191:1191))
        (PORT dataf (1428:1428:1428) (1428:1428:1428))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (320:320:320))
        (PORT datab (469:469:469) (469:469:469))
        (PORT datac (303:303:303) (303:303:303))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (697:697:697))
        (PORT datab (327:327:327) (327:327:327))
        (PORT datad (314:314:314) (314:314:314))
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1084:1084:1084))
        (PORT datac (1144:1144:1144) (1144:1144:1144))
        (PORT dataf (989:989:989) (989:989:989))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1251:1251:1251))
        (PORT datab (1041:1041:1041) (1041:1041:1041))
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (PORT datad (1111:1111:1111) (1111:1111:1111))
        (PORT dataf (977:977:977) (977:977:977))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|trigger_out_ff\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (643:643:643) (643:643:643))
        (PORT datad (239:239:239) (239:239:239))
        (PORT dataf (937:937:937) (937:937:937))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1754:1754:1754) (1754:1754:1754))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datad (307:307:307) (307:307:307))
        (PORT dataf (274:274:274) (274:274:274))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT ena (1655:1655:1655) (1655:1655:1655))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (918:918:918))
        (PORT datab (696:696:696) (696:696:696))
        (PORT datac (668:668:668) (668:668:668))
        (PORT dataf (700:700:700) (700:700:700))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (689:689:689) (689:689:689))
        (PORT datad (407:407:407) (407:407:407))
        (PORT dataf (917:917:917) (917:917:917))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1397:1397:1397) (1397:1397:1397))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (1019:1019:1019) (1019:1019:1019))
        (PORT dataf (789:789:789) (789:789:789))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1251:1251:1251))
        (PORT datab (1041:1041:1041) (1041:1041:1041))
        (PORT datac (1039:1039:1039) (1039:1039:1039))
        (PORT datad (1112:1112:1112) (1112:1112:1112))
        (PORT dataf (976:976:976) (976:976:976))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datac (826:826:826) (826:826:826))
        (PORT dataf (976:976:976) (976:976:976))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1048:1048:1048))
        (PORT datab (828:828:828) (828:828:828))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (352:352:352) (352:352:352))
        (PORT dataf (303:303:303) (303:303:303))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (809:809:809) (809:809:809))
        (PORT dataf (829:829:829) (829:829:829))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1854:1854:1854) (1854:1854:1854))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (815:815:815))
        (PORT datab (305:305:305) (305:305:305))
        (PORT datac (305:305:305) (305:305:305))
        (PORT datad (262:262:262) (262:262:262))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (815:815:815))
        (PORT datac (289:289:289) (289:289:289))
        (PORT dataf (262:262:262) (262:262:262))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1754:1754:1754) (1754:1754:1754))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (892:892:892) (892:892:892))
        (PORT datae (865:865:865) (865:865:865))
        (PORT dataf (814:814:814) (814:814:814))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|word_counter\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1042:1042:1042))
        (PORT datab (840:840:840) (840:840:840))
        (PORT datac (329:329:329) (329:329:329))
        (PORT datad (335:335:335) (335:335:335))
        (PORT dataf (253:253:253) (253:253:253))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datac (1374:1374:1374) (1374:1374:1374))
        (PORT datae (834:834:834) (834:834:834))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT adatasdata (689:689:689) (689:689:689))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (292:292:292) (292:292:292))
        (PORT datac (650:650:650) (650:650:650))
        (PORT datad (625:625:625) (625:625:625))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (1400:1400:1400) (1400:1400:1400))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (PORT adatasdata (714:714:714) (714:714:714))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1084:1084:1084))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datad (1112:1112:1112) (1112:1112:1112))
        (PORT dataf (980:980:980) (980:980:980))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1408:1408:1408))
        (PORT datac (1035:1035:1035) (1035:1035:1035))
        (PORT datad (1377:1377:1377) (1377:1377:1377))
        (PORT dataf (267:267:267) (267:267:267))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datae (304:304:304) (304:304:304))
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (320:320:320))
        (PORT datab (469:469:469) (469:469:469))
        (PORT datac (313:313:313) (313:313:313))
        (PORT datad (268:268:268) (268:268:268))
        (PORT dataf (277:277:277) (277:277:277))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1754:1754:1754) (1754:1754:1754))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1754:1754:1754) (1754:1754:1754))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1754:1754:1754) (1754:1754:1754))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (606:606:606) (606:606:606))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (610:610:610) (610:610:610))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (608:608:608) (608:608:608))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (888:888:888) (888:888:888))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (607:607:607) (607:607:607))
        (PORT ena (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (893:893:893) (893:893:893))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2104:2104:2104))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT adatasdata (1257:1257:1257) (1257:1257:1257))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT adatasdata (627:627:627) (627:627:627))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2274:2274:2274) (2274:2274:2274))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT adatasdata (611:611:611) (611:611:611))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT adatasdata (618:618:618) (618:618:618))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT adatasdata (632:632:632) (632:632:632))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT adatasdata (630:630:630) (630:630:630))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT adatasdata (626:626:626) (626:626:626))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT adatasdata (634:634:634) (634:634:634))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2240:2240:2240) (2240:2240:2240))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1808:1808:1808) (1808:1808:1808))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (697:697:697))
        (PORT datab (330:330:330) (330:330:330))
        (PORT datac (617:617:617) (617:617:617))
        (PORT datad (313:313:313) (313:313:313))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT adatasdata (1005:1005:1005) (1005:1005:1005))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (2274:2274:2274) (2274:2274:2274))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (1383:1383:1383) (1383:1383:1383))
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT datad (1192:1192:1192) (1192:1192:1192))
        (PORT dataf (1430:1430:1430) (1430:1430:1430))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (305:305:305))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (244:244:244) (244:244:244))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (PORT datac (398:398:398) (398:398:398))
        (PORT datae (360:360:360) (360:360:360))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (PORT datad (302:302:302) (302:302:302))
        (PORT dataf (256:256:256) (256:256:256))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT datab (1383:1383:1383) (1383:1383:1383))
        (PORT datac (1035:1035:1035) (1035:1035:1035))
        (PORT datad (1379:1379:1379) (1379:1379:1379))
        (PORT dataf (268:268:268) (268:268:268))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (1047:1047:1047) (1047:1047:1047))
        (PORT datac (310:310:310) (310:310:310))
        (PORT datad (1361:1361:1361) (1361:1361:1361))
        (PORT datae (1372:1372:1372) (1372:1372:1372))
        (PORT dataf (255:255:255) (255:255:255))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT adatasdata (590:590:590) (590:590:590))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT adatasdata (601:601:601) (601:601:601))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT adatasdata (597:597:597) (597:597:597))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT adatasdata (597:597:597) (597:597:597))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (PORT adatasdata (595:595:595) (595:595:595))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT adatasdata (599:599:599) (599:599:599))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2116:2116:2116))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT adatasdata (1435:1435:1435) (1435:1435:1435))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (PORT adatasdata (598:598:598) (598:598:598))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2116:2116:2116))
        (PORT adatasdata (1177:1177:1177) (1177:1177:1177))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2099:2099:2099))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT adatasdata (596:596:596) (596:596:596))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT adatasdata (598:598:598) (598:598:598))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1803:1803:1803) (1803:1803:1803))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT adatasdata (598:598:598) (598:598:598))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (404:404:404) (404:404:404))
        (PORT datae (357:357:357) (357:357:357))
        (PORT dataf (781:781:781) (781:781:781))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT adatasdata (593:593:593) (593:593:593))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT adatasdata (606:606:606) (606:606:606))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT adatasdata (594:594:594) (594:594:594))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT adatasdata (613:613:613) (613:613:613))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (PORT adatasdata (976:976:976) (976:976:976))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1044:1044:1044))
        (PORT datab (972:972:972) (972:972:972))
        (PORT datac (821:821:821) (821:821:821))
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1044:1044:1044))
        (PORT datab (972:972:972) (972:972:972))
        (PORT dataf (784:784:784) (784:784:784))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (2659:2659:2659) (2659:2659:2659))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (353:353:353) (353:353:353))
        (PORT datae (269:269:269) (269:269:269))
        (PORT dataf (290:290:290) (290:290:290))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (303:303:303) (303:303:303))
        (PORT datac (338:338:338) (338:338:338))
        (PORT datad (336:336:336) (336:336:336))
        (PORT datae (264:264:264) (264:264:264))
        (PORT dataf (281:281:281) (281:281:281))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (363:363:363))
        (PORT datab (313:313:313) (313:313:313))
        (PORT datac (404:404:404) (404:404:404))
        (PORT datad (327:327:327) (327:327:327))
        (PORT datae (315:315:315) (315:315:315))
        (PORT dataf (300:300:300) (300:300:300))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (295:295:295))
        (PORT datac (351:351:351) (351:351:351))
        (PORT datad (341:341:341) (341:341:341))
        (PORT datae (268:268:268) (268:268:268))
        (PORT dataf (286:286:286) (286:286:286))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datac (296:296:296) (296:296:296))
        (PORT dataf (704:704:704) (704:704:704))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datac (622:622:622) (622:622:622))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (702:702:702) (702:702:702))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1721:1721:1721) (1721:1721:1721))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (738:738:738) (738:738:738))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1046:1046:1046) (1046:1046:1046))
        (PORT sclr (735:735:735) (735:735:735))
        (PORT sload (831:831:831) (831:831:831))
        (PORT ena (1124:1124:1124) (1124:1124:1124))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1047:1047:1047) (1047:1047:1047))
        (PORT sclr (735:735:735) (735:735:735))
        (PORT sload (831:831:831) (831:831:831))
        (PORT ena (1124:1124:1124) (1124:1124:1124))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1048:1048:1048) (1048:1048:1048))
        (PORT sclr (735:735:735) (735:735:735))
        (PORT sload (831:831:831) (831:831:831))
        (PORT ena (1124:1124:1124) (1124:1124:1124))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1044:1044:1044) (1044:1044:1044))
        (PORT sclr (735:735:735) (735:735:735))
        (PORT sload (831:831:831) (831:831:831))
        (PORT ena (1124:1124:1124) (1124:1124:1124))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (112:112:112) (112:112:112))
        (PORT adatasdata (1047:1047:1047) (1047:1047:1047))
        (PORT sclr (735:735:735) (735:735:735))
        (PORT sload (831:831:831) (831:831:831))
        (PORT ena (1124:1124:1124) (1124:1124:1124))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1427:1427:1427) (1427:1427:1427))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (898:898:898) (898:898:898))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (852:852:852) (852:852:852))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (701:701:701) (701:701:701))
        (PORT datad (383:383:383) (383:383:383))
        (PORT dataf (589:589:589) (589:589:589))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (934:934:934))
        (PORT dataf (2708:2708:2708) (2708:2708:2708))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (670:670:670) (670:670:670))
        (PORT datac (285:285:285) (285:285:285))
        (PORT datad (313:313:313) (313:313:313))
        (PORT dataf (1161:1161:1161) (1161:1161:1161))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (330:330:330) (330:330:330))
        (PORT datac (321:321:321) (321:321:321))
        (PORT datad (288:288:288) (288:288:288))
        (PORT dataf (274:274:274) (274:274:274))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (724:724:724))
        (PORT datab (925:925:925) (925:925:925))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (1101:1101:1101) (1101:1101:1101))
        (PORT dataf (579:579:579) (579:579:579))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (932:932:932) (932:932:932))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (695:695:695) (695:695:695))
        (PORT datae (289:289:289) (289:289:289))
        (PORT dataf (584:584:584) (584:584:584))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (327:327:327) (327:327:327))
        (PORT datac (314:314:314) (314:314:314))
        (PORT datad (287:287:287) (287:287:287))
        (PORT dataf (430:430:430) (430:430:430))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|clear_signal\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (657:657:657) (657:657:657))
        (PORT dataf (586:586:586) (586:586:586))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (660:660:660) (660:660:660))
        (PORT datae (354:354:354) (354:354:354))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (330:330:330))
        (PORT datac (479:479:479) (479:479:479))
        (PORT datad (289:289:289) (289:289:289))
        (PORT dataf (283:283:283) (283:283:283))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (933:933:933) (933:933:933))
        (PORT datac (319:319:319) (319:319:319))
        (PORT datad (249:249:249) (249:249:249))
        (PORT dataf (2707:2707:2707) (2707:2707:2707))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datac (312:312:312) (312:312:312))
        (PORT datad (289:289:289) (289:289:289))
        (PORT dataf (272:272:272) (272:272:272))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_info_reg\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (329:329:329))
        (PORT datab (934:934:934) (934:934:934))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (291:291:291) (291:291:291))
        (PORT dataf (256:256:256) (256:256:256))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE auto_stp_external_clock_1\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (984:984:984) (984:984:984))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE auto_stp_external_clock_1\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (359:359:359) (359:359:359))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE auto_stp_external_clock_1\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1061:1061:1061) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE Clk_25\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (372:372:372) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE Clk_25\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE Pll_U\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1498:1498:1498) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE Pll_U\|altpll_component\|_clk2\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (836:836:836) (836:836:836))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (822:822:822) (822:822:822))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (928:928:928) (928:928:928))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (854:854:854) (854:854:854))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (692:692:692) (692:692:692))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (621:621:621) (621:621:621))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (798:798:798) (798:798:798))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (699:699:699) (699:699:699))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1094:1094:1094) (1094:1094:1094))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1109:1109:1109) (1109:1109:1109))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1346:1346:1346) (1346:1346:1346))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (337:337:337) (337:337:337))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (381:381:381))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (282:282:282))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (332:332:332) (332:332:332))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (312:312:312))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|current_offset_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (666:666:666) (666:666:666))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (391:391:391))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (285:285:285))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (378:378:378) (378:378:378))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (283:283:283))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (315:315:315))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (628:628:628) (628:628:628))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (679:679:679))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (290:290:290))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (832:832:832) (832:832:832))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (569:569:569) (569:569:569))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (313:313:313))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (318:318:318))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (294:294:294))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (606:606:606) (606:606:606))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (340:340:340) (340:340:340))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (283:283:283))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (301:301:301))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (337:337:337) (337:337:337))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (286:286:286))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (380:380:380))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (311:311:311))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (333:333:333) (333:333:333))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (381:381:381))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (283:283:283))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (561:561:561) (561:561:561))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (418:418:418))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (281:281:281) (281:281:281))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (885:885:885) (885:885:885))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (877:877:877) (877:877:877))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (278:278:278))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1237:1237:1237) (1237:1237:1237))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1237:1237:1237) (1237:1237:1237))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (242:242:242))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (950:950:950))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (925:925:925) (925:925:925))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (273:273:273) (273:273:273))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (674:674:674))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (674:674:674))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1200:1200:1200))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1200:1200:1200))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (878:878:878) (878:878:878))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (885:885:885) (885:885:885))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1217:1217:1217) (1217:1217:1217))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1217:1217:1217) (1217:1217:1217))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (618:618:618) (618:618:618))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (619:619:619) (619:619:619))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (244:244:244) (244:244:244))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (670:670:670) (670:670:670))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (627:627:627) (627:627:627))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (284:284:284))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (248:248:248) (248:248:248))
        (IOPATH datad combout (259:259:259) (259:259:259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (923:923:923) (923:923:923))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (923:923:923) (923:923:923))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (622:622:622) (622:622:622))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (296:296:296))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (865:865:865) (865:865:865))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (686:686:686))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (686:686:686))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (243:243:243))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (973:973:973) (973:973:973))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (973:973:973) (973:973:973))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|do_load_read_data\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (585:585:585) (585:585:585))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (614:614:614) (614:614:614))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (560:560:560) (560:560:560))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (675:675:675))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (287:287:287))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (633:633:633) (633:633:633))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (534:534:534) (534:534:534))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (534:534:534) (534:534:534))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (549:549:549) (549:549:549))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (535:535:535) (535:535:535))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (539:539:539) (539:539:539))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (548:548:548) (548:548:548))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (280:280:280))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (274:274:274) (274:274:274))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (786:786:786) (786:786:786))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (242:242:242))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (300:300:300))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (310:310:310))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (647:647:647))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (295:295:295))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (314:314:314))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (589:589:589) (589:589:589))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (310:310:310))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (243:243:243))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (639:639:639) (639:639:639))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (300:300:300))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (631:631:631) (631:631:631))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (305:305:305))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (538:538:538) (538:538:538))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (625:625:625))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (539:539:539) (539:539:539))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (637:637:637) (637:637:637))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (283:283:283))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (539:539:539) (539:539:539))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (649:649:649))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (284:284:284))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (520:520:520) (520:520:520))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (645:645:645) (645:645:645))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (708:708:708) (708:708:708))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1093:1093:1093) (1093:1093:1093))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (296:296:296))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (336:336:336) (336:336:336))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (276:276:276) (276:276:276))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (340:340:340) (340:340:340))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (283:283:283))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (378:378:378) (378:378:378))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (243:243:243))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (384:384:384))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (288:288:288))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (336:336:336) (336:336:336))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (276:276:276) (276:276:276))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (381:381:381))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (300:300:300))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (385:385:385))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (285:285:285))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (380:380:380))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1415:1415:1415))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (793:793:793) (793:793:793))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (843:843:843))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (675:675:675))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (574:574:574) (574:574:574))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (357:357:357))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (848:848:848) (848:848:848))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (364:364:364) (364:364:364))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (365:365:365))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (664:664:664) (664:664:664))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_wrapped_delayed\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (343:343:343) (343:343:343))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (392:392:392))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (392:392:392))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (292:292:292))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (400:400:400))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (277:277:277))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (594:594:594))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (539:539:539) (539:539:539))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (243:243:243) (243:243:243))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (242:242:242))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (644:644:644))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (349:349:349) (349:349:349))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (393:393:393))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (351:351:351) (351:351:351))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (392:392:392))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (348:348:348) (348:348:348))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (406:406:406) (406:406:406))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (873:873:873) (873:873:873))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (661:661:661) (661:661:661))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (345:345:345) (345:345:345))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (628:628:628) (628:628:628))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (381:381:381))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (389:389:389))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (254:254:254))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (335:335:335) (335:335:335))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (295:295:295))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (415:415:415))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (583:583:583) (583:583:583))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (640:640:640))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (640:640:640))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (279:279:279))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (615:615:615) (615:615:615))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (614:614:614) (614:614:614))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (765:765:765) (765:765:765))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (248:248:248))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (568:568:568) (568:568:568))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (276:276:276) (276:276:276))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (242:242:242))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (346:346:346) (346:346:346))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (279:279:279))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (310:310:310))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (647:647:647))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (288:288:288))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (620:620:620))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (291:291:291))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (569:569:569) (569:569:569))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (310:310:310))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (404:404:404) (404:404:404))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|reset_ena_reg\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (619:619:619) (619:619:619))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1714:1714:1714) (1714:1714:1714))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1739:1739:1739) (1739:1739:1739))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE Clk_25\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (920:920:920) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_pll")
    (INSTANCE Pll_U\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (4749:4749:4749) (4749:4749:4749))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE Clk_100\~clkctrl_e.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE Da1_clk\~clkctrl_e.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE Da2_clk\~clkctrl_e.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE Da3_clk\~clkctrl_e.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE Da4_clk\~clkctrl_e.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE altera_reserved_tms\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (924:924:924) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE altera_reserved_tck\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (924:924:924) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE altera_reserved_tdi\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (994:994:994) (994:994:994))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE altera_reserved_ntrst\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (974:974:974) (974:974:974))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (2333:2333:2333) (2333:2333:2333))
        (PORT dataf (420:420:420) (420:420:420))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataf (256:256:256) (256:256:256))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sclr (2707:2707:2707) (2707:2707:2707))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~15)
    (DELAY
      (ABSOLUTE
        (PORT datae (2278:2278:2278) (2278:2278:2278))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (397:397:397) (397:397:397))
        (PORT dataf (254:254:254) (254:254:254))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sclr (2707:2707:2707) (2707:2707:2707))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (398:398:398) (398:398:398))
        (PORT datae (2275:2275:2275) (2275:2275:2275))
        (PORT dataf (260:260:260) (260:260:260))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_proc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (294:294:294))
        (PORT datae (2274:2274:2274) (2274:2274:2274))
        (PORT dataf (264:264:264) (264:264:264))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (946:946:946) (946:946:946))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2327:2327:2327) (2327:2327:2327))
        (PORT dataf (424:424:424) (424:424:424))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1832:1832:1832) (1832:1832:1832))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datae combout (278:278:278) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sclr (2230:2230:2230) (2230:2230:2230))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|tms_cnt\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (292:292:292) (292:292:292))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sclr (2230:2230:2230) (2230:2230:2230))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (2327:2327:2327) (2327:2327:2327))
        (PORT datac (282:282:282) (282:282:282))
        (PORT dataf (991:991:991) (991:991:991))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (326:326:326))
        (PORT datab (672:672:672) (672:672:672))
        (PORT dataf (251:251:251) (251:251:251))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sclr (2714:2714:2714) (2714:2714:2714))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (326:326:326))
        (PORT datab (672:672:672) (672:672:672))
        (PORT datac (2323:2323:2323) (2323:2323:2323))
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|node_ena\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (675:675:675))
        (PORT datae (2040:2040:2040) (2040:2040:2040))
        (PORT dataf (355:355:355) (355:355:355))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (729:729:729))
        (PORT datae (2040:2040:2040) (2040:2040:2040))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (995:995:995))
        (PORT datab (2138:2138:2138) (2138:2138:2138))
        (PORT datac (666:666:666) (666:666:666))
        (PORT datad (674:674:674) (674:674:674))
        (PORT datae (1163:1163:1163) (1163:1163:1163))
        (PORT dataf (269:269:269) (269:269:269))
        (PORT datag (952:952:952) (952:952:952))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
        (IOPATH datag combout (269:269:269) (269:269:269))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (4043:4043:4043) (4043:4043:4043))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[0\]\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (2337:2337:2337) (2337:2337:2337))
        (PORT datac (292:292:292) (292:292:292))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (2335:2335:2335) (2335:2335:2335))
        (PORT datac (298:298:298) (298:298:298))
        (PORT dataf (258:258:258) (258:258:258))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataf (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sclr (2714:2714:2714) (2714:2714:2714))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (2335:2335:2335) (2335:2335:2335))
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (288:288:288))
        (PORT dataf (256:256:256) (256:256:256))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sclr (2714:2714:2714) (2714:2714:2714))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (3252:3252:3252) (3252:3252:3252))
        (PORT aclr (1865:1865:1865) (1865:1865:1865))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (612:612:612) (612:612:612))
        (PORT aclr (1865:1865:1865) (1865:1865:1865))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (626:626:626) (626:626:626))
        (PORT aclr (1865:1865:1865) (1865:1865:1865))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1865:1865:1865) (1865:1865:1865))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (628:628:628) (628:628:628))
        (PORT aclr (1865:1865:1865) (1865:1865:1865))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (611:611:611) (611:611:611))
        (PORT aclr (1865:1865:1865) (1865:1865:1865))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (609:609:609) (609:609:609))
        (PORT aclr (1865:1865:1865) (1865:1865:1865))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (350:350:350) (350:350:350))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1134:1134:1134) (1134:1134:1134))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (289:289:289) (289:289:289))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1134:1134:1134) (1134:1134:1134))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (701:701:701) (701:701:701))
        (PORT aclr (1865:1865:1865) (1865:1865:1865))
        (PORT ena (1242:1242:1242) (1242:1242:1242))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datab (307:307:307) (307:307:307))
        (PORT datac (285:285:285) (285:285:285))
        (PORT datad (304:304:304) (304:304:304))
        (PORT dataf (348:348:348) (348:348:348))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (316:316:316))
        (PORT datab (305:305:305) (305:305:305))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (536:536:536) (536:536:536))
        (PORT dataf (358:358:358) (358:358:358))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|virtual_ir_dr_scan_proc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (2333:2333:2333) (2333:2333:2333))
        (PORT datac (289:289:289) (289:289:289))
        (PORT dataf (259:259:259) (259:259:259))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (720:720:720))
        (PORT datab (641:641:641) (641:641:641))
        (PORT datac (425:425:425) (425:425:425))
        (PORT datad (907:907:907) (907:907:907))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (661:661:661) (661:661:661))
        (PORT dataf (1136:1136:1136) (1136:1136:1136))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (401:401:401) (401:401:401))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (352:352:352) (352:352:352))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (678:678:678))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (575:575:575) (575:575:575))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (940:940:940) (940:940:940))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[0\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (687:687:687))
        (PORT datab (897:897:897) (897:897:897))
        (PORT datac (666:666:666) (666:666:666))
        (PORT datad (618:618:618) (618:618:618))
        (PORT dataf (839:839:839) (839:839:839))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (409:409:409) (409:409:409))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (660:660:660) (660:660:660))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (730:730:730) (730:730:730))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (711:711:711) (711:711:711))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1721:1721:1721) (1721:1721:1721))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (641:641:641))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[0\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (679:679:679) (679:679:679))
        (PORT datac (656:656:656) (656:656:656))
        (PORT datad (875:875:875) (875:875:875))
        (PORT datae (618:618:618) (618:618:618))
        (PORT dataf (658:658:658) (658:658:658))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (981:981:981) (981:981:981))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[0\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (688:688:688))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (290:290:290) (290:290:290))
        (PORT datae (580:580:580) (580:580:580))
        (PORT dataf (666:666:666) (666:666:666))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (944:944:944) (944:944:944))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1700:1700:1700) (1700:1700:1700))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (676:676:676) (676:676:676))
        (PORT datac (654:654:654) (654:654:654))
        (PORT datad (662:662:662) (662:662:662))
        (PORT dataf (346:346:346) (346:346:346))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (634:634:634))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (394:394:394) (394:394:394))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (927:927:927) (927:927:927))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (921:921:921) (921:921:921))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1721:1721:1721) (1721:1721:1721))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (349:349:349) (349:349:349))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (370:370:370) (370:370:370))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (912:912:912) (912:912:912))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (699:699:699) (699:699:699))
        (PORT aclr (1839:1839:1839) (1839:1839:1839))
        (PORT sload (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (617:617:617) (617:617:617))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datae (590:590:590) (590:590:590))
        (PORT dataf (367:367:367) (367:367:367))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (945:945:945) (945:945:945))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|reset_ena_reg_proc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datae (2272:2272:2272) (2272:2272:2272))
        (PORT dataf (264:264:264) (264:264:264))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_mode_reg\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (413:413:413) (413:413:413))
        (PORT dataf (630:630:630) (630:630:630))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[0\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datab (607:607:607) (607:607:607))
        (PORT datac (436:436:436) (436:436:436))
        (PORT datad (587:587:587) (587:587:587))
        (PORT dataf (630:630:630) (630:630:630))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[0\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (990:990:990))
        (PORT datab (1217:1217:1217) (1217:1217:1217))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datab (409:409:409) (409:409:409))
        (PORT datac (276:276:276) (276:276:276))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (730:730:730) (730:730:730))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[0\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT datac (691:691:691) (691:691:691))
        (PORT datad (1090:1090:1090) (1090:1090:1090))
        (PORT dataf (638:638:638) (638:638:638))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[0\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (687:687:687))
        (PORT datab (897:897:897) (897:897:897))
        (PORT datac (290:290:290) (290:290:290))
        (PORT datad (548:548:548) (548:548:548))
        (PORT dataf (557:557:557) (557:557:557))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (699:699:699) (699:699:699))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1721:1721:1721) (1721:1721:1721))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (662:662:662) (662:662:662))
        (PORT datac (666:666:666) (666:666:666))
        (PORT datad (540:540:540) (540:540:540))
        (PORT dataf (389:389:389) (389:389:389))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (631:631:631) (631:631:631))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (728:728:728) (728:728:728))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (705:705:705) (705:705:705))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1721:1721:1721) (1721:1721:1721))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (606:606:606) (606:606:606))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (358:358:358) (358:358:358))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (930:930:930) (930:930:930))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (694:694:694) (694:694:694))
        (PORT aclr (1839:1839:1839) (1839:1839:1839))
        (PORT sload (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (691:691:691))
        (PORT datab (645:645:645) (645:645:645))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (617:617:617) (617:617:617))
        (PORT dataf (609:609:609) (609:609:609))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (415:415:415))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (611:611:611) (611:611:611))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (626:626:626) (626:626:626))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (691:691:691) (691:691:691))
        (PORT aclr (1839:1839:1839) (1839:1839:1839))
        (PORT sload (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (610:610:610) (610:610:610))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (589:589:589) (589:589:589))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (634:634:634) (634:634:634))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1527:1527:1527) (1527:1527:1527))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (953:953:953) (953:953:953))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1721:1721:1721) (1721:1721:1721))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (557:557:557) (557:557:557))
        (PORT dataf (618:618:618) (618:618:618))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1263:1263:1263) (1263:1263:1263))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (994:994:994) (994:994:994))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (618:618:618) (618:618:618))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (329:329:329))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (355:355:355) (355:355:355))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (946:946:946) (946:946:946))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1527:1527:1527) (1527:1527:1527))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (691:691:691) (691:691:691))
        (PORT aclr (1839:1839:1839) (1839:1839:1839))
        (PORT sload (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1534:1534:1534) (1534:1534:1534))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (608:608:608) (608:608:608))
        (PORT datac (336:336:336) (336:336:336))
        (PORT datad (294:294:294) (294:294:294))
        (PORT datae (623:623:623) (623:623:623))
        (PORT dataf (1163:1163:1163) (1163:1163:1163))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[0\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (990:990:990))
        (PORT datab (1217:1217:1217) (1217:1217:1217))
        (PORT dataf (1137:1137:1137) (1137:1137:1137))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (313:313:313))
        (PORT datab (285:285:285) (285:285:285))
        (PORT datac (304:304:304) (304:304:304))
        (PORT datad (275:275:275) (275:275:275))
        (PORT dataf (352:352:352) (352:352:352))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (438:438:438) (438:438:438))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (555:555:555) (555:555:555))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (980:980:980) (980:980:980))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (942:942:942) (942:942:942))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1700:1700:1700) (1700:1700:1700))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (672:672:672) (672:672:672))
        (PORT datac (658:658:658) (658:658:658))
        (PORT datad (534:534:534) (534:534:534))
        (PORT dataf (381:381:381) (381:381:381))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (923:923:923) (923:923:923))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_mode_reg\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (418:418:418) (418:418:418))
        (PORT dataf (627:627:627) (627:627:627))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[0\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (679:679:679) (679:679:679))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (656:656:656) (656:656:656))
        (PORT datae (843:843:843) (843:843:843))
        (PORT dataf (602:602:602) (602:602:602))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (612:612:612) (612:612:612))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (691:691:691) (691:691:691))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1721:1721:1721) (1721:1721:1721))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (398:398:398) (398:398:398))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (606:606:606) (606:606:606))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (957:957:957) (957:957:957))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (902:902:902) (902:902:902))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1700:1700:1700) (1700:1700:1700))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irsr_reg\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (653:653:653) (653:653:653))
        (PORT datae (550:550:550) (550:550:550))
        (PORT dataf (623:623:623) (623:623:623))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (608:608:608) (608:608:608))
        (PORT aclr (1847:1847:1847) (1847:1847:1847))
        (PORT sload (1680:1680:1680) (1680:1680:1680))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT dataf (254:254:254) (254:254:254))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|hub_mode_reg\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (418:418:418) (418:418:418))
        (PORT dataf (281:281:281) (281:281:281))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1100:1100:1100) (1100:1100:1100))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (384:384:384))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE sld_hub_inst\|clr_reg\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3765:3765:3765) (3765:3765:3765))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE sld_hub_inst\|clr_reg\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|node_ena\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (2962:2962:2962))
        (PORT datab (302:302:302) (302:302:302))
        (PORT datac (310:310:310) (310:310:310))
        (PORT datad (876:876:876) (876:876:876))
        (PORT dataf (258:258:258) (258:258:258))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (316:316:316))
        (PORT datab (305:305:305) (305:305:305))
        (PORT datac (395:395:395) (395:395:395))
        (PORT datad (349:349:349) (349:349:349))
        (PORT dataf (358:358:358) (358:358:358))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (256:256:256) (256:256:256))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|node_ena\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (724:724:724))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (2078:2078:2078) (2078:2078:2078))
        (PORT datad (393:393:393) (393:393:393))
        (PORT datae (382:382:382) (382:382:382))
        (PORT dataf (352:352:352) (352:352:352))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1854:1854:1854) (1854:1854:1854))
        (PORT ena (1108:1108:1108) (1108:1108:1108))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1119:1119:1119) (1119:1119:1119))
        (PORT dataf (1090:1090:1090) (1090:1090:1090))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2944:2944:2944) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|reset_all\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1165:1165:1165) (1165:1165:1165))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3048:3048:3048) (3048:3048:3048))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1216:1216:1216))
        (PORT datab (932:932:932) (932:932:932))
        (PORT datac (1160:1160:1160) (1160:1160:1160))
        (PORT datae (1173:1173:1173) (1173:1173:1173))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (617:617:617) (617:617:617))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (612:612:612) (612:612:612))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (908:908:908) (908:908:908))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (788:788:788) (788:788:788))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (254:254:254))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (605:605:605) (605:605:605))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (617:617:617) (617:617:617))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (254:254:254))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (618:618:618) (618:618:618))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (602:602:602) (602:602:602))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (614:614:614) (614:614:614))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT adatasdata (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (253:253:253))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT adatasdata (606:606:606) (606:606:606))
        (PORT aclr (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (242:242:242) (242:242:242))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT adatasdata (611:611:611) (611:611:611))
        (PORT aclr (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (260:260:260))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (982:982:982) (982:982:982))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (603:603:603) (603:603:603))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (618:618:618) (618:618:618))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (256:256:256) (256:256:256))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (610:610:610) (610:610:610))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (260:260:260))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (612:612:612) (612:612:612))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (261:261:261) (261:261:261))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (544:544:544) (544:544:544))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1800:1800:1800) (1800:1800:1800))
        (PORT ena (1639:1639:1639) (1639:1639:1639))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (359:359:359) (359:359:359))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT adatasdata (607:607:607) (607:607:607))
        (PORT aclr (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (254:254:254) (254:254:254))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT adatasdata (594:594:594) (594:594:594))
        (PORT aclr (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (PORT adatasdata (605:605:605) (605:605:605))
        (PORT aclr (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1115:1115:1115) (1115:1115:1115))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (598:598:598) (598:598:598))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (616:616:616) (616:616:616))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (602:602:602) (602:602:602))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (606:606:606) (606:606:606))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (605:605:605) (605:605:605))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (603:603:603) (603:603:603))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (609:609:609) (609:609:609))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (692:692:692) (692:692:692))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE Pll_U\|altpll_component\|_clk0\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1498:1498:1498) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE Pll_U\|altpll_component\|_clk0\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Rst_cont\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datab (325:325:325) (325:325:325))
        (PORT dataf (572:572:572) (572:572:572))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Rst_cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Rst_cont\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (331:331:331))
        (PORT datab (326:326:326) (326:326:326))
        (PORT dataf (571:571:571) (571:571:571))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Rst_cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Rst_cont\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datab (325:325:325) (325:325:325))
        (PORT dataf (273:273:273) (273:273:273))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Rst_cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (PORT datab (623:623:623) (623:623:623))
        (PORT datac (313:313:313) (313:313:313))
        (PORT dataf (273:273:273) (273:273:273))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataf (343:343:343) (343:343:343))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE COnt\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (391:391:391) (391:391:391))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (566:566:566) (566:566:566))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (111:111:111) (111:111:111))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add2\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE COnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (954:954:954) (954:954:954))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (312:312:312))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datad (284:284:284) (284:284:284))
        (PORT datae (246:246:246) (246:246:246))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (609:609:609))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (400:400:400) (400:400:400))
        (PORT datad (592:592:592) (592:592:592))
        (PORT dataf (364:364:364) (364:364:364))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (322:322:322))
        (PORT datab (398:398:398) (398:398:398))
        (PORT datac (393:393:393) (393:393:393))
        (PORT dataf (266:266:266) (266:266:266))
        (IOPATH dataa sumout (712:712:712) (712:712:712))
        (IOPATH dataa cout (627:627:627) (627:627:627))
        (IOPATH datab sumout (681:681:681) (681:681:681))
        (IOPATH datab cout (593:593:593) (593:593:593))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (502:502:502) (502:502:502))
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Add\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add1\~5)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Add\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add1\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Add\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add1\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Add\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add1\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Add\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add1\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Add\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add1\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Add\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE Add1\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE Add\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT sload (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1340:1340:1340) (1340:1340:1340))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT adatasdata (592:592:592) (592:592:592))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (321:321:321))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (294:294:294) (294:294:294))
        (PORT datae (259:259:259) (259:259:259))
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (818:818:818) (818:818:818))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (837:837:837) (837:837:837))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (308:308:308))
        (PORT datab (892:892:892) (892:892:892))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (254:254:254) (254:254:254))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (703:703:703) (703:703:703))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT adatasdata (685:685:685) (685:685:685))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (293:293:293) (293:293:293))
        (PORT datad (281:281:281) (281:281:281))
        (PORT datae (255:255:255) (255:255:255))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (591:591:591) (591:591:591))
        (PORT datad (593:593:593) (593:593:593))
        (PORT dataf (737:737:737) (737:737:737))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1079:1079:1079) (1079:1079:1079))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT adatasdata (610:610:610) (610:610:610))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (302:302:302) (302:302:302))
        (PORT datad (561:561:561) (561:561:561))
        (PORT dataf (357:357:357) (357:357:357))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (835:835:835) (835:835:835))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (309:309:309))
        (PORT datab (308:308:308) (308:308:308))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datae (252:252:252) (252:252:252))
        (PORT dataf (1045:1045:1045) (1045:1045:1045))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (855:855:855) (855:855:855))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (299:299:299) (299:299:299))
        (PORT datae (255:255:255) (255:255:255))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (309:309:309))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (588:588:588) (588:588:588))
        (PORT dataf (745:745:745) (745:745:745))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (724:724:724))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1136:1136:1136) (1136:1136:1136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (845:845:845))
        (PORT datab (302:302:302) (302:302:302))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (296:296:296) (296:296:296))
        (PORT datae (264:264:264) (264:264:264))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (799:799:799) (799:799:799))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (281:281:281) (281:281:281))
        (PORT datae (354:354:354) (354:354:354))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT adatasdata (1174:1174:1174) (1174:1174:1174))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT adatasdata (620:620:620) (620:620:620))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (318:318:318))
        (PORT datab (310:310:310) (310:310:310))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datad (288:288:288) (288:288:288))
        (PORT datae (264:264:264) (264:264:264))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2120:2120:2120))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1125:1125:1125) (1125:1125:1125))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (411:411:411) (411:411:411))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (320:320:320))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datac (279:279:279) (279:279:279))
        (PORT datad (260:260:260) (260:260:260))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (623:623:623) (623:623:623))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (PORT adatasdata (694:694:694) (694:694:694))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (318:318:318))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (258:258:258) (258:258:258))
        (PORT dataf (339:339:339) (339:339:339))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (671:671:671))
        (PORT datad (383:383:383) (383:383:383))
        (PORT datae (770:770:770) (770:770:770))
        (PORT dataf (606:606:606) (606:606:606))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (676:676:676))
        (PORT datab (291:291:291) (291:291:291))
        (PORT datac (280:280:280) (280:280:280))
        (PORT datad (396:396:396) (396:396:396))
        (PORT dataf (547:547:547) (547:547:547))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1800:1800:1800) (1800:1800:1800))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (938:938:938))
        (PORT datac (897:897:897) (897:897:897))
        (PORT datad (607:607:607) (607:607:607))
        (PORT datae (865:865:865) (865:865:865))
        (PORT dataf (360:360:360) (360:360:360))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT ena (1711:1711:1711) (1711:1711:1711))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (609:609:609) (609:609:609))
        (PORT dataf (355:355:355) (355:355:355))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (418:418:418) (418:418:418))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (502:502:502) (502:502:502))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (1032:1032:1032) (1032:1032:1032))
        (PORT datac (345:345:345) (345:345:345))
        (PORT datad (408:408:408) (408:408:408))
        (PORT dataf (366:366:366) (366:366:366))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (367:367:367) (367:367:367))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (375:375:375) (375:375:375))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1018:1018:1018) (1018:1018:1018))
        (PORT datac (335:335:335) (335:335:335))
        (PORT datad (427:427:427) (427:427:427))
        (PORT dataf (378:378:378) (378:378:378))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (319:319:319))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH datad sumout (480:480:480) (480:480:480))
        (IOPATH datad cout (403:403:403) (403:403:403))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (357:357:357) (357:357:357))
        (PORT datac (419:419:419) (419:419:419))
        (PORT datad (978:978:978) (978:978:978))
        (PORT dataf (936:936:936) (936:936:936))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataf (362:362:362) (362:362:362))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (357:357:357) (357:357:357))
        (PORT datac (1013:1013:1013) (1013:1013:1013))
        (PORT datad (382:382:382) (382:382:382))
        (PORT dataf (935:935:935) (935:935:935))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT adatasdata (704:704:704) (704:704:704))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (412:412:412) (412:412:412))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1861:1861:1861) (1861:1861:1861))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (340:340:340) (340:340:340))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (613:613:613) (613:613:613))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (993:993:993) (993:993:993))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (248:248:248))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT adatasdata (618:618:618) (618:618:618))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT adatasdata (601:601:601) (601:601:601))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (246:246:246) (246:246:246))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT adatasdata (606:606:606) (606:606:606))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (252:252:252))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (248:248:248))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT adatasdata (616:616:616) (616:616:616))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT adatasdata (608:608:608) (608:608:608))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT adatasdata (619:619:619) (619:619:619))
        (PORT aclr (1796:1796:1796) (1796:1796:1796))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (397:397:397) (397:397:397))
        (PORT dataf (360:360:360) (360:360:360))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (502:502:502) (502:502:502))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (395:395:395) (395:395:395))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (502:502:502) (502:502:502))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataf (352:352:352) (352:352:352))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (302:302:302))
        (IOPATH datad combout (259:259:259) (259:259:259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1786:1786:1786) (1786:1786:1786))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (666:666:666) (666:666:666))
        (PORT datad (283:283:283) (283:283:283))
        (PORT dataf (341:341:341) (341:341:341))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataf (359:359:359) (359:359:359))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (1006:1006:1006) (1006:1006:1006))
        (PORT datad (382:382:382) (382:382:382))
        (PORT dataf (928:928:928) (928:928:928))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataf (375:375:375) (375:375:375))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (1007:1007:1007) (1007:1007:1007))
        (PORT datac (422:422:422) (422:422:422))
        (PORT datad (428:428:428) (428:428:428))
        (PORT dataf (376:376:376) (376:376:376))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (382:382:382) (382:382:382))
        (IOPATH datad sumout (480:480:480) (480:480:480))
        (IOPATH datad cout (479:479:479) (479:479:479))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (417:417:417) (417:417:417))
        (PORT datad (982:982:982) (982:982:982))
        (PORT dataf (940:940:940) (940:940:940))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataf (291:291:291) (291:291:291))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (905:905:905) (905:905:905))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT ena (1655:1655:1655) (1655:1655:1655))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (306:306:306))
        (PORT datac (421:421:421) (421:421:421))
        (PORT dataf (372:372:372) (372:372:372))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~41)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (423:423:423))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (502:502:502) (502:502:502))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH datad sumout (480:480:480) (480:480:480))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1018:1018:1018) (1018:1018:1018))
        (PORT datad (376:376:376) (376:376:376))
        (PORT dataf (416:416:416) (416:416:416))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (392:392:392))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (544:544:544) (544:544:544))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (111:111:111) (111:111:111))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataf (348:348:348) (348:348:348))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataf (356:356:356) (356:356:356))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataf (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT adatasdata (930:930:930) (930:930:930))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (288:288:288))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1786:1786:1786) (1786:1786:1786))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (415:415:415) (415:415:415))
        (PORT dataf (346:346:346) (346:346:346))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataf (366:366:366) (366:366:366))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT adatasdata (896:896:896) (896:896:896))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataf (373:373:373) (373:373:373))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataf (288:288:288) (288:288:288))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2101:2101:2101))
        (PORT adatasdata (717:717:717) (717:717:717))
        (PORT aclr (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (752:752:752))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2108:2108:2108))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1800:1800:1800) (1800:1800:1800))
        (PORT ena (1510:1510:1510) (1510:1510:1510))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (282:282:282) (282:282:282))
        (PORT datad (428:428:428) (428:428:428))
        (PORT dataf (659:659:659) (659:659:659))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (292:292:292) (292:292:292))
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (280:280:280) (280:280:280))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datac (409:409:409) (409:409:409))
        (PORT dataf (874:874:874) (874:874:874))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (294:294:294))
        (PORT datad (775:775:775) (775:775:775))
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (984:984:984) (984:984:984))
        (PORT datad (981:981:981) (981:981:981))
        (PORT dataf (370:370:370) (370:370:370))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (425:425:425) (425:425:425))
        (PORT datac (419:419:419) (419:419:419))
        (PORT datad (415:415:415) (415:415:415))
        (PORT datae (374:374:374) (374:374:374))
        (PORT dataf (376:376:376) (376:376:376))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataf (367:367:367) (367:367:367))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (1007:1007:1007) (1007:1007:1007))
        (PORT datac (334:334:334) (334:334:334))
        (PORT datad (429:429:429) (429:429:429))
        (PORT dataf (366:366:366) (366:366:366))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT datac (404:404:404) (404:404:404))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (502:502:502) (502:502:502))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (972:972:972) (972:972:972))
        (PORT dataf (929:929:929) (929:929:929))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (1032:1032:1032) (1032:1032:1032))
        (PORT datac (423:423:423) (423:423:423))
        (PORT dataf (429:429:429) (429:429:429))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1855:1855:1855) (1855:1855:1855))
        (PORT sclr (871:871:871) (871:871:871))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (313:313:313))
        (PORT datab (306:306:306) (306:306:306))
        (PORT datac (296:296:296) (296:296:296))
        (PORT datad (317:317:317) (317:317:317))
        (PORT datae (292:292:292) (292:292:292))
        (PORT dataf (258:258:258) (258:258:258))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (675:675:675))
        (PORT dataf (259:259:259) (259:259:259))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (918:918:918))
        (PORT datab (696:696:696) (696:696:696))
        (PORT datac (737:737:737) (737:737:737))
        (PORT dataf (626:626:626) (626:626:626))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1854:1854:1854) (1854:1854:1854))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (607:607:607) (607:607:607))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (1699:1699:1699) (1699:1699:1699))
        (PORT datac (1470:1470:1470) (1470:1470:1470))
        (PORT datad (655:655:655) (655:655:655))
        (PORT datae (1734:1734:1734) (1734:1734:1734))
        (PORT dataf (3273:3273:3273) (3273:3273:3273))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_shift_enable\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1474:1474:1474))
        (PORT datab (863:863:863) (863:863:863))
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (946:946:946) (946:946:946))
        (PORT datae (1435:1435:1435) (1435:1435:1435))
        (PORT dataf (810:810:810) (810:810:810))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (692:692:692))
        (PORT datab (657:657:657) (657:657:657))
        (PORT datac (1670:1670:1670) (1670:1670:1670))
        (PORT datad (1453:1453:1453) (1453:1453:1453))
        (PORT datae (1751:1751:1751) (1751:1751:1751))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (692:692:692))
        (PORT datab (657:657:657) (657:657:657))
        (PORT datac (1453:1453:1453) (1453:1453:1453))
        (PORT datad (1670:1670:1670) (1670:1670:1670))
        (PORT datae (1750:1750:1750) (1750:1750:1750))
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (690:690:690))
        (PORT datab (651:651:651) (651:651:651))
        (PORT datac (1681:1681:1681) (1681:1681:1681))
        (PORT datad (1469:1469:1469) (1469:1469:1469))
        (PORT datae (1738:1738:1738) (1738:1738:1738))
        (PORT dataf (244:244:244) (244:244:244))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (690:690:690))
        (PORT datab (651:651:651) (651:651:651))
        (PORT datac (1469:1469:1469) (1469:1469:1469))
        (PORT datad (1681:1681:1681) (1681:1681:1681))
        (PORT datae (1737:1737:1737) (1737:1737:1737))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1487:1487:1487))
        (PORT datab (1692:1692:1692) (1692:1692:1692))
        (PORT datac (642:642:642) (642:642:642))
        (PORT datad (661:661:661) (661:661:661))
        (PORT datae (1748:1748:1748) (1748:1748:1748))
        (PORT dataf (335:335:335) (335:335:335))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1487:1487:1487))
        (PORT datab (1692:1692:1692) (1692:1692:1692))
        (PORT datac (661:661:661) (661:661:661))
        (PORT datad (642:642:642) (642:642:642))
        (PORT datae (1747:1747:1747) (1747:1747:1747))
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (689:689:689))
        (PORT datab (661:661:661) (661:661:661))
        (PORT datac (1460:1460:1460) (1460:1460:1460))
        (PORT datad (1675:1675:1675) (1675:1675:1675))
        (PORT datae (1749:1749:1749) (1749:1749:1749))
        (PORT dataf (413:413:413) (413:413:413))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (689:689:689))
        (PORT datab (661:661:661) (661:661:661))
        (PORT datac (1675:1675:1675) (1675:1675:1675))
        (PORT datad (1460:1460:1460) (1460:1460:1460))
        (PORT datae (1750:1750:1750) (1750:1750:1750))
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (669:669:669) (669:669:669))
        (PORT datac (1683:1683:1683) (1683:1683:1683))
        (PORT datad (1470:1470:1470) (1470:1470:1470))
        (PORT datae (1734:1734:1734) (1734:1734:1734))
        (PORT dataf (244:244:244) (244:244:244))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (669:669:669) (669:669:669))
        (PORT datac (1470:1470:1470) (1470:1470:1470))
        (PORT datad (1683:1683:1683) (1683:1683:1683))
        (PORT datae (1733:1733:1733) (1733:1733:1733))
        (PORT dataf (337:337:337) (337:337:337))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (1699:1699:1699) (1699:1699:1699))
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (1470:1470:1470) (1470:1470:1470))
        (PORT datae (1735:1735:1735) (1735:1735:1735))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_load_on\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1470:1470:1470))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (851:851:851) (851:851:851))
        (PORT datad (1439:1439:1439) (1439:1439:1439))
        (PORT dataf (900:900:900) (900:900:900))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (407:407:407))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (388:388:388) (388:388:388))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1478:1478:1478))
        (PORT datab (1686:1686:1686) (1686:1686:1686))
        (PORT datac (639:639:639) (639:639:639))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (634:634:634) (634:634:634))
        (PORT dataf (1648:1648:1648) (1648:1648:1648))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1248:1248:1248) (1248:1248:1248))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (811:811:811) (811:811:811))
        (PORT datad (261:261:261) (261:261:261))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH datad sumout (480:480:480) (480:480:480))
        (IOPATH datad cout (403:403:403) (403:403:403))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (305:305:305) (305:305:305))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (245:245:245) (245:245:245))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (453:453:453) (453:453:453))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~9)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~13)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~17)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~29)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (603:603:603) (603:603:603))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~33)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (964:964:964) (964:964:964))
        (PORT datad (650:650:650) (650:650:650))
        (PORT datae (621:621:621) (621:621:621))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (PORT datab (322:322:322) (322:322:322))
        (PORT datac (972:972:972) (972:972:972))
        (PORT datad (973:973:973) (973:973:973))
        (PORT dataf (934:934:934) (934:934:934))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datab (320:320:320) (320:320:320))
        (PORT datac (975:975:975) (975:975:975))
        (PORT datad (970:970:970) (970:970:970))
        (PORT datae (971:971:971) (971:971:971))
        (PORT dataf (820:820:820) (820:820:820))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~37)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH datad cout (527:527:527) (527:527:527))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (PORT datain (112:112:112) (112:112:112))
        (PORT aclr (1811:1811:1811) (1811:1811:1811))
        (PORT sclr (1320:1320:1320) (1320:1320:1320))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~41)
    (DELAY
      (ABSOLUTE
        (IOPATH datad sumout (588:588:588) (588:588:588))
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (857:857:857) (857:857:857))
        (PORT datad (809:809:809) (809:809:809))
        (PORT dataf (674:674:674) (674:674:674))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (871:871:871))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (389:389:389) (389:389:389))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1869:1869:1869) (1869:1869:1869))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (698:698:698))
        (PORT datab (759:759:759) (759:759:759))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (383:383:383) (383:383:383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1854:1854:1854) (1854:1854:1854))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (698:698:698))
        (PORT datab (759:759:759) (759:759:759))
        (PORT datac (321:321:321) (321:321:321))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1854:1854:1854) (1854:1854:1854))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (338:338:338) (338:338:338))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (879:879:879) (879:879:879))
        (PORT datac (317:317:317) (317:317:317))
        (PORT datad (282:282:282) (282:282:282))
        (PORT dataf (267:267:267) (267:267:267))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datac (403:403:403) (403:403:403))
        (PORT dataf (246:246:246) (246:246:246))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (286:286:286) (286:286:286))
        (PORT dataf (260:260:260) (260:260:260))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (328:328:328))
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (315:315:315) (315:315:315))
        (PORT datad (281:281:281) (281:281:281))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1227:1227:1227) (1227:1227:1227))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (935:935:935))
        (PORT datac (1286:1286:1286) (1286:1286:1286))
        (PORT datae (1018:1018:1018) (1018:1018:1018))
        (PORT dataf (252:252:252) (252:252:252))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|tdo\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (624:624:624) (624:624:624))
        (PORT datae (611:611:611) (611:611:611))
        (PORT dataf (787:787:787) (787:787:787))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3087:3087:3087) (3087:3087:3087))
        (PORT dataf (1111:1111:1111) (1111:1111:1111))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (305:305:305))
        (PORT datab (580:580:580) (580:580:580))
        (PORT datac (793:793:793) (793:793:793))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (558:558:558) (558:558:558))
        (PORT dataf (618:618:618) (618:618:618))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (676:676:676))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (549:549:549) (549:549:549))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (927:927:927) (927:927:927))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (897:897:897) (897:897:897))
        (PORT aclr (1849:1849:1849) (1849:1849:1849))
        (PORT sload (970:970:970) (970:970:970))
        (PORT ena (1700:1700:1700) (1700:1700:1700))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (548:548:548) (548:548:548))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|shadow_irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (949:949:949) (949:949:949))
        (PORT aclr (1841:1841:1841) (1841:1841:1841))
        (PORT sload (1695:1695:1695) (1695:1695:1695))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (697:697:697) (697:697:697))
        (PORT aclr (1839:1839:1839) (1839:1839:1839))
        (PORT sload (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datab (662:662:662) (662:662:662))
        (PORT dataf (307:307:307) (307:307:307))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (708:708:708))
        (PORT datab (949:949:949) (949:949:949))
        (PORT datac (1065:1065:1065) (1065:1065:1065))
        (PORT datad (916:916:916) (916:916:916))
        (PORT dataf (588:588:588) (588:588:588))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datab (662:662:662) (662:662:662))
        (PORT datac (364:364:364) (364:364:364))
        (PORT dataf (306:306:306) (306:306:306))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (662:662:662) (662:662:662))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (322:322:322) (322:322:322))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (970:970:970) (970:970:970))
        (PORT datad (393:393:393) (393:393:393))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datab (662:662:662) (662:662:662))
        (PORT datac (322:322:322) (322:322:322))
        (PORT dataf (903:903:903) (903:903:903))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datab (662:662:662) (662:662:662))
        (PORT datac (950:950:950) (950:950:950))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (1859:1859:1859) (1859:1859:1859))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (334:334:334) (334:334:334))
        (PORT datae (307:307:307) (307:307:307))
        (PORT dataf (336:336:336) (336:336:336))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (708:708:708))
        (PORT datab (949:949:949) (949:949:949))
        (PORT datac (950:950:950) (950:950:950))
        (PORT datad (1022:1022:1022) (1022:1022:1022))
        (PORT dataf (587:587:587) (587:587:587))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (PORT datab (354:354:354) (354:354:354))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (304:304:304) (304:304:304))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datab (291:291:291) (291:291:291))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (303:303:303) (303:303:303))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (301:301:301) (301:301:301))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (306:306:306))
        (IOPATH dataa combout (421:421:421) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (333:333:333) (333:333:333))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (296:296:296))
        (PORT datae (348:348:348) (348:348:348))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3757:3757:3757) (3757:3757:3757))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|reset_all\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (97:97:97) (97:97:97))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|node_ena\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (2962:2962:2962))
        (PORT datab (302:302:302) (302:302:302))
        (PORT datac (908:908:908) (908:908:908))
        (PORT datad (274:274:274) (274:274:274))
        (PORT dataf (257:257:257) (257:257:257))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|node_ena\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1854:1854:1854) (1854:1854:1854))
        (PORT ena (1108:1108:1108) (1108:1108:1108))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (659:659:659))
        (PORT datac (1220:1220:1220) (1220:1220:1220))
        (PORT datad (1166:1166:1166) (1166:1166:1166))
        (PORT dataf (1174:1174:1174) (1174:1174:1174))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (2435:2435:2435) (2435:2435:2435))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (248:248:248) (248:248:248))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (620:620:620) (620:620:620))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (623:623:623) (623:623:623))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (629:629:629) (629:629:629))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (600:600:600) (600:600:600))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (255:255:255))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (697:697:697) (697:697:697))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (601:601:601) (601:601:601))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (317:317:317) (317:317:317))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (314:314:314))
        (IOPATH datab sumout (681:681:681) (681:681:681))
        (IOPATH datab cout (593:593:593) (593:593:593))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (663:663:663))
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (669:669:669) (669:669:669))
        (PORT dataf (335:335:335) (335:335:335))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (1771:1771:1771) (1771:1771:1771))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (590:590:590) (590:590:590))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datab (988:988:988) (988:988:988))
        (PORT datad (671:671:671) (671:671:671))
        (PORT datae (271:271:271) (271:271:271))
        (PORT dataf (632:632:632) (632:632:632))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (317:317:317) (317:317:317))
        (PORT dataf (631:631:631) (631:631:631))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (625:625:625) (625:625:625))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (241:241:241) (241:241:241))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (600:600:600) (600:600:600))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (601:601:601) (601:601:601))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (617:617:617) (617:617:617))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (909:909:909) (909:909:909))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1119:1119:1119) (1119:1119:1119))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (597:597:597) (597:597:597))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1119:1119:1119) (1119:1119:1119))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (616:616:616) (616:616:616))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1119:1119:1119) (1119:1119:1119))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (252:252:252) (252:252:252))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1119:1119:1119) (1119:1119:1119))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1119:1119:1119) (1119:1119:1119))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datac (303:303:303) (303:303:303))
        (IOPATH dataa sumout (712:712:712) (712:712:712))
        (IOPATH dataa cout (627:627:627) (627:627:627))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (502:502:502) (502:502:502))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (253:253:253) (253:253:253))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (258:258:258) (258:258:258))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (IOPATH dataa sumout (712:712:712) (712:712:712))
        (IOPATH dataa cout (627:627:627) (627:627:627))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add0\~25)
    (DELAY
      (ABSOLUTE
        (IOPATH cin sumout (144:144:144) (144:144:144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataf (374:374:374) (374:374:374))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1466:1466:1466) (1466:1466:1466))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datae (303:303:303) (303:303:303))
        (IOPATH datae combout (177:177:177) (177:177:177))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (650:650:650))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (354:354:354) (354:354:354))
        (PORT dataf (360:360:360) (360:360:360))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataf (382:382:382) (382:382:382))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1466:1466:1466) (1466:1466:1466))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataf (272:272:272) (272:272:272))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (260:260:260))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (297:297:297) (297:297:297))
        (IOPATH datac sumout (565:565:565) (565:565:565))
        (IOPATH datac cout (502:502:502) (502:502:502))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (662:662:662))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (345:345:345) (345:345:345))
        (PORT datad (671:671:671) (671:671:671))
        (PORT dataf (409:409:409) (409:409:409))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datac (673:673:673) (673:673:673))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT sclr (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (324:324:324))
        (IOPATH datab sumout (681:681:681) (681:681:681))
        (IOPATH datab cout (593:593:593) (593:593:593))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (663:663:663))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (308:308:308) (308:308:308))
        (PORT dataf (661:661:661) (661:661:661))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT sclr (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataf (255:255:255) (255:255:255))
        (IOPATH dataf sumout (426:426:426) (426:426:426))
        (IOPATH dataf cout (355:355:355) (355:355:355))
        (IOPATH cin sumout (144:144:144) (144:144:144))
        (IOPATH cin cout (41:41:41) (41:41:41))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (662:662:662))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (443:443:443) (443:443:443))
        (PORT datad (672:672:672) (672:672:672))
        (PORT dataf (298:298:298) (298:298:298))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT sclr (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (662:662:662))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (703:703:703) (703:703:703))
        (PORT datad (306:306:306) (306:306:306))
        (PORT dataf (408:408:408) (408:408:408))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT sclr (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (616:616:616) (616:616:616))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1119:1119:1119) (1119:1119:1119))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (722:722:722) (722:722:722))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1466:1466:1466) (1466:1466:1466))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (670:670:670) (670:670:670))
        (PORT datad (416:416:416) (416:416:416))
        (PORT dataf (367:367:367) (367:367:367))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (775:775:775))
        (PORT datab (798:798:798) (798:798:798))
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (764:764:764) (764:764:764))
        (PORT datae (788:788:788) (788:788:788))
        (PORT dataf (673:673:673) (673:673:673))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT sclr (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (663:663:663))
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (704:704:704) (704:704:704))
        (PORT datad (298:298:298) (298:298:298))
        (PORT dataf (412:412:412) (412:412:412))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT sclr (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (671:671:671) (671:671:671))
        (PORT datad (371:371:371) (371:371:371))
        (PORT dataf (370:370:370) (370:370:370))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (663:663:663))
        (PORT datab (466:466:466) (466:466:466))
        (PORT datac (702:702:702) (702:702:702))
        (PORT datad (405:405:405) (405:405:405))
        (PORT dataf (303:303:303) (303:303:303))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1862:1862:1862) (1862:1862:1862))
        (PORT sclr (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (411:411:411) (411:411:411))
        (PORT datad (375:375:375) (375:375:375))
        (PORT dataf (368:368:368) (368:368:368))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (778:778:778))
        (PORT datab (800:800:800) (800:800:800))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (972:972:972) (972:972:972))
        (PORT datae (792:792:792) (792:792:792))
        (PORT dataf (663:663:663) (663:663:663))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1871:1871:1871) (1871:1871:1871))
        (PORT sclr (839:839:839) (839:839:839))
        (PORT ena (1752:1752:1752) (1752:1752:1752))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataf (293:293:293) (293:293:293))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1884:1884:1884) (1884:1884:1884))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datad (382:382:382) (382:382:382))
        (IOPATH datad combout (259:259:259) (259:259:259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1466:1466:1466) (1466:1466:1466))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (307:307:307))
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (389:389:389) (389:389:389))
        (PORT datad (279:279:279) (279:279:279))
        (PORT datae (379:379:379) (379:379:379))
        (PORT dataf (371:371:371) (371:371:371))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (307:307:307))
        (PORT datac (751:751:751) (751:751:751))
        (PORT datad (772:772:772) (772:772:772))
        (PORT datae (736:736:736) (736:736:736))
        (PORT dataf (669:669:669) (669:669:669))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (620:620:620) (620:620:620))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (697:697:697) (697:697:697))
        (PORT datad (740:740:740) (740:740:740))
        (PORT dataf (298:298:298) (298:298:298))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (1126:1126:1126) (1126:1126:1126))
        (PORT aclr (1876:1876:1876) (1876:1876:1876))
        (PORT sclr (1421:1421:1421) (1421:1421:1421))
        (PORT ena (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP sclr (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD sclr (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1058:1058:1058) (1058:1058:1058))
        (PORT datac (1019:1019:1019) (1019:1019:1019))
        (PORT dataf (926:926:926) (926:926:926))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (706:706:706) (706:706:706))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (302:302:302))
        (IOPATH datab combout (398:398:398) (398:398:398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datac (773:773:773) (773:773:773))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (428:428:428))
        (PORT datab (416:416:416) (416:416:416))
        (PORT datac (303:303:303) (303:303:303))
        (PORT datad (730:730:730) (730:730:730))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (278:278:278) (278:278:278))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (178:178:178) (178:178:178))
        (PORT adatasdata (1020:1020:1020) (1020:1020:1020))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT sload (1401:1401:1401) (1401:1401:1401))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP sload (posedge clk) (104:104:104))
      (SETUP adatasdata (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD sload (posedge clk) (172:172:172))
      (HOLD adatasdata (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1202:1202:1202))
        (PORT datab (871:871:871) (871:871:871))
        (PORT datac (1031:1031:1031) (1031:1031:1031))
        (PORT datad (854:854:854) (854:854:854))
        (PORT datae (363:363:363) (363:363:363))
        (PORT dataf (717:717:717) (717:717:717))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (835:835:835) (835:835:835))
        (PORT datac (300:300:300) (300:300:300))
        (PORT datad (750:750:750) (750:750:750))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_load_on\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (932:932:932))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (964:964:964) (964:964:964))
        (PORT datad (907:907:907) (907:907:907))
        (PORT dataf (1130:1130:1130) (1130:1130:1130))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_shift_clk_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (695:695:695) (695:695:695))
        (IOPATH datac combout (262:262:262) (262:262:262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|segment_shift_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (318:318:318))
        (PORT datab (782:782:782) (782:782:782))
        (PORT datac (310:310:310) (310:310:310))
        (PORT datad (662:662:662) (662:662:662))
        (PORT dataf (292:292:292) (292:292:292))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_shift_enable\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (850:850:850))
        (PORT datab (949:949:949) (949:949:949))
        (PORT datac (1048:1048:1048) (1048:1048:1048))
        (PORT datad (951:951:951) (951:951:951))
        (PORT datae (998:998:998) (998:998:998))
        (PORT dataf (644:644:644) (644:644:644))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (237:237:237) (237:237:237))
        (PORT dataf (295:295:295) (295:295:295))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (SETUP ena (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
      (HOLD ena (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|tdo\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (880:880:880))
        (PORT datac (851:851:851) (851:851:851))
        (PORT datad (1145:1145:1145) (1145:1145:1145))
        (PORT dataf (995:995:995) (995:995:995))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (921:921:921) (921:921:921))
        (PORT dataf (1825:1825:1825) (1825:1825:1825))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (383:383:383) (383:383:383))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (1877:1877:1877) (1877:1877:1877))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (693:693:693))
        (PORT datab (290:290:290) (290:290:290))
        (PORT datac (296:296:296) (296:296:296))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (595:595:595) (595:595:595))
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH dataa combout (435:435:435) (435:435:435))
        (IOPATH datab combout (410:410:410) (410:410:410))
        (IOPATH datac combout (313:313:313) (313:313:313))
        (IOPATH datad combout (313:313:313) (313:313:313))
        (IOPATH datae combout (177:177:177) (177:177:177))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|tdo\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (981:981:981) (981:981:981))
        (PORT datad (564:564:564) (564:564:564))
        (PORT dataf (663:663:663) (663:663:663))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datab (683:683:683) (683:683:683))
        (PORT datac (302:302:302) (302:302:302))
        (PORT datad (662:662:662) (662:662:662))
        (PORT dataf (617:617:617) (617:617:617))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (660:660:660) (660:660:660))
        (PORT datad (621:621:621) (621:621:621))
        (PORT dataf (618:618:618) (618:618:618))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|tdo\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (314:314:314))
        (PORT datab (288:288:288) (288:288:288))
        (PORT datac (291:291:291) (291:291:291))
        (PORT datad (230:230:230) (230:230:230))
        (PORT dataf (802:802:802) (802:802:802))
        (IOPATH dataa combout (421:421:421) (421:421:421))
        (IOPATH datab combout (398:398:398) (398:398:398))
        (IOPATH datac combout (262:262:262) (262:262:262))
        (IOPATH datad combout (259:259:259) (259:259:259))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE sld_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT datain (178:178:178) (178:178:178))
        (PORT aclr (671:671:671) (671:671:671))
        (IOPATH (posedge clk) regout (109:109:109) (109:109:109))
        (IOPATH (posedge aclr) regout (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1154:1154:1154) (1154:1154:1154))
        (IOPATH dataf combout (60:60:60) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_1\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT datain (178:178:178) (178:178:178))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT datain (178:178:178) (178:178:178))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (104:104:104))
      (HOLD datain (posedge clk) (172:172:172))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (260:260:260) (260:260:260))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE sld_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1484:1484:1484) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE Clk_100\~I.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1496:1496:1496) (1496:1496:1496))
        (IOPATH datain padio (2332:2332:2332) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE Da1_clk\~I.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1496:1496:1496) (1496:1496:1496))
        (IOPATH datain padio (2352:2352:2352) (2352:2352:2352))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE Da2_clk\~I.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1496:1496:1496) (1496:1496:1496))
        (IOPATH datain padio (2332:2332:2332) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE Da3_clk\~I.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1496:1496:1496) (1496:1496:1496))
        (IOPATH datain padio (2342:2342:2342) (2342:2342:2342))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE Da4_clk\~I.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1496:1496:1496) (1496:1496:1496))
        (IOPATH datain padio (2352:2352:2352) (2352:2352:2352))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[0\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2287:2287:2287) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[1\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2425:2425:2425) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[2\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2277:2277:2277) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[3\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2297:2297:2297) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[4\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[5\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2485:2485:2485) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[6\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[7\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[8\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2277:2277:2277) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[9\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[10\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2445:2445:2445) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[11\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[12\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2455:2455:2455) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_I_Data_out\[13\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[0\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[1\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[2\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2435:2435:2435) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[3\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[4\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[5\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[6\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2445:2445:2445) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[7\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2455:2455:2455) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[8\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[9\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[10\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[11\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2435:2435:2435) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[12\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH0_Q_Data_out\[13\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[0\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[1\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2425:2425:2425) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[2\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[3\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[4\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2475:2475:2475) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[5\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[6\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[7\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[8\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2332:2332:2332) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[9\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[10\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2465:2465:2465) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[11\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2465:2465:2465) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[12\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2415:2415:2415) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_I_Data_out\[13\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2277:2277:2277) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[0\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2455:2455:2455) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[1\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2465:2465:2465) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[2\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[3\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[4\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2435:2435:2435) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[5\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2445:2445:2445) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[6\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2425:2425:2425) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[7\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[8\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[9\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2465:2465:2465) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[10\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[11\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2465:2465:2465) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[12\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE CH1_Q_Data_out\[13\]\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2475:2475:2475) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE Prf_out\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE altera_reserved_tdo\~I.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
)
