#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul  5 13:57:31 2022
# Process ID: 11455
# Current directory: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado
# Command line: vivado
# Log file: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/vivado.log
# Journal file: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
regenerate_bd_layout
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
regenerate_bd_layout
set_property location {3 1098 618} [get_bd_cells axi_fifo_mm_s_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
set_property location {2 518 638} [get_bd_cells axi_fifo_mm_s_0]
set_property location {2 558 492} [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {3 888 590} [get_bd_cells axis_data_fifo_0]
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {2 505 331} [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
set_property location {2 523 332} [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
make_wrapper -files [get_files /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
update_module_reference design_1_red_1_0_0
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins red_1_0/s] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
save_bd_design
