---
layout: default
title: å®Ÿè·µç·¨ ç¬¬4ç« ã€€PoCä»•æ§˜æ›¸ã¨è¨­è¨ˆå±•é–‹
---

---

# ğŸ§© å®Ÿè·µç·¨ ç¬¬4ç« ï¼šPoCä»•æ§˜æ›¸ã¨è¨­è¨ˆå±•é–‹  
**Practical Chapter 4: PoC Specifications and Design Implementation**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ç« ã§ã¯ã€Sky130 PDKã‚’ç”¨ã„ãŸæœ€å°é™ã®åŠå°ä½“è¨­è¨ˆPoCï¼ˆProof of Conceptï¼‰ã‚’é€šã˜ã¦ã€  
**è«–ç†å›è·¯ã®ä»•æ§˜æ›¸ä½œæˆã‹ã‚‰ç‰©ç†è¨­è¨ˆã«è‡³ã‚‹ãƒ—ãƒ­ã‚»ã‚¹**ã‚’ä½“é¨“ã—ã¾ã™ã€‚

å¯¾è±¡ã¯FSMã€MUXã€Adderãªã©ã€æ•™è‚²çš„ä¾¡å€¤ã¨å†åˆ©ç”¨æ€§ã®é«˜ã„ãƒ–ãƒ­ãƒƒã‚¯ã§ã™ã€‚  
This chapter guides learners through the **entire design process**, from specification to layout,  
using reusable educational blocks like FSM, MUX, and Adder on the Sky130 PDK.

---

## ğŸ¯ æœ¬ç« ã®ç›®çš„ï½œObjectives

- âœ… ä»•æ§˜æ›¸ã‚’ã‚‚ã¨ã«ã—ãŸè¨­è¨ˆè¦æ±‚ã®æ•´ç†  
â€ƒClarify design intent through PoC-based specifications  
- âœ… Sky130åˆ¶ç´„é …ç›®ã®å®Ÿå‹™ç†è§£  
â€ƒUnderstand Sky130-specific design constraints  
- âœ… è«–ç†åˆæˆï½ç‰©ç†è¨­è¨ˆã¾ã§ã®è¨­è¨ˆãƒ•ãƒ­ãƒ¼ç¿’å¾—  
â€ƒMaster synthesis to physical design flow  
- âœ… Verilog, Makefile, è‡ªå‹•åŒ–ã‚¹ã‚¯ãƒªãƒ—ãƒˆã®çµ±åˆä½“é¨“  
â€ƒIntegrate HDL, Makefile, and automation scripts

---

## ğŸ—ï¸ ä½¿ç”¨PDKã¨ãƒ„ãƒ¼ãƒ«ï½œTarget PDK & Tools

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|---------|------------------------------|
| **PDK** | SkyWater Sky130 |
| **EDAç’°å¢ƒ** | OpenLane v2, Magic, KLayout |
| **è¨€èª** | Verilog 2005 æº–æ‹  |
| **è£œåŠ©ãƒ„ãƒ¼ãƒ«** | Python3, Makefile scripts |

---

## ğŸ“š ç« æ§‹æˆï½œSection List

| **ç¯€ç•ªå·<br>Section** | **ãƒ•ã‚¡ã‚¤ãƒ«å<br>Filename** | **å†…å®¹<br>Content** |
|-----------------------|-----------------------------|----------------------|
| 4.1 | [`4.1_poc_spec_overview.md`](4.1_poc_spec_overview.md) | **PoCä»•æ§˜æ¦‚è¦ã¨è¨­è¨ˆç›®çš„**<br>Overview of PoC Spec and Design Goals |
| 4.2 | [`4.2_poc_block_definition.md`](4.2_poc_block_definition.md) | **FSM, MUX, Adderã®æ©Ÿèƒ½ä»•æ§˜**<br>Functional Spec of FSM, MUX, Adder |
| 4.3 | [`4.3_sky130_design_constraints.md`](4.3_sky130_design_constraints.md) | **Sky130è¨­è¨ˆåˆ¶ç´„ã¨PDKä¾å­˜é …ç›®**<br>Design Constraints and PDK Dependencies |
| 4.4 | [`4.4_verilog_and_testbench.md`](4.4_verilog_and_testbench.md) | **Verilogã¨Testbenchæ§‹æˆ**<br>Verilog and Testbench Setup |
| 4.5 | [`4.5_physical_design_flow.md`](4.5_physical_design_flow.md) | **OpenLaneã‚’ç”¨ã„ãŸç‰©ç†è¨­è¨ˆãƒ•ãƒ­ãƒ¼**<br>Physical Design Flow with OpenLane |
| 4.6 | [`4.6_layout_result_and_discussion.md`](4.6_layout_result_and_discussion.md) | **çµæœæ¤œè¨¼ã¨ã¾ã¨ã‚**<br>Result Evaluation and Summary |

---

## ğŸ§± æœ€å°PoCãƒ–ãƒ­ãƒƒã‚¯ä¾‹ï½œPoC Block Examples

### 1. FSMï¼ˆFinite State Machineï¼‰

- çŠ¶æ…‹æ•°ï¼š4ï¼ˆIDLE, LOAD, EXEC, DONEï¼‰  
- I/Oï¼šclk, rst, ctrl, flag  
- ç›®çš„ï¼šçŠ¶æ…‹åˆ¶å¾¡ã¨åˆ¶å¾¡ä¿¡å·ç”Ÿæˆã®å­¦ç¿’

### 2. MUXï¼ˆ2:1 Multiplexerï¼‰

- å…¥åŠ›ï¼šA, B, SEL  
- å‡ºåŠ›ï¼šY = SEL ? B : A  
- ç›®çš„ï¼šã‚·ãƒ³ãƒ—ãƒ«ãªçµ„åˆã›è«–ç†ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè©•ä¾¡

### 3. Adderï¼ˆ4-bit Ripple Carryï¼‰

- å…¥åŠ›ï¼šA[3:0], B[3:0]  
- å‡ºåŠ›ï¼šSUM[3:0], COUT  
- ç›®çš„ï¼šãƒ«ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°è©•ä¾¡

---

## ğŸ“ Sky130åˆ¶ç´„é …ç›®ä¾‹ï½œSky130 Constraint Checklist

| **åŒºåˆ†ï½œType**            | **åˆ¶ç´„é …ç›®ï½œConstraint** | **å†…å®¹ï½œDetails**                          |
|---------------------------|---------------------------|-------------------------------------------|
| å›è·¯è¦æ¨¡<br>Gate Count     | ï½1,000 gates              | OpenLaneã§ç„¡ç†ãªãé€šéå¯èƒ½                  |
| å‘¨æ³¢æ•°<br>Clock Freq.     | ï½25â€¯MHz                  | Setup / Hold ä½™è£•ã‚’ç¢ºä¿                    |
| é›»æº<br>Supply            | VDD = 1.8â€¯V               | Sky130 è¦æ ¼ã«æº–æ‹                           |
| IOåˆ¶ç´„<br>IO Pad          | ã‚µã‚¤ã‚ºãƒ»é…ç½®åˆ¶é™ã‚ã‚Š          | ãƒã‚¯ãƒ­å†…ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã«é…æ…®                    |
| ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ<br>DRC / LVS   | Magic / Netgen é€šé         | æ¤œè¨¼ãƒ„ãƒ¼ãƒ«åŸºæº–ã‚’æº€ãŸã™å¿…è¦ãŒã‚ã‚‹             |
| ãƒãƒ¼ãƒŸãƒ³ã‚°<br>Signal Name | snake_case å‘½å             | OpenLaneäº’æ›æ€§ã®ã‚ã‚‹ã‚¹ã‚¿ã‚¤ãƒ«æ¨å¥¨             |
| ãƒã‚¹æ§‹æ–‡<br>Bus Notation  | `[3:0]` è¡¨è¨˜ã§çµ±ä¸€            | æ˜ç¤ºçš„ãªãƒ“ãƒƒãƒˆç¯„å›²æŒ‡å®šã‚’è¡Œã†                 |
| é¢ç©<br>Die Area          | ï½100â€¯Âµm Ã— 100â€¯Âµm         | FSMãƒ»MUXã«æœ€é©ãªå°ã‚¹ã‚±ãƒ¼ãƒ«æ§‹æˆ              |

---

## ğŸ—‚ ã‚½ãƒ¼ã‚¹æ§‹æˆï½œSource Directory

| ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªï½œDir | å†…å®¹ï½œDescription |
|-------------------|-----------------------------|
| [`src_rtl/`](src_rtl/) | RTLè¨˜è¿°ï¼ˆFSM, MUX, Adderï¼‰ |
| [`src_tb/`](src_tb/) | ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒï¼ˆfsm_tb.vãªã©ï¼‰ |

---

## ğŸ›  Makefile

- [`Makefile`](Makefile)ï¼šã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã€OpenLaneå®Ÿè¡Œãªã©è‡ªå‹•åŒ–ã‚³ãƒãƒ³ãƒ‰ã‚’å«ã‚€

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------------|----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top
**ğŸ  [Edusemi-v4x ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Edusemi-v4x Top](../README.md)**
