{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543733993089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543733993089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 22:59:52 2018 " "Processing started: Sat Dec 01 22:59:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543733993089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543733993089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDR -c DDR " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDR -c DDR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543733993089 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543733993307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDR " "Found entity 1: DDR" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543733993337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543733993337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colmuxer.sv 1 1 " "Found 1 design units, including 1 entities, in source file colmuxer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colMuxer " "Found entity 1: colMuxer" {  } { { "colMuxer.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/colMuxer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543733993340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543733993340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepshiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file stepshiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepShiftRegister " "Found entity 1: stepShiftRegister" {  } { { "stepShiftRegister.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/stepShiftRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543733993343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543733993343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelToPulse " "Found entity 1: levelToPulse" {  } { { "levelToPulse.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/levelToPulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543733993346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543733993346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoredisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file scoredisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreDisplay " "Found entity 1: scoreDisplay" {  } { { "scoreDisplay.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoreDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543733993348 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexto7seg " "Found entity 2: hexto7seg" {  } { { "scoreDisplay.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoreDisplay.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543733993348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543733993348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDR " "Elaborating entity \"DDR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543733993370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DDR.sv(22) " "Verilog HDL assignment warning at DDR.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "DDR.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543733993371 "|DDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelToPulse levelToPulse:l2p " "Elaborating entity \"levelToPulse\" for hierarchy \"levelToPulse:l2p\"" {  } { { "DDR.sv" "l2p" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543733993372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colMuxer colMuxer:colMux " "Elaborating entity \"colMuxer\" for hierarchy \"colMuxer:colMux\"" {  } { { "DDR.sv" "colMux" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543733993373 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "colMuxer.sv(12) " "Verilog HDL Case Statement information at colMuxer.sv(12): all case item expressions in this case statement are onehot" {  } { { "colMuxer.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/colMuxer.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1543733993374 "|DDR|colMuxer:colMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepShiftRegister stepShiftRegister:stepReg " "Elaborating entity \"stepShiftRegister\" for hierarchy \"stepShiftRegister:stepReg\"" {  } { { "DDR.sv" "stepReg" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543733993375 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stepShiftRegister.sv(36) " "Verilog HDL Case Statement information at stepShiftRegister.sv(36): all case item expressions in this case statement are onehot" {  } { { "stepShiftRegister.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/stepShiftRegister.sv" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1543733993376 "|DDR|stepShiftRegister:stepReg"}
{ "Warning" "WSGN_SEARCH_FILE" "scoring.sv 1 1 " "Using design file scoring.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scoring " "Found entity 1: scoring" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543733993384 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1543733993384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoring scoring:scoring0 " "Elaborating entity \"scoring\" for hierarchy \"scoring:scoring0\"" {  } { { "DDR.sv" "scoring0" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543733993386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beatTime scoring.sv(19) " "Verilog HDL or VHDL warning at scoring.sv(19): object \"beatTime\" assigned a value but never read" {  } { { "scoring.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoring.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543733993386 "|DDR|scoring:scoring0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreDisplay scoreDisplay:scoreDisplay0 " "Elaborating entity \"scoreDisplay\" for hierarchy \"scoreDisplay:scoreDisplay0\"" {  } { { "DDR.sv" "scoreDisplay0" { Text "C:/Users/dlinn/Desktop/DDR/DDR.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543733993412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 scoreDisplay.sv(11) " "Verilog HDL assignment warning at scoreDisplay.sv(11): truncated value with size 32 to match size of target (17)" {  } { { "scoreDisplay.sv" "" { Text "C:/Users/dlinn/Desktop/DDR/scoreDisplay.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543733993413 "|DDR|scoreDisplay:scoreDisplay0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7seg scoreDisplay:scoreDisplay0\|hexto7seg:dispDecoder " "Elaborating entity \"hexto7seg\" for hierarchy \"scoreDisplay:scoreDisplay0\|hexto7seg:dispDecoder\"" {  } { { "scoreDisplay.sv" "dispDecoder" { Text "C:/Users/dlinn/Desktop/DDR/scoreDisplay.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543733993414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543733994007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543733994149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543733994392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543733994392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543733994463 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543733994463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543733994463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543733994463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543733994497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 22:59:54 2018 " "Processing ended: Sat Dec 01 22:59:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543733994497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543733994497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543733994497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543733994497 ""}
