#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x604c974d6520 .scope module, "Register_File_tb" "Register_File_tb" 2 4;
 .timescale -9 -12;
v0x604c9755fd10_0 .var "Address1", 4 0;
v0x604c9755fdf0_0 .var "Address2", 4 0;
v0x604c9755fe90_0 .var "Address3", 4 0;
v0x604c9755ff30_0 .net "RD1", 31 0, L_0x604c97508650;  1 drivers
v0x604c9755ffd0_0 .net "RD2", 31 0, L_0x604c9750b650;  1 drivers
v0x604c97560070_0 .var "WD3", 31 0;
v0x604c97560140_0 .var "WriteEnable3", 0 0;
v0x604c97560210_0 .var "clk", 0 0;
v0x604c975602e0_0 .var "rst", 0 0;
v0x604c975603b0_0 .var/i "test_count", 31 0;
v0x604c97560450_0 .var "test_passed", 0 0;
S_0x604c974d66b0 .scope module, "uut" "Register_File" 2 18, 3 1 0, S_0x604c974d6520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WriteEnable3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 5 "Address1";
    .port_info 5 /INPUT 5 "Address2";
    .port_info 6 /INPUT 5 "Address3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x604c97508650 .functor BUFZ 32, L_0x604c975604f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x604c9750b650 .functor BUFZ 32, L_0x604c975607d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x604c975087b0_0 .net "Address1", 4 0, v0x604c9755fd10_0;  1 drivers
v0x604c9750b7b0_0 .net "Address2", 4 0, v0x604c9755fdf0_0;  1 drivers
v0x604c97530bd0_0 .net "Address3", 4 0, v0x604c9755fe90_0;  1 drivers
v0x604c97533fc0_0 .net "RD1", 31 0, L_0x604c97508650;  alias, 1 drivers
v0x604c97535590_0 .net "RD2", 31 0, L_0x604c9750b650;  alias, 1 drivers
v0x604c97538340 .array "Register", 0 31, 31 0;
v0x604c9753b4a0_0 .net "WD3", 31 0, v0x604c97560070_0;  1 drivers
v0x604c9755f390_0 .net "WriteEnable3", 0 0, v0x604c97560140_0;  1 drivers
v0x604c9755f450_0 .net *"_ivl_0", 31 0, L_0x604c975604f0;  1 drivers
v0x604c9755f530_0 .net *"_ivl_10", 6 0, L_0x604c97560870;  1 drivers
L_0x7325d726b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x604c9755f610_0 .net *"_ivl_13", 1 0, L_0x7325d726b060;  1 drivers
v0x604c9755f6f0_0 .net *"_ivl_2", 6 0, L_0x604c975605f0;  1 drivers
L_0x7325d726b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x604c9755f7d0_0 .net *"_ivl_5", 1 0, L_0x7325d726b018;  1 drivers
v0x604c9755f8b0_0 .net *"_ivl_8", 31 0, L_0x604c975607d0;  1 drivers
v0x604c9755f990_0 .net "clk", 0 0, v0x604c97560210_0;  1 drivers
v0x604c9755fa50_0 .var/i "i", 31 0;
v0x604c9755fb30_0 .net "rst", 0 0, v0x604c975602e0_0;  1 drivers
E_0x604c9752ae90 .event posedge, v0x604c9755f990_0;
L_0x604c975604f0 .array/port v0x604c97538340, L_0x604c975605f0;
L_0x604c975605f0 .concat [ 5 2 0 0], v0x604c9755fd10_0, L_0x7325d726b018;
L_0x604c975607d0 .array/port v0x604c97538340, L_0x604c97560870;
L_0x604c97560870 .concat [ 5 2 0 0], v0x604c9755fdf0_0, L_0x7325d726b060;
    .scope S_0x604c974d66b0;
T_0 ;
    %wait E_0x604c9752ae90;
    %load/vec4 v0x604c9755fb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x604c9755fa50_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x604c9755fa50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x604c9755fa50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x604c97538340, 0, 4;
    %load/vec4 v0x604c9755fa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c9755fa50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x604c9755f390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x604c97530bd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x604c9753b4a0_0;
    %load/vec4 v0x604c97530bd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x604c97538340, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x604c974d66b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x604c9755fa50_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x604c9755fa50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x604c9755fa50_0;
    %store/vec4a v0x604c97538340, 4, 0;
    %load/vec4 v0x604c9755fa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c9755fa50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x604c974d6520;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560210_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x604c97560210_0, 0, 1;
    %delay 5000, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x604c974d6520;
T_3 ;
    %vpi_call 2 38 "$dumpfile", "Register_File_tb.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x604c974d6520 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x604c974d6520;
T_4 ;
    %vpi_call 2 44 "$display", "=== Register File Module Testbench ===" {0 0 0};
    %vpi_call 2 45 "$display", "Time\011Rst\011WE3\011Addr1\011Addr2\011Addr3\011WD3\011\011RD1\011\011RD2\011\011Test" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c975602e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560140_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x604c9755fd10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x604c9755fdf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x604c9755fe90_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x604c97560070_0, 0, 32;
    %vpi_call 2 59 "$display", "\012--- Test 1: Reset Functionality ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c975602e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 62 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Reset", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ff30_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x604c9755ffd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 66 "$display", "PASS: Reset clears registers" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 68 "$display", "FAIL: Reset should clear all registers to 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.1 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x604c975602e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 77 "$display", "\012--- Test 2: Register 0 Write Protection ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x604c97560140_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x604c9755fe90_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x604c97560070_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x604c9755fd10_0, 0, 5;
    %delay 20000, 0;
    %vpi_call 2 83 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011R0 Write", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ff30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.3, 4;
    %vpi_call 2 87 "$display", "PASS: Register 0 remains 0 (write ignored)" {0 0 0};
    %jmp T_4.4;
T_4.3 ;
    %vpi_call 2 89 "$display", "FAIL: Register 0 should always be 0, got %08x", v0x604c9755ff30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.4 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %vpi_call 2 95 "$display", "\012--- Test 3: Basic Write/Read Operations ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x604c97560140_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x604c9755fe90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x604c97560070_0, 0, 32;
    %wait E_0x604c9752ae90;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x604c9755fd10_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 105 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Write R5", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ff30_0;
    %cmpi/e 305419896, 0, 32;
    %jmp/0xz  T_4.5, 4;
    %vpi_call 2 109 "$display", "PASS: Write/Read register 5 works" {0 0 0};
    %jmp T_4.6;
T_4.5 ;
    %vpi_call 2 111 "$display", "FAIL: Expected %08x, got %08x", 32'b00010010001101000101011001111000, v0x604c9755ff30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x604c9755fe90_0, 0, 5;
    %pushi/vec4 2882400000, 0, 32;
    %store/vec4 v0x604c97560070_0, 0, 32;
    %wait E_0x604c9752ae90;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x604c9755fdf0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 123 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Write R10", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ffd0_0;
    %cmpi/e 2882400000, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %vpi_call 2 127 "$display", "PASS: Write/Read register 10 works" {0 0 0};
    %jmp T_4.8;
T_4.7 ;
    %vpi_call 2 129 "$display", "FAIL: Expected %08x, got %08x", 32'b10101011110011011110111100000000, v0x604c9755ffd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.8 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %vpi_call 2 135 "$display", "\012--- Test 4: Dual Port Read ---" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x604c9755fd10_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x604c9755fdf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560140_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 140 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Dual Read", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ff30_0;
    %cmpi/e 305419896, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0x604c9755ffd0_0;
    %pushi/vec4 2882400000, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %vpi_call 2 144 "$display", "PASS: Dual port read works correctly" {0 0 0};
    %jmp T_4.10;
T_4.9 ;
    %vpi_call 2 146 "$display", "FAIL: Dual read failed. RD1=%08x (exp:12345678), RD2=%08x (exp:ABCDEF00)", v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.10 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %vpi_call 2 152 "$display", "\012--- Test 5: Write Enable Control ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560140_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x604c9755fe90_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x604c97560070_0, 0, 32;
    %wait E_0x604c9752ae90;
    %delay 1000, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x604c9755fd10_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 160 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011WE=0", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ff30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %vpi_call 2 164 "$display", "PASS: Write disabled when WE=0" {0 0 0};
    %jmp T_4.13;
T_4.12 ;
    %vpi_call 2 166 "$display", "FAIL: Write should be disabled when WE=0, got %08x", v0x604c9755ff30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.13 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %vpi_call 2 172 "$display", "\012--- Test 6: Boundary Registers (R1 and R31) ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x604c97560140_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x604c9755fe90_0, 0, 5;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x604c97560070_0, 0, 32;
    %wait E_0x604c9752ae90;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x604c9755fd10_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x604c9755ff30_0;
    %cmpi/e 286331153, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %vpi_call 2 183 "$display", "PASS: Register 1 write/read works" {0 0 0};
    %jmp T_4.15;
T_4.14 ;
    %vpi_call 2 185 "$display", "FAIL: Register 1 failed. Expected 11111111, got %08x", v0x604c9755ff30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.15 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x604c9755fe90_0, 0, 5;
    %pushi/vec4 825307441, 0, 32;
    %store/vec4 v0x604c97560070_0, 0, 32;
    %wait E_0x604c9752ae90;
    %delay 1000, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x604c9755fdf0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 196 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011R31 Write", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ffd0_0;
    %cmpi/e 825307441, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %vpi_call 2 200 "$display", "PASS: Register 31 write/read works" {0 0 0};
    %jmp T_4.17;
T_4.16 ;
    %vpi_call 2 202 "$display", "FAIL: Register 31 failed. Expected 31313131, got %08x", v0x604c9755ffd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.17 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %vpi_call 2 208 "$display", "\012--- Test 7: Data Overwrite ---" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x604c9755fe90_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x604c97560070_0, 0, 32;
    %wait E_0x604c9752ae90;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x604c9755fd10_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 215 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Overwrite", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ff30_0;
    %cmpi/e 3405691582, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %vpi_call 2 219 "$display", "PASS: Data overwrite works" {0 0 0};
    %jmp T_4.19;
T_4.18 ;
    %vpi_call 2 221 "$display", "FAIL: Overwrite failed. Expected CAFEBABE, got %08x", v0x604c9755ff30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.19 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %vpi_call 2 227 "$display", "\012--- Test 8: Reset After Operations ---" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x604c9755fd10_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x604c9755fdf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560140_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 231 "$display", "Before reset: R5=%08x, R10=%08x", v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c975602e0_0, 0, 1;
    %wait E_0x604c9752ae90;
    %delay 1000, 0;
    %vpi_call 2 237 "$display", "After reset clock: R5=%08x, R10=%08x", v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x604c975602e0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 242 "$display", "After releasing reset: R5=%08x, R10=%08x", v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %vpi_call 2 244 "$display", "%0t\011%b\011%b\011%2d\011%2d\011%2d\011%08x\011%08x\011%08x\011Post-Reset", $time, v0x604c975602e0_0, v0x604c97560140_0, v0x604c9755fd10_0, v0x604c9755fdf0_0, v0x604c9755fe90_0, v0x604c97560070_0, v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %load/vec4 v0x604c9755ff30_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.22, 4;
    %load/vec4 v0x604c9755ffd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %vpi_call 2 248 "$display", "PASS: Reset clears all previous data" {0 0 0};
    %jmp T_4.21;
T_4.20 ;
    %vpi_call 2 250 "$display", "FAIL: Reset should clear all data. RD1=%08x, RD2=%08x", v0x604c9755ff30_0, v0x604c9755ffd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x604c97560450_0, 0, 1;
T_4.21 ;
    %load/vec4 v0x604c975603b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x604c975603b0_0, 0, 32;
    %vpi_call 2 256 "$display", "\012=== Register_File Testbench Complete ===" {0 0 0};
    %load/vec4 v0x604c97560450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %vpi_call 2 258 "$display", "ALL TESTS PASSED! (%0d/%0d)", v0x604c975603b0_0, v0x604c975603b0_0 {0 0 0};
    %jmp T_4.24;
T_4.23 ;
    %vpi_call 2 260 "$display", "SOME TESTS FAILED!" {0 0 0};
T_4.24 ;
    %delay 50000, 0;
    %vpi_call 2 264 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_File_tb.v";
    "../src/Register_File.v";
