// Seed: 968227027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(1 or 1) begin : LABEL_0
    return 1 - 1;
  end
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
endmodule
module module_2 (
    input  supply0 id_0,
    output supply0 id_1,
    input  logic   id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic id_5;
  always @(negedge id_5) begin : LABEL_0
    wait (id_2);
    id_5 <= 1;
  end
endmodule
