#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar  6 00:18:18 2018
# Process ID: 3976
# Current directory: C:/Progetto_Reti_Logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8160 C:\Progetto_Reti_Logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto_Reti_Logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto_Reti_Logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 522.012 ; gain = 45.895
update_compile_order -fileset sources_1
reset_simulation -simset sim_extra_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_4 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -simset sim_3 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_simulation -simset sim_3 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -simset sim_2 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
open_run impl_1
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-3976-DESKTOP-3NU7J11/dcp2/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-3976-DESKTOP-3NU7J11/dcp2/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 911.031 ; gain = 0.809
INFO: [Common 17-344] 'open_run' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  6 00:21:30 2018...
