$date
	Fri May 10 15:22:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module XOR_TB $end
$var wire 1 ! F_TB $end
$var reg 1 " A_TB $end
$var reg 1 # B_TB $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! F $end
$var wire 1 $ X $end
$var wire 1 % Y $end
$var wire 1 & Z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
1%
1$
0#
0"
0!
$end
#10
1!
0&
1#
#20
1&
0%
0#
1"
#30
0!
1%
0$
1&
1#
#40
1$
0#
0"
