<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64RegisterBankInfo.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64RegisterBankInfo.cpp.html'>AArch64RegisterBankInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64RegisterBankInfo.cpp ----------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the RegisterBankInfo class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AArch64.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64RegisterBankInfo.h.html">"AArch64RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/LowLevelType.h.html">"llvm/CodeGen/LowLevelType.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_IMPL" data-ref="_M/GET_TARGET_REGBANK_IMPL">GET_TARGET_REGBANK_IMPL</dfn></u></td></tr>
<tr><th id="32">32</th><td><u>#include "AArch64GenRegisterBank.inc"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>// This file will be TableGen'ed at some point.</i></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="AArch64GenRegisterBankInfo.def.html">"AArch64GenRegisterBankInfo.def"</a></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo' data-ref="_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE">AArch64RegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="32TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="32TRI">TRI</dfn>)</td></tr>
<tr><th id="40">40</th><td>    : <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</a><a class="ref" href="AArch64RegisterBankInfo.h.html#25" title='llvm::AArch64GenRegisterBankInfo::AArch64GenRegisterBankInfo' data-ref="_ZN4llvm26AArch64GenRegisterBankInfoC1Ev">(</a>) {</td></tr>
<tr><th id="41">41</th><td>  <em>static</em> <em>bool</em> <dfn class="local col3 decl" id="33AlreadyInit" title='AlreadyInit' data-type='bool' data-ref="33AlreadyInit">AlreadyInit</dfn> = <b>false</b>;</td></tr>
<tr><th id="42">42</th><td>  <i>// We have only one set of register banks, whatever the subtarget</i></td></tr>
<tr><th id="43">43</th><td><i>  // is. Therefore, the initialization of the RegBanks table should be</i></td></tr>
<tr><th id="44">44</th><td><i>  // done only once. Indeed the table of all register banks</i></td></tr>
<tr><th id="45">45</th><td><i>  // (AArch64::RegBanks) is unique in the compiler. At some point, it</i></td></tr>
<tr><th id="46">46</th><td><i>  // will get tablegen'ed and the whole constructor becomes empty.</i></td></tr>
<tr><th id="47">47</th><td>  <b>if</b> (<a class="local col3 ref" href="#33AlreadyInit" title='AlreadyInit' data-ref="33AlreadyInit">AlreadyInit</a>)</td></tr>
<tr><th id="48">48</th><td>    <b>return</b>;</td></tr>
<tr><th id="49">49</th><td>  <a class="local col3 ref" href="#33AlreadyInit" title='AlreadyInit' data-ref="33AlreadyInit">AlreadyInit</a> = <b>true</b>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="34RBGPR" title='RBGPR' data-type='const llvm::RegisterBank &amp;' data-ref="34RBGPR">RBGPR</dfn> = getRegBank(AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>);</td></tr>
<tr><th id="52">52</th><td>  (<em>void</em>)RBGPR;</td></tr>
<tr><th id="53">53</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;AArch64::GPRRegBank == &amp;RBGPR &amp;&amp; &quot;The order in RegBanks is messed up&quot;) ? void (0) : __assert_fail (&quot;&amp;AArch64::GPRRegBank == &amp;RBGPR &amp;&amp; \&quot;The order in RegBanks is messed up\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 54, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;AArch64::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBank</span> == &amp;RBGPR &amp;&amp;</td></tr>
<tr><th id="54">54</th><td>         <q>"The order in RegBanks is messed up"</q>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col5 decl" id="35RBFPR" title='RBFPR' data-type='const llvm::RegisterBank &amp;' data-ref="35RBFPR">RBFPR</dfn> = getRegBank(AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>);</td></tr>
<tr><th id="57">57</th><td>  (<em>void</em>)RBFPR;</td></tr>
<tr><th id="58">58</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;AArch64::FPRRegBank == &amp;RBFPR &amp;&amp; &quot;The order in RegBanks is messed up&quot;) ? void (0) : __assert_fail (&quot;&amp;AArch64::FPRRegBank == &amp;RBFPR &amp;&amp; \&quot;The order in RegBanks is messed up\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 59, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span> == &amp;RBFPR &amp;&amp;</td></tr>
<tr><th id="59">59</th><td>         <q>"The order in RegBanks is messed up"</q>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="36RBCCR" title='RBCCR' data-type='const llvm::RegisterBank &amp;' data-ref="36RBCCR">RBCCR</dfn> = getRegBank(AArch64::<span class='error' title="no member named &apos;CCRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">CCRegBankID</span>);</td></tr>
<tr><th id="62">62</th><td>  (<em>void</em>)RBCCR;</td></tr>
<tr><th id="63">63</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;AArch64::CCRegBank == &amp;RBCCR &amp;&amp; &quot;The order in RegBanks is messed up&quot;) ? void (0) : __assert_fail (&quot;&amp;AArch64::CCRegBank == &amp;RBCCR &amp;&amp; \&quot;The order in RegBanks is messed up\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 63, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;<span class='error' title="no member named &apos;CCRegBank&apos; in namespace &apos;llvm::AArch64&apos;; did you mean &apos;RegBanks&apos;?">AArch64</span>::CCRegBank == &amp;RBCCR &amp;&amp; <q>"The order in RegBanks is messed up"</q>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// The GPR register bank is fully defined by all the registers in</i></td></tr>
<tr><th id="66">66</th><td><i>  // GR64all + its subclasses.</i></td></tr>
<tr><th id="67">67</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.covers(*TRI.getRegClass(AArch64::GPR32RegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBGPR.covers(*TRI.getRegClass(AArch64::GPR32RegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 68, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.covers(*TRI.getRegClass(AArch64::<span class='error' title="no member named &apos;GPR32RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="68">68</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="69">69</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBGPR.getSize() == 64 &amp;&amp; &quot;GPRs should hold up to 64-bit&quot;) ? void (0) : __assert_fail (&quot;RBGPR.getSize() == 64 &amp;&amp; \&quot;GPRs should hold up to 64-bit\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 69, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBGPR.getSize() == <var>64</var> &amp;&amp; <q>"GPRs should hold up to 64-bit"</q>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// The FPR register bank is fully defined by all the registers in</i></td></tr>
<tr><th id="72">72</th><td><i>  // GR64all + its subclasses.</i></td></tr>
<tr><th id="73">73</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBFPR.covers(*TRI.getRegClass(AArch64::QQRegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBFPR.covers(*TRI.getRegClass(AArch64::QQRegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 74, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBFPR.covers(*TRI.getRegClass(AArch64::<span class='error' title="no member named &apos;QQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">QQRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="74">74</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="75">75</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBFPR.covers(*TRI.getRegClass(AArch64::FPR64RegClassID)) &amp;&amp; &quot;Subclass not added?&quot;) ? void (0) : __assert_fail (&quot;RBFPR.covers(*TRI.getRegClass(AArch64::FPR64RegClassID)) &amp;&amp; \&quot;Subclass not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 76, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBFPR.covers(*TRI.getRegClass(AArch64::<span class='error' title="no member named &apos;FPR64RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="76">76</th><td>         <q>"Subclass not added?"</q>);</td></tr>
<tr><th id="77">77</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBFPR.getSize() == 512 &amp;&amp; &quot;FPRs should hold up to 512-bit via QQQQ sequence&quot;) ? void (0) : __assert_fail (&quot;RBFPR.getSize() == 512 &amp;&amp; \&quot;FPRs should hold up to 512-bit via QQQQ sequence\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 78, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBFPR.getSize() == <var>512</var> &amp;&amp;</td></tr>
<tr><th id="78">78</th><td>         <q>"FPRs should hold up to 512-bit via QQQQ sequence"</q>);</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBCCR.covers(*TRI.getRegClass(AArch64::CCRRegClassID)) &amp;&amp; &quot;Class not added?&quot;) ? void (0) : __assert_fail (&quot;RBCCR.covers(*TRI.getRegClass(AArch64::CCRRegClassID)) &amp;&amp; \&quot;Class not added?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 81, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBCCR.covers(*TRI.getRegClass(AArch64::<span class='error' title="no member named &apos;CCRRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">CCRRegClassID</span>)) &amp;&amp;</td></tr>
<tr><th id="81">81</th><td>         <q>"Class not added?"</q>);</td></tr>
<tr><th id="82">82</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RBCCR.getSize() == 32 &amp;&amp; &quot;CCR should hold up to 32-bit&quot;) ? void (0) : __assert_fail (&quot;RBCCR.getSize() == 32 &amp;&amp; \&quot;CCR should hold up to 32-bit\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 82, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(RBCCR.getSize() == <var>32</var> &amp;&amp; <q>"CCR should hold up to 32-bit"</q>);</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i>// Check that the TableGen'ed like file is in sync we our expectations.</i></td></tr>
<tr><th id="85">85</th><td><i>  // First, the Idx.</i></td></tr>
<tr><th id="86">86</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkPartialMappingIdx(PMI_FirstGPR, PMI_LastGPR, {PMI_GPR32, PMI_GPR64}) &amp;&amp; &quot;PartialMappingIdx&apos;s are incorrectly ordered&quot;) ? void (0) : __assert_fail (&quot;checkPartialMappingIdx(PMI_FirstGPR, PMI_LastGPR, {PMI_GPR32, PMI_GPR64}) &amp;&amp; \&quot;PartialMappingIdx&apos;s are incorrectly ordered\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 88, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo22checkPartialMappingIdxENS0_17PartialMappingIdxES1_NS_8ArrayRefIS1_EE" title='llvm::AArch64GenRegisterBankInfo::checkPartialMappingIdx' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo22checkPartialMappingIdxENS0_17PartialMappingIdxES1_NS_8ArrayRefIS1_EE">checkPartialMappingIdx</a>(<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastGPR">PMI_LastGPR</a>,</td></tr>
<tr><th id="87">87</th><td>                                <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32">PMI_GPR32</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64">PMI_GPR64</a>}) &amp;&amp;</td></tr>
<tr><th id="88">88</th><td>         <q>"PartialMappingIdx's are incorrectly ordered"</q>);</td></tr>
<tr><th id="89">89</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (checkPartialMappingIdx(PMI_FirstFPR, PMI_LastFPR, {PMI_FPR16, PMI_FPR32, PMI_FPR64, PMI_FPR128, PMI_FPR256, PMI_FPR512}) &amp;&amp; &quot;PartialMappingIdx&apos;s are incorrectly ordered&quot;) ? void (0) : __assert_fail (&quot;checkPartialMappingIdx(PMI_FirstFPR, PMI_LastFPR, {PMI_FPR16, PMI_FPR32, PMI_FPR64, PMI_FPR128, PMI_FPR256, PMI_FPR512}) &amp;&amp; \&quot;PartialMappingIdx&apos;s are incorrectly ordered\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 92, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo22checkPartialMappingIdxENS0_17PartialMappingIdxES1_NS_8ArrayRefIS1_EE" title='llvm::AArch64GenRegisterBankInfo::checkPartialMappingIdx' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo22checkPartialMappingIdxENS0_17PartialMappingIdxES1_NS_8ArrayRefIS1_EE">checkPartialMappingIdx</a>(<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastFPR">PMI_LastFPR</a>,</td></tr>
<tr><th id="90">90</th><td>                                <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16">PMI_FPR16</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR32" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR32' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR32">PMI_FPR32</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR64" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR64' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR64">PMI_FPR64</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR128" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR128' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR128">PMI_FPR128</a>,</td></tr>
<tr><th id="91">91</th><td>                                 <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR256" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR256' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR256">PMI_FPR256</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512">PMI_FPR512</a>}) &amp;&amp;</td></tr>
<tr><th id="92">92</th><td>         <q>"PartialMappingIdx's are incorrectly ordered"</q>);</td></tr>
<tr><th id="93">93</th><td><i>// Now, the content.</i></td></tr>
<tr><th id="94">94</th><td><i>// Check partial mapping.</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/CHECK_PARTIALMAP" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</dfn>(Idx, ValStartIdx, ValLength, RB)                      \</u></td></tr>
<tr><th id="96">96</th><td><u>  do {                                                                         \</u></td></tr>
<tr><th id="97">97</th><td><u>    assert(                                                                    \</u></td></tr>
<tr><th id="98">98</th><td><u>        checkPartialMap(PartialMappingIdx::Idx, ValStartIdx, ValLength, RB) &amp;&amp; \</u></td></tr>
<tr><th id="99">99</th><td><u>        #Idx " is incorrectly initialized");                                   \</u></td></tr>
<tr><th id="100">100</th><td><u>  } while (false)</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <a class="macro" href="#95" title="do { (static_cast &lt;bool&gt; (checkPartialMap(PartialMappingIdx::PMI_GPR32, 0, 32, RBGPR) &amp;&amp; &quot;PMI_GPR32&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkPartialMap(PartialMappingIdx::PMI_GPR32, 0, 32, RBGPR) &amp;&amp; \&quot;PMI_GPR32\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 102, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</a>(PMI_GPR32, <var>0</var>, <var>32</var>, RBGPR);</td></tr>
<tr><th id="103">103</th><td>  <a class="macro" href="#95" title="do { (static_cast &lt;bool&gt; (checkPartialMap(PartialMappingIdx::PMI_GPR64, 0, 64, RBGPR) &amp;&amp; &quot;PMI_GPR64&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkPartialMap(PartialMappingIdx::PMI_GPR64, 0, 64, RBGPR) &amp;&amp; \&quot;PMI_GPR64\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 103, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</a>(PMI_GPR64, <var>0</var>, <var>64</var>, RBGPR);</td></tr>
<tr><th id="104">104</th><td>  <a class="macro" href="#95" title="do { (static_cast &lt;bool&gt; (checkPartialMap(PartialMappingIdx::PMI_FPR16, 0, 16, RBFPR) &amp;&amp; &quot;PMI_FPR16&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkPartialMap(PartialMappingIdx::PMI_FPR16, 0, 16, RBFPR) &amp;&amp; \&quot;PMI_FPR16\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 104, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</a>(PMI_FPR16, <var>0</var>, <var>16</var>, RBFPR);</td></tr>
<tr><th id="105">105</th><td>  <a class="macro" href="#95" title="do { (static_cast &lt;bool&gt; (checkPartialMap(PartialMappingIdx::PMI_FPR32, 0, 32, RBFPR) &amp;&amp; &quot;PMI_FPR32&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkPartialMap(PartialMappingIdx::PMI_FPR32, 0, 32, RBFPR) &amp;&amp; \&quot;PMI_FPR32\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 105, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</a>(PMI_FPR32, <var>0</var>, <var>32</var>, RBFPR);</td></tr>
<tr><th id="106">106</th><td>  <a class="macro" href="#95" title="do { (static_cast &lt;bool&gt; (checkPartialMap(PartialMappingIdx::PMI_FPR64, 0, 64, RBFPR) &amp;&amp; &quot;PMI_FPR64&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkPartialMap(PartialMappingIdx::PMI_FPR64, 0, 64, RBFPR) &amp;&amp; \&quot;PMI_FPR64\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 106, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</a>(PMI_FPR64, <var>0</var>, <var>64</var>, RBFPR);</td></tr>
<tr><th id="107">107</th><td>  <a class="macro" href="#95" title="do { (static_cast &lt;bool&gt; (checkPartialMap(PartialMappingIdx::PMI_FPR128, 0, 128, RBFPR) &amp;&amp; &quot;PMI_FPR128&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkPartialMap(PartialMappingIdx::PMI_FPR128, 0, 128, RBFPR) &amp;&amp; \&quot;PMI_FPR128\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 107, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</a>(PMI_FPR128, <var>0</var>, <var>128</var>, RBFPR);</td></tr>
<tr><th id="108">108</th><td>  <a class="macro" href="#95" title="do { (static_cast &lt;bool&gt; (checkPartialMap(PartialMappingIdx::PMI_FPR256, 0, 256, RBFPR) &amp;&amp; &quot;PMI_FPR256&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkPartialMap(PartialMappingIdx::PMI_FPR256, 0, 256, RBFPR) &amp;&amp; \&quot;PMI_FPR256\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 108, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</a>(PMI_FPR256, <var>0</var>, <var>256</var>, RBFPR);</td></tr>
<tr><th id="109">109</th><td>  <a class="macro" href="#95" title="do { (static_cast &lt;bool&gt; (checkPartialMap(PartialMappingIdx::PMI_FPR512, 0, 512, RBFPR) &amp;&amp; &quot;PMI_FPR512&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkPartialMap(PartialMappingIdx::PMI_FPR512, 0, 512, RBFPR) &amp;&amp; \&quot;PMI_FPR512\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 109, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_PARTIALMAP">CHECK_PARTIALMAP</a>(PMI_FPR512, <var>0</var>, <var>512</var>, RBFPR);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>// Check value mapping.</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CHECK_VALUEMAP_IMPL" data-ref="_M/CHECK_VALUEMAP_IMPL">CHECK_VALUEMAP_IMPL</dfn>(RBName, Size, Offset)                              \</u></td></tr>
<tr><th id="113">113</th><td><u>  do {                                                                         \</u></td></tr>
<tr><th id="114">114</th><td><u>    assert(<a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo17checkValueMapImplEjjjj" title='llvm::AArch64GenRegisterBankInfo::checkValueMapImpl' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo17checkValueMapImplEjjjj">checkValueMapImpl</a>(<a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>::PMI_##RBName##Size,            \</u></td></tr>
<tr><th id="115">115</th><td><u>                             <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>::PMI_First##RBName, Size,       \</u></td></tr>
<tr><th id="116">116</th><td><u>                             Offset) &amp;&amp;                                        \</u></td></tr>
<tr><th id="117">117</th><td><u>           #RBName #Size " " #Offset " is incorrectly initialized");           \</u></td></tr>
<tr><th id="118">118</th><td><u>  } while (false)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/CHECK_VALUEMAP" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</dfn>(RBName, Size) CHECK_VALUEMAP_IMPL(RBName, Size, 0)</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <a class="macro" href="#120" title="do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_GPR32, PartialMappingIdx::PMI_FirstGPR, 32, 0) &amp;&amp; &quot;GPR&quot; &quot;32&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_GPR32, PartialMappingIdx::PMI_FirstGPR, 32, 0) &amp;&amp; \&quot;GPR\&quot; \&quot;32\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 122, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</a>(GPR, <var>32</var>);</td></tr>
<tr><th id="123">123</th><td>  <a class="macro" href="#120" title="do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_GPR64, PartialMappingIdx::PMI_FirstGPR, 64, 0) &amp;&amp; &quot;GPR&quot; &quot;64&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_GPR64, PartialMappingIdx::PMI_FirstGPR, 64, 0) &amp;&amp; \&quot;GPR\&quot; \&quot;64\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 123, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</a>(GPR, <var>64</var>);</td></tr>
<tr><th id="124">124</th><td>  <a class="macro" href="#120" title="do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR16, PartialMappingIdx::PMI_FirstFPR, 16, 0) &amp;&amp; &quot;FPR&quot; &quot;16&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR16, PartialMappingIdx::PMI_FirstFPR, 16, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;16\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 124, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</a>(FPR, <var>16</var>);</td></tr>
<tr><th id="125">125</th><td>  <a class="macro" href="#120" title="do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR32, PartialMappingIdx::PMI_FirstFPR, 32, 0) &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR32, PartialMappingIdx::PMI_FirstFPR, 32, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 125, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</a>(FPR, <var>32</var>);</td></tr>
<tr><th id="126">126</th><td>  <a class="macro" href="#120" title="do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR64, PartialMappingIdx::PMI_FirstFPR, 64, 0) &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR64, PartialMappingIdx::PMI_FirstFPR, 64, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 126, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</a>(FPR, <var>64</var>);</td></tr>
<tr><th id="127">127</th><td>  <a class="macro" href="#120" title="do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR128, PartialMappingIdx::PMI_FirstFPR, 128, 0) &amp;&amp; &quot;FPR&quot; &quot;128&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR128, PartialMappingIdx::PMI_FirstFPR, 128, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;128\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 127, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</a>(FPR, <var>128</var>);</td></tr>
<tr><th id="128">128</th><td>  <a class="macro" href="#120" title="do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR256, PartialMappingIdx::PMI_FirstFPR, 256, 0) &amp;&amp; &quot;FPR&quot; &quot;256&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR256, PartialMappingIdx::PMI_FirstFPR, 256, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;256\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 128, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</a>(FPR, <var>256</var>);</td></tr>
<tr><th id="129">129</th><td>  <a class="macro" href="#120" title="do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR512, PartialMappingIdx::PMI_FirstFPR, 512, 0) &amp;&amp; &quot;FPR&quot; &quot;512&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR512, PartialMappingIdx::PMI_FirstFPR, 512, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;512\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 129, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP">CHECK_VALUEMAP</a>(FPR, <var>512</var>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>// Check the value mapping for 3-operands instructions where all the operands</i></td></tr>
<tr><th id="132">132</th><td><i>// map to the same value mapping.</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/CHECK_VALUEMAP_3OPS" data-ref="_M/CHECK_VALUEMAP_3OPS">CHECK_VALUEMAP_3OPS</dfn>(RBName, Size)                                      \</u></td></tr>
<tr><th id="134">134</th><td><u>  do {                                                                         \</u></td></tr>
<tr><th id="135">135</th><td><u>    CHECK_VALUEMAP_IMPL(RBName, Size, 0);                                      \</u></td></tr>
<tr><th id="136">136</th><td><u>    CHECK_VALUEMAP_IMPL(RBName, Size, 1);                                      \</u></td></tr>
<tr><th id="137">137</th><td><u>    CHECK_VALUEMAP_IMPL(RBName, Size, 2);                                      \</u></td></tr>
<tr><th id="138">138</th><td><u>  } while (false)</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <a class="macro" href="#133" title="do { do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_GPR32, PartialMappingIdx::PMI_FirstGPR, 32, 0) &amp;&amp; &quot;GPR&quot; &quot;32&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_GPR32, PartialMappingIdx::PMI_FirstGPR, 32, 0) &amp;&amp; \&quot;GPR\&quot; \&quot;32\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 140, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_GPR32, PartialMappingIdx::PMI_FirstGPR, 32, 1) &amp;&amp; &quot;GPR&quot; &quot;32&quot; &quot; &quot; &quot;1&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_GPR32, PartialMappingIdx::PMI_FirstGPR, 32, 1) &amp;&amp; \&quot;GPR\&quot; \&quot;32\&quot; \&quot; \&quot; \&quot;1\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 140, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_GPR32, PartialMappingIdx::PMI_FirstGPR, 32, 2) &amp;&amp; &quot;GPR&quot; &quot;32&quot; &quot; &quot; &quot;2&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_GPR32, PartialMappingIdx::PMI_FirstGPR, 32, 2) &amp;&amp; \&quot;GPR\&quot; \&quot;32\&quot; \&quot; \&quot; \&quot;2\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 140, __extension__ __PRETTY_FUNCTION__)); } while (false); } while (false)" data-ref="_M/CHECK_VALUEMAP_3OPS">CHECK_VALUEMAP_3OPS</a>(GPR, <var>32</var>);</td></tr>
<tr><th id="141">141</th><td>  <a class="macro" href="#133" title="do { do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_GPR64, PartialMappingIdx::PMI_FirstGPR, 64, 0) &amp;&amp; &quot;GPR&quot; &quot;64&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_GPR64, PartialMappingIdx::PMI_FirstGPR, 64, 0) &amp;&amp; \&quot;GPR\&quot; \&quot;64\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 141, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_GPR64, PartialMappingIdx::PMI_FirstGPR, 64, 1) &amp;&amp; &quot;GPR&quot; &quot;64&quot; &quot; &quot; &quot;1&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_GPR64, PartialMappingIdx::PMI_FirstGPR, 64, 1) &amp;&amp; \&quot;GPR\&quot; \&quot;64\&quot; \&quot; \&quot; \&quot;1\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 141, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_GPR64, PartialMappingIdx::PMI_FirstGPR, 64, 2) &amp;&amp; &quot;GPR&quot; &quot;64&quot; &quot; &quot; &quot;2&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_GPR64, PartialMappingIdx::PMI_FirstGPR, 64, 2) &amp;&amp; \&quot;GPR\&quot; \&quot;64\&quot; \&quot; \&quot; \&quot;2\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 141, __extension__ __PRETTY_FUNCTION__)); } while (false); } while (false)" data-ref="_M/CHECK_VALUEMAP_3OPS">CHECK_VALUEMAP_3OPS</a>(GPR, <var>64</var>);</td></tr>
<tr><th id="142">142</th><td>  <a class="macro" href="#133" title="do { do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR32, PartialMappingIdx::PMI_FirstFPR, 32, 0) &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR32, PartialMappingIdx::PMI_FirstFPR, 32, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 142, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR32, PartialMappingIdx::PMI_FirstFPR, 32, 1) &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; &quot; &quot;1&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR32, PartialMappingIdx::PMI_FirstFPR, 32, 1) &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; \&quot; \&quot;1\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 142, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR32, PartialMappingIdx::PMI_FirstFPR, 32, 2) &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; &quot; &quot;2&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR32, PartialMappingIdx::PMI_FirstFPR, 32, 2) &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; \&quot; \&quot;2\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 142, __extension__ __PRETTY_FUNCTION__)); } while (false); } while (false)" data-ref="_M/CHECK_VALUEMAP_3OPS">CHECK_VALUEMAP_3OPS</a>(FPR, <var>32</var>);</td></tr>
<tr><th id="143">143</th><td>  <a class="macro" href="#133" title="do { do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR64, PartialMappingIdx::PMI_FirstFPR, 64, 0) &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR64, PartialMappingIdx::PMI_FirstFPR, 64, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 143, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR64, PartialMappingIdx::PMI_FirstFPR, 64, 1) &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; &quot; &quot;1&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR64, PartialMappingIdx::PMI_FirstFPR, 64, 1) &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; \&quot; \&quot;1\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 143, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR64, PartialMappingIdx::PMI_FirstFPR, 64, 2) &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; &quot; &quot;2&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR64, PartialMappingIdx::PMI_FirstFPR, 64, 2) &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; \&quot; \&quot;2\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 143, __extension__ __PRETTY_FUNCTION__)); } while (false); } while (false)" data-ref="_M/CHECK_VALUEMAP_3OPS">CHECK_VALUEMAP_3OPS</a>(FPR, <var>64</var>);</td></tr>
<tr><th id="144">144</th><td>  <a class="macro" href="#133" title="do { do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR128, PartialMappingIdx::PMI_FirstFPR, 128, 0) &amp;&amp; &quot;FPR&quot; &quot;128&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR128, PartialMappingIdx::PMI_FirstFPR, 128, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;128\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 144, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR128, PartialMappingIdx::PMI_FirstFPR, 128, 1) &amp;&amp; &quot;FPR&quot; &quot;128&quot; &quot; &quot; &quot;1&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR128, PartialMappingIdx::PMI_FirstFPR, 128, 1) &amp;&amp; \&quot;FPR\&quot; \&quot;128\&quot; \&quot; \&quot; \&quot;1\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 144, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR128, PartialMappingIdx::PMI_FirstFPR, 128, 2) &amp;&amp; &quot;FPR&quot; &quot;128&quot; &quot; &quot; &quot;2&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR128, PartialMappingIdx::PMI_FirstFPR, 128, 2) &amp;&amp; \&quot;FPR\&quot; \&quot;128\&quot; \&quot; \&quot; \&quot;2\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 144, __extension__ __PRETTY_FUNCTION__)); } while (false); } while (false)" data-ref="_M/CHECK_VALUEMAP_3OPS">CHECK_VALUEMAP_3OPS</a>(FPR, <var>128</var>);</td></tr>
<tr><th id="145">145</th><td>  <a class="macro" href="#133" title="do { do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR256, PartialMappingIdx::PMI_FirstFPR, 256, 0) &amp;&amp; &quot;FPR&quot; &quot;256&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR256, PartialMappingIdx::PMI_FirstFPR, 256, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;256\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 145, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR256, PartialMappingIdx::PMI_FirstFPR, 256, 1) &amp;&amp; &quot;FPR&quot; &quot;256&quot; &quot; &quot; &quot;1&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR256, PartialMappingIdx::PMI_FirstFPR, 256, 1) &amp;&amp; \&quot;FPR\&quot; \&quot;256\&quot; \&quot; \&quot; \&quot;1\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 145, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR256, PartialMappingIdx::PMI_FirstFPR, 256, 2) &amp;&amp; &quot;FPR&quot; &quot;256&quot; &quot; &quot; &quot;2&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR256, PartialMappingIdx::PMI_FirstFPR, 256, 2) &amp;&amp; \&quot;FPR\&quot; \&quot;256\&quot; \&quot; \&quot; \&quot;2\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 145, __extension__ __PRETTY_FUNCTION__)); } while (false); } while (false)" data-ref="_M/CHECK_VALUEMAP_3OPS">CHECK_VALUEMAP_3OPS</a>(FPR, <var>256</var>);</td></tr>
<tr><th id="146">146</th><td>  <a class="macro" href="#133" title="do { do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR512, PartialMappingIdx::PMI_FirstFPR, 512, 0) &amp;&amp; &quot;FPR&quot; &quot;512&quot; &quot; &quot; &quot;0&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR512, PartialMappingIdx::PMI_FirstFPR, 512, 0) &amp;&amp; \&quot;FPR\&quot; \&quot;512\&quot; \&quot; \&quot; \&quot;0\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 146, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR512, PartialMappingIdx::PMI_FirstFPR, 512, 1) &amp;&amp; &quot;FPR&quot; &quot;512&quot; &quot; &quot; &quot;1&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR512, PartialMappingIdx::PMI_FirstFPR, 512, 1) &amp;&amp; \&quot;FPR\&quot; \&quot;512\&quot; \&quot; \&quot; \&quot;1\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 146, __extension__ __PRETTY_FUNCTION__)); } while (false); do { (static_cast &lt;bool&gt; (checkValueMapImpl(PartialMappingIdx::PMI_FPR512, PartialMappingIdx::PMI_FirstFPR, 512, 2) &amp;&amp; &quot;FPR&quot; &quot;512&quot; &quot; &quot; &quot;2&quot; &quot; is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;checkValueMapImpl(PartialMappingIdx::PMI_FPR512, PartialMappingIdx::PMI_FirstFPR, 512, 2) &amp;&amp; \&quot;FPR\&quot; \&quot;512\&quot; \&quot; \&quot; \&quot;2\&quot; \&quot; is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 146, __extension__ __PRETTY_FUNCTION__)); } while (false); } while (false)" data-ref="_M/CHECK_VALUEMAP_3OPS">CHECK_VALUEMAP_3OPS</a>(FPR, <var>512</var>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/CHECK_VALUEMAP_CROSSREGCPY" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</dfn>(RBNameDst, RBNameSrc, Size)                 \</u></td></tr>
<tr><th id="149">149</th><td><u>  do {                                                                         \</u></td></tr>
<tr><th id="150">150</th><td><u>    unsigned <dfn class="local col7 decl" id="37PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="37PartialMapDstIdx"><dfn class="local col0 decl" id="40PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="40PartialMapDstIdx"><dfn class="local col3 decl" id="43PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="43PartialMapDstIdx"><dfn class="local col6 decl" id="46PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="46PartialMapDstIdx"><dfn class="local col9 decl" id="49PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="49PartialMapDstIdx"><dfn class="local col2 decl" id="52PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="52PartialMapDstIdx"><dfn class="local col5 decl" id="55PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="55PartialMapDstIdx"><dfn class="local col8 decl" id="58PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="58PartialMapDstIdx">PartialMapDstIdx</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn> = PMI_##RBNameDst##Size - <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min">PMI_Min</a>;               \</u></td></tr>
<tr><th id="151">151</th><td><u>    unsigned <dfn class="local col8 decl" id="38PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="38PartialMapSrcIdx"><dfn class="local col1 decl" id="41PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="41PartialMapSrcIdx"><dfn class="local col4 decl" id="44PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="44PartialMapSrcIdx"><dfn class="local col7 decl" id="47PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="47PartialMapSrcIdx"><dfn class="local col0 decl" id="50PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="50PartialMapSrcIdx"><dfn class="local col3 decl" id="53PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="53PartialMapSrcIdx"><dfn class="local col6 decl" id="56PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="56PartialMapSrcIdx"><dfn class="local col9 decl" id="59PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="59PartialMapSrcIdx">PartialMapSrcIdx</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn> = PMI_##RBNameSrc##Size - <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min">PMI_Min</a>;               \</u></td></tr>
<tr><th id="152">152</th><td><u>    (void)<a class="local col7 ref" href="#168" title='PartialMapDstIdx' data-ref="37PartialMapDstIdx"><a class="local col0 ref" href="#169" title='PartialMapDstIdx' data-ref="40PartialMapDstIdx"><a class="local col3 ref" href="#170" title='PartialMapDstIdx' data-ref="43PartialMapDstIdx"><a class="local col6 ref" href="#171" title='PartialMapDstIdx' data-ref="46PartialMapDstIdx"><a class="local col9 ref" href="#172" title='PartialMapDstIdx' data-ref="49PartialMapDstIdx"><a class="local col2 ref" href="#173" title='PartialMapDstIdx' data-ref="52PartialMapDstIdx"><a class="local col5 ref" href="#174" title='PartialMapDstIdx' data-ref="55PartialMapDstIdx"><a class="local col8 ref" href="#175" title='PartialMapDstIdx' data-ref="58PartialMapDstIdx">PartialMapDstIdx</a></a></a></a></a></a></a></a>;                                                    \</u></td></tr>
<tr><th id="153">153</th><td><u>    (void)<a class="local col8 ref" href="#168" title='PartialMapSrcIdx' data-ref="38PartialMapSrcIdx"><a class="local col1 ref" href="#169" title='PartialMapSrcIdx' data-ref="41PartialMapSrcIdx"><a class="local col4 ref" href="#170" title='PartialMapSrcIdx' data-ref="44PartialMapSrcIdx"><a class="local col7 ref" href="#171" title='PartialMapSrcIdx' data-ref="47PartialMapSrcIdx"><a class="local col0 ref" href="#172" title='PartialMapSrcIdx' data-ref="50PartialMapSrcIdx"><a class="local col3 ref" href="#173" title='PartialMapSrcIdx' data-ref="53PartialMapSrcIdx"><a class="local col6 ref" href="#174" title='PartialMapSrcIdx' data-ref="56PartialMapSrcIdx"><a class="local col9 ref" href="#175" title='PartialMapSrcIdx' data-ref="59PartialMapSrcIdx">PartialMapSrcIdx</a></a></a></a></a></a></a></a>;                                                    \</u></td></tr>
<tr><th id="154">154</th><td><u>    const <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col9 decl" id="39Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="39Map"><dfn class="local col2 decl" id="42Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="42Map"><dfn class="local col5 decl" id="45Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="45Map"><dfn class="local col8 decl" id="48Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="48Map"><dfn class="local col1 decl" id="51Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="51Map"><dfn class="local col4 decl" id="54Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="54Map"><dfn class="local col7 decl" id="57Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="57Map"><dfn class="local col0 decl" id="60Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="60Map">Map</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn> = getCopyMapping(                                  \</u></td></tr>
<tr><th id="155">155</th><td><u>        AArch64::RBNameDst##RegBankID, AArch64::RBNameSrc##RegBankID, Size);  \</u></td></tr>
<tr><th id="156">156</th><td><u>    (void)Map;                                                                 \</u></td></tr>
<tr><th id="157">157</th><td><u>    assert(Map[0].BreakDown ==                                                 \</u></td></tr>
<tr><th id="158">158</th><td><u>               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp;  \</u></td></tr>
<tr><th id="159">159</th><td><u>           Map[0].NumBreakDowns == 1 &amp;&amp; #RBNameDst #Size                       \</u></td></tr>
<tr><th id="160">160</th><td><u>           " Dst is incorrectly initialized");                                 \</u></td></tr>
<tr><th id="161">161</th><td><u>    assert(Map[1].BreakDown ==                                                 \</u></td></tr>
<tr><th id="162">162</th><td><u>               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp;  \</u></td></tr>
<tr><th id="163">163</th><td><u>           Map[1].NumBreakDowns == 1 &amp;&amp; #RBNameSrc #Size                       \</u></td></tr>
<tr><th id="164">164</th><td><u>           " Src is incorrectly initialized");                                 \</u></td></tr>
<tr><th id="165">165</th><td><u>                                                                               \</u></td></tr>
<tr><th id="166">166</th><td><u>  } while (false)</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <a class="macro" href="#148" title="do { unsigned PartialMapDstIdx = PMI_GPR32 - PMI_Min; unsigned PartialMapSrcIdx = PMI_GPR32 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getCopyMapping( AArch64::GPRRegBankID, AArch64:: GPRRegBankID, 32); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;GPR&quot; &quot;32&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;GPR\&quot; \&quot;32\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 168, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;GPR&quot; &quot;32&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;GPR\&quot; \&quot;32\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 168, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</a>(GPR, GPR, <var>32</var>);</td></tr>
<tr><th id="169">169</th><td>  <a class="macro" href="#148" title="do { unsigned PartialMapDstIdx = PMI_GPR32 - PMI_Min; unsigned PartialMapSrcIdx = PMI_FPR32 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getCopyMapping( AArch64::GPRRegBankID, AArch64:: FPRRegBankID, 32); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;GPR&quot; &quot;32&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;GPR\&quot; \&quot;32\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 169, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 169, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</a>(GPR, FPR, <var>32</var>);</td></tr>
<tr><th id="170">170</th><td>  <a class="macro" href="#148" title="do { unsigned PartialMapDstIdx = PMI_GPR64 - PMI_Min; unsigned PartialMapSrcIdx = PMI_GPR64 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getCopyMapping( AArch64::GPRRegBankID, AArch64:: GPRRegBankID, 64); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;GPR&quot; &quot;64&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;GPR\&quot; \&quot;64\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 170, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;GPR&quot; &quot;64&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;GPR\&quot; \&quot;64\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 170, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</a>(GPR, GPR, <var>64</var>);</td></tr>
<tr><th id="171">171</th><td>  <a class="macro" href="#148" title="do { unsigned PartialMapDstIdx = PMI_GPR64 - PMI_Min; unsigned PartialMapSrcIdx = PMI_FPR64 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getCopyMapping( AArch64::GPRRegBankID, AArch64:: FPRRegBankID, 64); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;GPR&quot; &quot;64&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;GPR\&quot; \&quot;64\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 171, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 171, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</a>(GPR, FPR, <var>64</var>);</td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="#148" title="do { unsigned PartialMapDstIdx = PMI_FPR32 - PMI_Min; unsigned PartialMapSrcIdx = PMI_FPR32 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getCopyMapping( AArch64::FPRRegBankID, AArch64:: FPRRegBankID, 32); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 172, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 172, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</a>(FPR, FPR, <var>32</var>);</td></tr>
<tr><th id="173">173</th><td>  <a class="macro" href="#148" title="do { unsigned PartialMapDstIdx = PMI_FPR32 - PMI_Min; unsigned PartialMapSrcIdx = PMI_GPR32 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getCopyMapping( AArch64::FPRRegBankID, AArch64:: GPRRegBankID, 32); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 173, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;GPR&quot; &quot;32&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;GPR\&quot; \&quot;32\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 173, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</a>(FPR, GPR, <var>32</var>);</td></tr>
<tr><th id="174">174</th><td>  <a class="macro" href="#148" title="do { unsigned PartialMapDstIdx = PMI_FPR64 - PMI_Min; unsigned PartialMapSrcIdx = PMI_FPR64 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getCopyMapping( AArch64::FPRRegBankID, AArch64:: FPRRegBankID, 64); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 174, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 174, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</a>(FPR, FPR, <var>64</var>);</td></tr>
<tr><th id="175">175</th><td>  <a class="macro" href="#148" title="do { unsigned PartialMapDstIdx = PMI_FPR64 - PMI_Min; unsigned PartialMapSrcIdx = PMI_GPR64 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getCopyMapping( AArch64::FPRRegBankID, AArch64:: GPRRegBankID, 64); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 175, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;GPR&quot; &quot;64&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;GPR\&quot; \&quot;64\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 175, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_CROSSREGCPY">CHECK_VALUEMAP_CROSSREGCPY</a>(FPR, GPR, <var>64</var>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/CHECK_VALUEMAP_FPEXT" data-ref="_M/CHECK_VALUEMAP_FPEXT">CHECK_VALUEMAP_FPEXT</dfn>(DstSize, SrcSize)                                 \</u></td></tr>
<tr><th id="178">178</th><td><u>  do {                                                                         \</u></td></tr>
<tr><th id="179">179</th><td><u>    unsigned <dfn class="local col1 decl" id="61PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="61PartialMapDstIdx"><dfn class="local col4 decl" id="64PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="64PartialMapDstIdx"><dfn class="local col7 decl" id="67PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="67PartialMapDstIdx"><dfn class="local col0 decl" id="70PartialMapDstIdx" title='PartialMapDstIdx' data-type='unsigned int' data-ref="70PartialMapDstIdx">PartialMapDstIdx</dfn></dfn></dfn></dfn> = PMI_FPR##DstSize - <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min">PMI_Min</a>;                    \</u></td></tr>
<tr><th id="180">180</th><td><u>    unsigned <dfn class="local col2 decl" id="62PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="62PartialMapSrcIdx"><dfn class="local col5 decl" id="65PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="65PartialMapSrcIdx"><dfn class="local col8 decl" id="68PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="68PartialMapSrcIdx"><dfn class="local col1 decl" id="71PartialMapSrcIdx" title='PartialMapSrcIdx' data-type='unsigned int' data-ref="71PartialMapSrcIdx">PartialMapSrcIdx</dfn></dfn></dfn></dfn> = PMI_FPR##SrcSize - <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min">PMI_Min</a>;                    \</u></td></tr>
<tr><th id="181">181</th><td><u>    (void)<a class="local col1 ref" href="#196" title='PartialMapDstIdx' data-ref="61PartialMapDstIdx"><a class="local col4 ref" href="#197" title='PartialMapDstIdx' data-ref="64PartialMapDstIdx"><a class="local col7 ref" href="#198" title='PartialMapDstIdx' data-ref="67PartialMapDstIdx"><a class="local col0 ref" href="#199" title='PartialMapDstIdx' data-ref="70PartialMapDstIdx">PartialMapDstIdx</a></a></a></a>;                                                    \</u></td></tr>
<tr><th id="182">182</th><td><u>    (void)<a class="local col2 ref" href="#196" title='PartialMapSrcIdx' data-ref="62PartialMapSrcIdx"><a class="local col5 ref" href="#197" title='PartialMapSrcIdx' data-ref="65PartialMapSrcIdx"><a class="local col8 ref" href="#198" title='PartialMapSrcIdx' data-ref="68PartialMapSrcIdx"><a class="local col1 ref" href="#199" title='PartialMapSrcIdx' data-ref="71PartialMapSrcIdx">PartialMapSrcIdx</a></a></a></a>;                                                    \</u></td></tr>
<tr><th id="183">183</th><td><u>    const <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col3 decl" id="63Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="63Map"><dfn class="local col6 decl" id="66Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="66Map"><dfn class="local col9 decl" id="69Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="69Map"><dfn class="local col2 decl" id="72Map" title='Map' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="72Map">Map</dfn></dfn></dfn></dfn> = <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getFPExtMappingEjj" title='llvm::AArch64GenRegisterBankInfo::getFPExtMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getFPExtMappingEjj">getFPExtMapping</a>(DstSize, SrcSize);               \</u></td></tr>
<tr><th id="184">184</th><td><u>    (void)<a class="local col3 ref" href="#196" title='Map' data-ref="63Map"><a class="local col6 ref" href="#197" title='Map' data-ref="66Map"><a class="local col9 ref" href="#198" title='Map' data-ref="69Map"><a class="local col2 ref" href="#199" title='Map' data-ref="72Map">Map</a></a></a></a>;                                                                 \</u></td></tr>
<tr><th id="185">185</th><td><u>    assert(<a class="local col3 ref" href="#196" title='Map' data-ref="63Map"><a class="local col6 ref" href="#197" title='Map' data-ref="66Map"><a class="local col9 ref" href="#198" title='Map' data-ref="69Map"><a class="local col2 ref" href="#199" title='Map' data-ref="72Map">Map</a></a></a></a>[0].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a> ==                                                 \</u></td></tr>
<tr><th id="186">186</th><td><u>               &amp;<a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</a>::<a class="member" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartMappings" title='llvm::AArch64GenRegisterBankInfo::PartMappings' data-ref="llvm::AArch64GenRegisterBankInfo::PartMappings">PartMappings</a>[<a class="local col1 ref" href="#196" title='PartialMapDstIdx' data-ref="61PartialMapDstIdx"><a class="local col4 ref" href="#197" title='PartialMapDstIdx' data-ref="64PartialMapDstIdx"><a class="local col7 ref" href="#198" title='PartialMapDstIdx' data-ref="67PartialMapDstIdx"><a class="local col0 ref" href="#199" title='PartialMapDstIdx' data-ref="70PartialMapDstIdx">PartialMapDstIdx</a></a></a></a>] &amp;&amp;  \</u></td></tr>
<tr><th id="187">187</th><td><u>           <a class="local col3 ref" href="#196" title='Map' data-ref="63Map"><a class="local col6 ref" href="#197" title='Map' data-ref="66Map"><a class="local col9 ref" href="#198" title='Map' data-ref="69Map"><a class="local col2 ref" href="#199" title='Map' data-ref="72Map">Map</a></a></a></a>[0].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> == 1 &amp;&amp; "FPR" #DstSize                         \</u></td></tr>
<tr><th id="188">188</th><td><u>                                        " Dst is incorrectly initialized");    \</u></td></tr>
<tr><th id="189">189</th><td><u>    assert(<a class="local col3 ref" href="#196" title='Map' data-ref="63Map"><a class="local col6 ref" href="#197" title='Map' data-ref="66Map"><a class="local col9 ref" href="#198" title='Map' data-ref="69Map"><a class="local col2 ref" href="#199" title='Map' data-ref="72Map">Map</a></a></a></a>[1].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a> ==                                                 \</u></td></tr>
<tr><th id="190">190</th><td><u>               &amp;<a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</a>::<a class="member" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartMappings" title='llvm::AArch64GenRegisterBankInfo::PartMappings' data-ref="llvm::AArch64GenRegisterBankInfo::PartMappings">PartMappings</a>[<a class="local col2 ref" href="#196" title='PartialMapSrcIdx' data-ref="62PartialMapSrcIdx"><a class="local col5 ref" href="#197" title='PartialMapSrcIdx' data-ref="65PartialMapSrcIdx"><a class="local col8 ref" href="#198" title='PartialMapSrcIdx' data-ref="68PartialMapSrcIdx"><a class="local col1 ref" href="#199" title='PartialMapSrcIdx' data-ref="71PartialMapSrcIdx">PartialMapSrcIdx</a></a></a></a>] &amp;&amp;  \</u></td></tr>
<tr><th id="191">191</th><td><u>           <a class="local col3 ref" href="#196" title='Map' data-ref="63Map"><a class="local col6 ref" href="#197" title='Map' data-ref="66Map"><a class="local col9 ref" href="#198" title='Map' data-ref="69Map"><a class="local col2 ref" href="#199" title='Map' data-ref="72Map">Map</a></a></a></a>[1].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> == 1 &amp;&amp; "FPR" #SrcSize                         \</u></td></tr>
<tr><th id="192">192</th><td><u>                                        " Src is incorrectly initialized");    \</u></td></tr>
<tr><th id="193">193</th><td><u>                                                                               \</u></td></tr>
<tr><th id="194">194</th><td><u>  } while (false)</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <a class="macro" href="#177" title="do { unsigned PartialMapDstIdx = PMI_FPR32 - PMI_Min; unsigned PartialMapSrcIdx = PMI_FPR16 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getFPExtMapping(32, 16); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 196, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;16&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;16\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 196, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_FPEXT">CHECK_VALUEMAP_FPEXT</a>(<var>32</var>, <var>16</var>);</td></tr>
<tr><th id="197">197</th><td>  <a class="macro" href="#177" title="do { unsigned PartialMapDstIdx = PMI_FPR64 - PMI_Min; unsigned PartialMapSrcIdx = PMI_FPR16 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getFPExtMapping(64, 16); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 197, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;16&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;16\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 197, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_FPEXT">CHECK_VALUEMAP_FPEXT</a>(<var>64</var>, <var>16</var>);</td></tr>
<tr><th id="198">198</th><td>  <a class="macro" href="#177" title="do { unsigned PartialMapDstIdx = PMI_FPR64 - PMI_Min; unsigned PartialMapSrcIdx = PMI_FPR32 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getFPExtMapping(64, 32); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 198, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;32&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;32\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 198, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_FPEXT">CHECK_VALUEMAP_FPEXT</a>(<var>64</var>, <var>32</var>);</td></tr>
<tr><th id="199">199</th><td>  <a class="macro" href="#177" title="do { unsigned PartialMapDstIdx = PMI_FPR128 - PMI_Min; unsigned PartialMapSrcIdx = PMI_FPR64 - PMI_Min; (void)PartialMapDstIdx; (void)PartialMapSrcIdx; const ValueMapping *Map = getFPExtMapping(128, 64); (void)Map; (static_cast &lt;bool&gt; (Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;128&quot; &quot; Dst is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[0].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp; Map[0].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;128\&quot; \&quot; Dst is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 199, __extension__ __PRETTY_FUNCTION__)); (static_cast &lt;bool&gt; (Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; &quot;64&quot; &quot; Src is incorrectly initialized&quot;) ? void (0) : __assert_fail (&quot;Map[1].BreakDown == &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp; Map[1].NumBreakDowns == 1 &amp;&amp; \&quot;FPR\&quot; \&quot;64\&quot; \&quot; Src is incorrectly initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 199, __extension__ __PRETTY_FUNCTION__)); } while (false)" data-ref="_M/CHECK_VALUEMAP_FPEXT">CHECK_VALUEMAP_FPEXT</a>(<var>128</var>, <var>64</var>);</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (verify(TRI) &amp;&amp; &quot;Invalid register bank information&quot;) ? void (0) : __assert_fail (&quot;verify(TRI) &amp;&amp; \&quot;Invalid register bank information\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 201, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::verify' data-ref="_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE">verify</a>(<a class="local col2 ref" href="#32TRI" title='TRI' data-ref="32TRI">TRI</a>) &amp;&amp; <q>"Invalid register bank information"</q>);</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><em>unsigned</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AArch64RegisterBankInfo::copyCost' data-ref="_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="73A" title='A' data-type='const llvm::RegisterBank &amp;' data-ref="73A">A</dfn>,</td></tr>
<tr><th id="205">205</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="74B" title='B' data-type='const llvm::RegisterBank &amp;' data-ref="74B">B</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                           <em>unsigned</em> <dfn class="local col5 decl" id="75Size" title='Size' data-type='unsigned int' data-ref="75Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="207">207</th><td>  <i>// What do we do with different size?</i></td></tr>
<tr><th id="208">208</th><td><i>  // copy are same size.</i></td></tr>
<tr><th id="209">209</th><td><i>  // Will introduce other hooks for different size:</i></td></tr>
<tr><th id="210">210</th><td><i>  // * extract cost.</i></td></tr>
<tr><th id="211">211</th><td><i>  // * build_sequence cost.</i></td></tr>
<tr><th id="212">212</th><td><i></i></td></tr>
<tr><th id="213">213</th><td><i>  // Copy from (resp. to) GPR to (resp. from) FPR involves FMOV.</i></td></tr>
<tr><th id="214">214</th><td><i>  // FIXME: This should be deduced from the scheduling model.</i></td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (&amp;A == &amp;AArch64::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBank</span> &amp;&amp; &amp;B == &amp;AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span>)</td></tr>
<tr><th id="216">216</th><td>    <i>// FMOVXDr or FMOVWSr.</i></td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <var>5</var>;</td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (&amp;A == &amp;AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span> &amp;&amp; &amp;B == &amp;AArch64::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBank</span>)</td></tr>
<tr><th id="219">219</th><td>    <i>// FMOVDXr or FMOVSWr.</i></td></tr>
<tr><th id="220">220</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::RegisterBankInfo::copyCost' data-ref="_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</a>(<a class="local col3 ref" href="#73A" title='A' data-ref="73A">A</a>, <a class="local col4 ref" href="#74B" title='B' data-ref="74B">B</a>, <a class="local col5 ref" href="#75Size" title='Size' data-ref="75Size">Size</a>);</td></tr>
<tr><th id="223">223</th><td>}</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm23AArch64RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::AArch64RegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm23AArch64RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</dfn>(</td></tr>
<tr><th id="226">226</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="76RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="76RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="227">227</th><td>  <b>switch</b> (<a class="local col6 ref" href="#76RC" title='RC' data-ref="76RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR8RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR8RegClassID</span>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR16RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR16RegClassID</span>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR32RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR32RegClassID</span>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR64RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR64RegClassID</span>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR128RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR128RegClassID</span>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;FPR128_loRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">FPR128_loRegClassID</span>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;DDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">DDRegClassID</span>:</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;DDDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">DDDRegClassID</span>:</td></tr>
<tr><th id="236">236</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;DDDDRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">DDDDRegClassID</span>:</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;QQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">QQRegClassID</span>:</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;QQQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">QQQRegClassID</span>:</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;QQQQRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">QQQQRegClassID</span>:</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> getRegBank(AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>);</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32commonRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32commonRegClassID</span>:</td></tr>
<tr><th id="242">242</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClassID</span>:</td></tr>
<tr><th id="243">243</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32spRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32spRegClassID</span>:</td></tr>
<tr><th id="244">244</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32sponlyRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32sponlyRegClassID</span>:</td></tr>
<tr><th id="245">245</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32argRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32argRegClassID</span>:</td></tr>
<tr><th id="246">246</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR32allRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32allRegClassID</span>:</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64commonRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64commonRegClassID</span>:</td></tr>
<tr><th id="248">248</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClassID</span>:</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64spRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64spRegClassID</span>:</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64sponlyRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64sponlyRegClassID</span>:</td></tr>
<tr><th id="251">251</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64argRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64argRegClassID</span>:</td></tr>
<tr><th id="252">252</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64allRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64allRegClassID</span>:</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64noipRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64noipRegClassID</span>:</td></tr>
<tr><th id="254">254</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64common_and_GPR64noipRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64common_and_GPR64noipRegClassID</span>:</td></tr>
<tr><th id="255">255</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;GPR64noip_and_tcGPR64RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64noip_and_tcGPR64RegClassID</span>:</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;tcGPR64RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">tcGPR64RegClassID</span>:</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;WSeqPairsClassRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">WSeqPairsClassRegClassID</span>:</td></tr>
<tr><th id="258">258</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;XSeqPairsClassRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">XSeqPairsClassRegClassID</span>:</td></tr>
<tr><th id="259">259</th><td>    <b>return</b> getRegBank(AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>);</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CCRRegClassID&apos; in namespace &apos;llvm::AArch64&apos;">CCRRegClassID</span>:</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> getRegBank(AArch64::<span class='error' title="no member named &apos;CCRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">CCRegBankID</span>);</td></tr>
<tr><th id="262">262</th><td>  <b>default</b>:</td></tr>
<tr><th id="263">263</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Register class not supported&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 263)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Register class not supported"</q>);</td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="268">268</th><td><a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(</td></tr>
<tr><th id="269">269</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="77MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="270">270</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="78MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="78MF">MF</dfn> = *<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="271">271</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="79STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="79STI">STI</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="272">272</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="80TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="80TRI">TRI</dfn> = *<a class="local col9 ref" href="#79STI" title='STI' data-ref="79STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="273">273</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="81MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="81MRI">MRI</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <b>switch</b> (<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="276">276</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>: {</td></tr>
<tr><th id="277">277</th><td>    <i>// 32 and 64-bit or can be mapped on either FPR or</i></td></tr>
<tr><th id="278">278</th><td><i>    // GPR for the same cost.</i></td></tr>
<tr><th id="279">279</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="82Size" title='Size' data-type='unsigned int' data-ref="82Size">Size</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#81MRI" title='MRI' data-ref="81MRI">MRI</a>, <a class="local col0 ref" href="#80TRI" title='TRI' data-ref="80TRI">TRI</a>);</td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (<a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a> != <var>32</var> &amp;&amp; <a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="281">281</th><td>      <b>break</b>;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>    <i>// If the instruction has any implicit-defs or uses,</i></td></tr>
<tr><th id="284">284</th><td><i>    // do not mess with it.</i></td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>3</var>)</td></tr>
<tr><th id="286">286</th><td>      <b>break</b>;</td></tr>
<tr><th id="287">287</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="83AltMappings" title='AltMappings' data-type='InstructionMappings' data-ref="83AltMappings">AltMappings</dfn>;</td></tr>
<tr><th id="288">288</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col4 decl" id="84GPRMapping" title='GPRMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="84GPRMapping">GPRMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="289">289</th><td>        <i>/*ID*/</i> <var>1</var>, <i>/*Cost*/</i> <var>1</var>, <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>, <a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a>),</td></tr>
<tr><th id="290">290</th><td>        <i>/*NumOperands*/</i> <var>3</var>);</td></tr>
<tr><th id="291">291</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col5 decl" id="85FPRMapping" title='FPRMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="85FPRMapping">FPRMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="292">292</th><td>        <i>/*ID*/</i> <var>2</var>, <i>/*Cost*/</i> <var>1</var>, <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>, <a class="local col2 ref" href="#82Size" title='Size' data-ref="82Size">Size</a>),</td></tr>
<tr><th id="293">293</th><td>        <i>/*NumOperands*/</i> <var>3</var>);</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <a class="local col3 ref" href="#83AltMappings" title='AltMappings' data-ref="83AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#84GPRMapping" title='GPRMapping' data-ref="84GPRMapping">GPRMapping</a>);</td></tr>
<tr><th id="296">296</th><td>    <a class="local col3 ref" href="#83AltMappings" title='AltMappings' data-ref="83AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col5 ref" href="#85FPRMapping" title='FPRMapping' data-ref="85FPRMapping">FPRMapping</a>);</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <a class="local col3 ref" href="#83AltMappings" title='AltMappings' data-ref="83AltMappings">AltMappings</a>;</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>: {</td></tr>
<tr><th id="300">300</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="86Size" title='Size' data-type='unsigned int' data-ref="86Size">Size</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#81MRI" title='MRI' data-ref="81MRI">MRI</a>, <a class="local col0 ref" href="#80TRI" title='TRI' data-ref="80TRI">TRI</a>);</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (<a class="local col6 ref" href="#86Size" title='Size' data-ref="86Size">Size</a> != <var>32</var> &amp;&amp; <a class="local col6 ref" href="#86Size" title='Size' data-ref="86Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="302">302</th><td>      <b>break</b>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>    <i>// If the instruction has any implicit-defs or uses,</i></td></tr>
<tr><th id="305">305</th><td><i>    // do not mess with it.</i></td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>2</var>)</td></tr>
<tr><th id="307">307</th><td>      <b>break</b>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="87AltMappings" title='AltMappings' data-type='InstructionMappings' data-ref="87AltMappings">AltMappings</dfn>;</td></tr>
<tr><th id="310">310</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col8 decl" id="88GPRMapping" title='GPRMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="88GPRMapping">GPRMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="311">311</th><td>        <i>/*ID*/</i> <var>1</var>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="312">312</th><td>        getCopyMapping(AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>, AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>, Size),</td></tr>
<tr><th id="313">313</th><td>        <i>/*NumOperands*/</i> <var>2</var>);</td></tr>
<tr><th id="314">314</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col9 decl" id="89FPRMapping" title='FPRMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="89FPRMapping">FPRMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="315">315</th><td>        <i>/*ID*/</i> <var>2</var>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="316">316</th><td>        getCopyMapping(AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>, AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>, Size),</td></tr>
<tr><th id="317">317</th><td>        <i>/*NumOperands*/</i> <var>2</var>);</td></tr>
<tr><th id="318">318</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col0 decl" id="90GPRToFPRMapping" title='GPRToFPRMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="90GPRToFPRMapping">GPRToFPRMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="319">319</th><td>        <i>/*ID*/</i> <var>3</var>,</td></tr>
<tr><th id="320">320</th><td>        <i>/*Cost*/</i> copyCost(AArch64::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBank</span>, AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span>, Size),</td></tr>
<tr><th id="321">321</th><td>        getCopyMapping(AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>, AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>, Size),</td></tr>
<tr><th id="322">322</th><td>        <i>/*NumOperands*/</i> <var>2</var>);</td></tr>
<tr><th id="323">323</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col1 decl" id="91FPRToGPRMapping" title='FPRToGPRMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="91FPRToGPRMapping">FPRToGPRMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="324">324</th><td>        <i>/*ID*/</i> <var>3</var>,</td></tr>
<tr><th id="325">325</th><td>        <i>/*Cost*/</i> copyCost(AArch64::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBank</span>, AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span>, Size),</td></tr>
<tr><th id="326">326</th><td>        getCopyMapping(AArch64::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBankID</span>, AArch64::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBankID</span>, Size),</td></tr>
<tr><th id="327">327</th><td>        <i>/*NumOperands*/</i> <var>2</var>);</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>    <a class="local col7 ref" href="#87AltMappings" title='AltMappings' data-ref="87AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col8 ref" href="#88GPRMapping" title='GPRMapping' data-ref="88GPRMapping">GPRMapping</a>);</td></tr>
<tr><th id="330">330</th><td>    <a class="local col7 ref" href="#87AltMappings" title='AltMappings' data-ref="87AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col9 ref" href="#89FPRMapping" title='FPRMapping' data-ref="89FPRMapping">FPRMapping</a>);</td></tr>
<tr><th id="331">331</th><td>    <a class="local col7 ref" href="#87AltMappings" title='AltMappings' data-ref="87AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#90GPRToFPRMapping" title='GPRToFPRMapping' data-ref="90GPRToFPRMapping">GPRToFPRMapping</a>);</td></tr>
<tr><th id="332">332</th><td>    <a class="local col7 ref" href="#87AltMappings" title='AltMappings' data-ref="87AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#91FPRToGPRMapping" title='FPRToGPRMapping' data-ref="91FPRToGPRMapping">FPRToGPRMapping</a>);</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> <a class="local col7 ref" href="#87AltMappings" title='AltMappings' data-ref="87AltMappings">AltMappings</a>;</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>: {</td></tr>
<tr><th id="336">336</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="92Size" title='Size' data-type='unsigned int' data-ref="92Size">Size</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#81MRI" title='MRI' data-ref="81MRI">MRI</a>, <a class="local col0 ref" href="#80TRI" title='TRI' data-ref="80TRI">TRI</a>);</td></tr>
<tr><th id="337">337</th><td>    <b>if</b> (<a class="local col2 ref" href="#92Size" title='Size' data-ref="92Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="338">338</th><td>      <b>break</b>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <i>// If the instruction has any implicit-defs or uses,</i></td></tr>
<tr><th id="341">341</th><td><i>    // do not mess with it.</i></td></tr>
<tr><th id="342">342</th><td>    <b>if</b> (<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>2</var>)</td></tr>
<tr><th id="343">343</th><td>      <b>break</b>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="93AltMappings" title='AltMappings' data-type='InstructionMappings' data-ref="93AltMappings">AltMappings</dfn>;</td></tr>
<tr><th id="346">346</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col4 decl" id="94GPRMapping" title='GPRMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="94GPRMapping">GPRMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="347">347</th><td>        <i>/*ID*/</i> <var>1</var>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="348">348</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({<a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>, <a class="local col2 ref" href="#92Size" title='Size' data-ref="92Size">Size</a>),</td></tr>
<tr><th id="349">349</th><td>                            <i>// Addresses are GPR 64-bit.</i></td></tr>
<tr><th id="350">350</th><td>                            <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>, <var>64</var>)}),</td></tr>
<tr><th id="351">351</th><td>        <i>/*NumOperands*/</i> <var>2</var>);</td></tr>
<tr><th id="352">352</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col5 decl" id="95FPRMapping" title='FPRMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="95FPRMapping">FPRMapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="353">353</th><td>        <i>/*ID*/</i> <var>2</var>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="354">354</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({<a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>, <a class="local col2 ref" href="#92Size" title='Size' data-ref="92Size">Size</a>),</td></tr>
<tr><th id="355">355</th><td>                            <i>// Addresses are GPR 64-bit.</i></td></tr>
<tr><th id="356">356</th><td>                            <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>, <var>64</var>)}),</td></tr>
<tr><th id="357">357</th><td>        <i>/*NumOperands*/</i> <var>2</var>);</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <a class="local col3 ref" href="#93AltMappings" title='AltMappings' data-ref="93AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#94GPRMapping" title='GPRMapping' data-ref="94GPRMapping">GPRMapping</a>);</td></tr>
<tr><th id="360">360</th><td>    <a class="local col3 ref" href="#93AltMappings" title='AltMappings' data-ref="93AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col5 ref" href="#95FPRMapping" title='FPRMapping' data-ref="95FPRMapping">FPRMapping</a>);</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> <a class="local col3 ref" href="#93AltMappings" title='AltMappings' data-ref="93AltMappings">AltMappings</a>;</td></tr>
<tr><th id="362">362</th><td>  }</td></tr>
<tr><th id="363">363</th><td>  <b>default</b>:</td></tr>
<tr><th id="364">364</th><td>    <b>break</b>;</td></tr>
<tr><th id="365">365</th><td>  }</td></tr>
<tr><th id="366">366</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</a>(<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI">MI</a>);</td></tr>
<tr><th id="367">367</th><td>}</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><em>void</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm23AArch64RegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AArch64RegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm23AArch64RegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(</td></tr>
<tr><th id="370">370</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col6 decl" id="96OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="96OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="371">371</th><td>  <b>switch</b> (<a class="local col6 ref" href="#96OpdMapper" title='OpdMapper' data-ref="96OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>:</td></tr>
<tr><th id="373">373</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>:</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="375">375</th><td>    <i>// Those ID must match getInstrAlternativeMappings.</i></td></tr>
<tr><th id="376">376</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((OpdMapper.getInstrMapping().getID() &gt;= 1 &amp;&amp; OpdMapper.getInstrMapping().getID() &lt;= 4) &amp;&amp; &quot;Don&apos;t know how to handle that ID&quot;) ? void (0) : __assert_fail (&quot;(OpdMapper.getInstrMapping().getID() &gt;= 1 &amp;&amp; OpdMapper.getInstrMapping().getID() &lt;= 4) &amp;&amp; \&quot;Don&apos;t know how to handle that ID\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 378, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#96OpdMapper" title='OpdMapper' data-ref="96OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv" title='llvm::RegisterBankInfo::InstructionMapping::getID' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv">getID</a>() &gt;= <var>1</var> &amp;&amp;</td></tr>
<tr><th id="377">377</th><td>            <a class="local col6 ref" href="#96OpdMapper" title='OpdMapper' data-ref="96OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv" title='llvm::RegisterBankInfo::InstructionMapping::getID' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping5getIDEv">getID</a>() &lt;= <var>4</var>) &amp;&amp;</td></tr>
<tr><th id="378">378</th><td>           <q>"Don't know how to handle that ID"</q>);</td></tr>
<tr><th id="379">379</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col6 ref" href="#96OpdMapper" title='OpdMapper' data-ref="96OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="380">380</th><td>  <b>default</b>:</td></tr>
<tr><th id="381">381</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Don&apos;t know how to handle that operation&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 381)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Don't know how to handle that operation"</q>);</td></tr>
<tr><th id="382">382</th><td>  }</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><i class="doc" data-doc="_ZL35isPreISelGenericFloatingPointOpcodej">/// Returns whether opcode<span class="command"> \p</span> <span class="arg">Opc</span> is a pre-isel generic floating-point opcode,</i></td></tr>
<tr><th id="386">386</th><td><i class="doc" data-doc="_ZL35isPreISelGenericFloatingPointOpcodej">/// having only floating-point operands.</i></td></tr>
<tr><th id="387">387</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL35isPreISelGenericFloatingPointOpcodej" title='isPreISelGenericFloatingPointOpcode' data-type='bool isPreISelGenericFloatingPointOpcode(unsigned int Opc)' data-ref="_ZL35isPreISelGenericFloatingPointOpcodej">isPreISelGenericFloatingPointOpcode</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="97Opc" title='Opc' data-type='unsigned int' data-ref="97Opc">Opc</dfn>) {</td></tr>
<tr><th id="388">388</th><td>  <b>switch</b> (<a class="local col7 ref" href="#97Opc" title='Opc' data-ref="97Opc">Opc</a>) {</td></tr>
<tr><th id="389">389</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#425" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD">G_FADD</a>:</td></tr>
<tr><th id="390">390</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#428" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="391">391</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="392">392</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#434" title='llvm::TargetOpcode::G_FMA' data-ref="llvm::TargetOpcode::G_FMA">G_FMA</a>:</td></tr>
<tr><th id="393">393</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#437" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="394">394</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="395">395</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#464" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT">G_FPEXT</a>:</td></tr>
<tr><th id="396">396</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC">G_FPTRUNC</a>:</td></tr>
<tr><th id="397">397</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#543" title='llvm::TargetOpcode::G_FCEIL' data-ref="llvm::TargetOpcode::G_FCEIL">G_FCEIL</a>:</td></tr>
<tr><th id="398">398</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#555" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR">G_FFLOOR</a>:</td></tr>
<tr><th id="399">399</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#561" title='llvm::TargetOpcode::G_FNEARBYINT' data-ref="llvm::TargetOpcode::G_FNEARBYINT">G_FNEARBYINT</a>:</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#461" title='llvm::TargetOpcode::G_FNEG' data-ref="llvm::TargetOpcode::G_FNEG">G_FNEG</a>:</td></tr>
<tr><th id="401">401</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#546" title='llvm::TargetOpcode::G_FCOS' data-ref="llvm::TargetOpcode::G_FCOS">G_FCOS</a>:</td></tr>
<tr><th id="402">402</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#549" title='llvm::TargetOpcode::G_FSIN' data-ref="llvm::TargetOpcode::G_FSIN">G_FSIN</a>:</td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#458" title='llvm::TargetOpcode::G_FLOG10' data-ref="llvm::TargetOpcode::G_FLOG10">G_FLOG10</a>:</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#452" title='llvm::TargetOpcode::G_FLOG' data-ref="llvm::TargetOpcode::G_FLOG">G_FLOG</a>:</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#455" title='llvm::TargetOpcode::G_FLOG2' data-ref="llvm::TargetOpcode::G_FLOG2">G_FLOG2</a>:</td></tr>
<tr><th id="406">406</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#552" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT">G_FSQRT</a>:</td></tr>
<tr><th id="407">407</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#482" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS">G_FABS</a>:</td></tr>
<tr><th id="408">408</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#446" title='llvm::TargetOpcode::G_FEXP' data-ref="llvm::TargetOpcode::G_FEXP">G_FEXP</a>:</td></tr>
<tr><th id="409">409</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#558" title='llvm::TargetOpcode::G_FRINT' data-ref="llvm::TargetOpcode::G_FRINT">G_FRINT</a>:</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#283" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>:</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_INTRINSIC_ROUND' data-ref="llvm::TargetOpcode::G_INTRINSIC_ROUND">G_INTRINSIC_ROUND</a>:</td></tr>
<tr><th id="412">412</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="418">418</th><td><a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm23AArch64RegisterBankInfo28getSameKindOfOperandsMappingERKNS_12MachineInstrE" title='llvm::AArch64RegisterBankInfo::getSameKindOfOperandsMapping' data-ref="_ZNK4llvm23AArch64RegisterBankInfo28getSameKindOfOperandsMappingERKNS_12MachineInstrE">getSameKindOfOperandsMapping</dfn>(</td></tr>
<tr><th id="419">419</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="98MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="420">420</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="99Opc" title='Opc' data-type='const unsigned int' data-ref="99Opc">Opc</dfn> = <a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="421">421</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="100MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="100MF">MF</dfn> = *<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="101MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="101MRI">MRI</dfn> = <a class="local col0 ref" href="#100MF" title='MF' data-ref="100MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102NumOperands" title='NumOperands' data-type='unsigned int' data-ref="102NumOperands">NumOperands</dfn> = <a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="425">425</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumOperands &lt;= 3 &amp;&amp; &quot;This code is for instructions with 3 or less operands&quot;) ? void (0) : __assert_fail (&quot;NumOperands &lt;= 3 &amp;&amp; \&quot;This code is for instructions with 3 or less operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 426, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#102NumOperands" title='NumOperands' data-ref="102NumOperands">NumOperands</a> &lt;= <var>3</var> &amp;&amp;</td></tr>
<tr><th id="426">426</th><td>         <q>"This code is for instructions with 3 or less operands"</q>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="103Ty" title='Ty' data-type='llvm::LLT' data-ref="103Ty">Ty</dfn> = <a class="local col1 ref" href="#101MRI" title='MRI' data-ref="101MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="429">429</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="104Size" title='Size' data-type='unsigned int' data-ref="104Size">Size</dfn> = <a class="local col3 ref" href="#103Ty" title='Ty' data-ref="103Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="430">430</th><td>  <em>bool</em> <dfn class="local col5 decl" id="105IsFPR" title='IsFPR' data-type='bool' data-ref="105IsFPR">IsFPR</dfn> = <a class="local col3 ref" href="#103Ty" title='Ty' data-ref="103Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="tu ref" href="#_ZL35isPreISelGenericFloatingPointOpcodej" title='isPreISelGenericFloatingPointOpcode' data-use='c' data-ref="_ZL35isPreISelGenericFloatingPointOpcodej">isPreISelGenericFloatingPointOpcode</a>(<a class="local col9 ref" href="#99Opc" title='Opc' data-ref="99Opc">Opc</a>);</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a> <dfn class="local col6 decl" id="106RBIdx" title='RBIdx' data-type='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="106RBIdx">RBIdx</dfn> = <a class="local col5 ref" href="#105IsFPR" title='IsFPR' data-ref="105IsFPR">IsFPR</a> ? <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a> : <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>;</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><u>#<span data-ppcond="434">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="435">435</th><td>  <i>// Make sure all the operands are using similar size and type.</i></td></tr>
<tr><th id="436">436</th><td><i>  // Should probably be checked by the machine verifier.</i></td></tr>
<tr><th id="437">437</th><td><i>  // This code won't catch cases where the number of lanes is</i></td></tr>
<tr><th id="438">438</th><td><i>  // different between the operands.</i></td></tr>
<tr><th id="439">439</th><td><i>  // If we want to go to that level of details, it is probably</i></td></tr>
<tr><th id="440">440</th><td><i>  // best to check that the types are the same, period.</i></td></tr>
<tr><th id="441">441</th><td><i>  // Currently, we just check that the register banks are the same</i></td></tr>
<tr><th id="442">442</th><td><i>  // for each types.</i></td></tr>
<tr><th id="443">443</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="107Idx" title='Idx' data-type='unsigned int' data-ref="107Idx">Idx</dfn> = <var>1</var>; <a class="local col7 ref" href="#107Idx" title='Idx' data-ref="107Idx">Idx</a> != <a class="local col2 ref" href="#102NumOperands" title='NumOperands' data-ref="102NumOperands">NumOperands</a>; ++<a class="local col7 ref" href="#107Idx" title='Idx' data-ref="107Idx">Idx</a>) {</td></tr>
<tr><th id="444">444</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="108OpTy" title='OpTy' data-type='llvm::LLT' data-ref="108OpTy">OpTy</dfn> = <a class="local col1 ref" href="#101MRI" title='MRI' data-ref="101MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#107Idx" title='Idx' data-ref="107Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="445">445</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset( RBIdx, OpTy.getSizeInBits()) == AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset(RBIdx, Size) &amp;&amp; &quot;Operand has incompatible size&quot;) ? void (0) : __assert_fail (&quot;AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset( RBIdx, OpTy.getSizeInBits()) == AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset(RBIdx, Size) &amp;&amp; \&quot;Operand has incompatible size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 449, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="446">446</th><td>        <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</a>::<a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo23getRegBankBaseIdxOffsetEjj" title='llvm::AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo23getRegBankBaseIdxOffsetEjj">getRegBankBaseIdxOffset</a>(</td></tr>
<tr><th id="447">447</th><td>            <a class="local col6 ref" href="#106RBIdx" title='RBIdx' data-ref="106RBIdx">RBIdx</a>, <a class="local col8 ref" href="#108OpTy" title='OpTy' data-ref="108OpTy">OpTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) ==</td></tr>
<tr><th id="448">448</th><td>            <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</a>::<a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo23getRegBankBaseIdxOffsetEjj" title='llvm::AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo23getRegBankBaseIdxOffsetEjj">getRegBankBaseIdxOffset</a>(<a class="local col6 ref" href="#106RBIdx" title='RBIdx' data-ref="106RBIdx">RBIdx</a>, <a class="local col4 ref" href="#104Size" title='Size' data-ref="104Size">Size</a>) &amp;&amp;</td></tr>
<tr><th id="449">449</th><td>        <q>"Operand has incompatible size"</q>);</td></tr>
<tr><th id="450">450</th><td>    <em>bool</em> <dfn class="local col9 decl" id="109OpIsFPR" title='OpIsFPR' data-type='bool' data-ref="109OpIsFPR">OpIsFPR</dfn> = <a class="local col8 ref" href="#108OpTy" title='OpTy' data-ref="108OpTy">OpTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="tu ref" href="#_ZL35isPreISelGenericFloatingPointOpcodej" title='isPreISelGenericFloatingPointOpcode' data-use='c' data-ref="_ZL35isPreISelGenericFloatingPointOpcodej">isPreISelGenericFloatingPointOpcode</a>(<a class="local col9 ref" href="#99Opc" title='Opc' data-ref="99Opc">Opc</a>);</td></tr>
<tr><th id="451">451</th><td>    (<em>void</em>)<a class="local col9 ref" href="#109OpIsFPR" title='OpIsFPR' data-ref="109OpIsFPR">OpIsFPR</a>;</td></tr>
<tr><th id="452">452</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IsFPR == OpIsFPR &amp;&amp; &quot;Operand has incompatible type&quot;) ? void (0) : __assert_fail (&quot;IsFPR == OpIsFPR &amp;&amp; \&quot;Operand has incompatible type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 452, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#105IsFPR" title='IsFPR' data-ref="105IsFPR">IsFPR</a> == <a class="local col9 ref" href="#109OpIsFPR" title='OpIsFPR' data-ref="109OpIsFPR">OpIsFPR</a> &amp;&amp; <q>"Operand has incompatible type"</q>);</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td><u>#<span data-ppcond="434">endif</span> // End NDEBUG.</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <var>1</var>,</td></tr>
<tr><th id="457">457</th><td>                               <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="local col6 ref" href="#106RBIdx" title='RBIdx' data-ref="106RBIdx">RBIdx</a>, <a class="local col4 ref" href="#104Size" title='Size' data-ref="104Size">Size</a>), <a class="local col2 ref" href="#102NumOperands" title='NumOperands' data-ref="102NumOperands">NumOperands</a>);</td></tr>
<tr><th id="458">458</th><td>}</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><em>bool</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::hasFPConstraints' data-ref="_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">hasFPConstraints</dfn>(</td></tr>
<tr><th id="461">461</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="110MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="110MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="111MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="111MRI">MRI</dfn>,</td></tr>
<tr><th id="462">462</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="112TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="112TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="463">463</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113Op" title='Op' data-type='unsigned int' data-ref="113Op">Op</dfn> = <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <i>// Do we have an explicit floating point instruction?</i></td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL35isPreISelGenericFloatingPointOpcodej" title='isPreISelGenericFloatingPointOpcode' data-use='c' data-ref="_ZL35isPreISelGenericFloatingPointOpcodej">isPreISelGenericFloatingPointOpcode</a>(<a class="local col3 ref" href="#113Op" title='Op' data-ref="113Op">Op</a>))</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <i>// No. Check if we have a copy-like instruction. If we do, then we could</i></td></tr>
<tr><th id="470">470</th><td><i>  // still be fed by floating point instructions.</i></td></tr>
<tr><th id="471">471</th><td>  <b>if</b> (<a class="local col3 ref" href="#113Op" title='Op' data-ref="113Op">Op</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a> &amp;&amp; !<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="472">472</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i>// MI is copy-like. Return true if it outputs an FPR.</i></td></tr>
<tr><th id="475">475</th><td>  <b>return</b> getRegBank(MI.getOperand(<var>0</var>).getReg(), MRI, TRI) ==</td></tr>
<tr><th id="476">476</th><td>         &amp;AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span>;</td></tr>
<tr><th id="477">477</th><td>}</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><em>bool</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::onlyUsesFP' data-ref="_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">onlyUsesFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="114MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="114MI">MI</dfn>,</td></tr>
<tr><th id="480">480</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="115MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="115MRI">MRI</dfn>,</td></tr>
<tr><th id="481">481</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="116TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="116TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="482">482</th><td>  <b>switch</b> (<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>:</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="487">487</th><td>  <b>default</b>:</td></tr>
<tr><th id="488">488</th><td>    <b>break</b>;</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::hasFPConstraints' data-ref="_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">hasFPConstraints</a>(<a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI">MI</a>, <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>, <a class="local col6 ref" href="#116TRI" title='TRI' data-ref="116TRI">TRI</a>);</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><em>bool</em> <a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm23AArch64RegisterBankInfo13onlyDefinesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::onlyDefinesFP' data-ref="_ZNK4llvm23AArch64RegisterBankInfo13onlyDefinesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">onlyDefinesFP</dfn>(</td></tr>
<tr><th id="494">494</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="117MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="118MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="118MRI">MRI</dfn>,</td></tr>
<tr><th id="495">495</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="119TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="119TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="496">496</th><td>  <b>switch</b> (<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="497">497</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="498">498</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="499">499</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="500">500</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="501">501</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="502">502</th><td>  <b>default</b>:</td></tr>
<tr><th id="503">503</th><td>    <b>break</b>;</td></tr>
<tr><th id="504">504</th><td>  }</td></tr>
<tr><th id="505">505</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::hasFPConstraints' data-ref="_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">hasFPConstraints</a>(<a class="local col7 ref" href="#117MI" title='MI' data-ref="117MI">MI</a>, <a class="local col8 ref" href="#118MRI" title='MRI' data-ref="118MRI">MRI</a>, <a class="local col9 ref" href="#119TRI" title='TRI' data-ref="119TRI">TRI</a>);</td></tr>
<tr><th id="506">506</th><td>}</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="509">509</th><td><a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::AArch64RegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="120MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="510">510</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="121Opc" title='Opc' data-type='const unsigned int' data-ref="121Opc">Opc</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <i>// Try the default logic for non-generic instructions that are either copies</i></td></tr>
<tr><th id="513">513</th><td><i>  // or already have some operands assigned to banks.</i></td></tr>
<tr><th id="514">514</th><td>  <b>if</b> ((<a class="local col1 ref" href="#121Opc" title='Opc' data-ref="121Opc">Opc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a> &amp;&amp; !<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col1 ref" href="#121Opc" title='Opc' data-ref="121Opc">Opc</a>)) ||</td></tr>
<tr><th id="515">515</th><td>      <a class="local col1 ref" href="#121Opc" title='Opc' data-ref="121Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="516">516</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col2 decl" id="122Mapping" title='Mapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="122Mapping">Mapping</dfn> =</td></tr>
<tr><th id="517">517</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>);</td></tr>
<tr><th id="518">518</th><td>    <b>if</b> (<a class="local col2 ref" href="#122Mapping" title='Mapping' data-ref="122Mapping">Mapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" title='llvm::RegisterBankInfo::InstructionMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="519">519</th><td>      <b>return</b> <a class="local col2 ref" href="#122Mapping" title='Mapping' data-ref="122Mapping">Mapping</a>;</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="123MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="123MF">MF</dfn> = *<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="523">523</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="124MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="124MRI">MRI</dfn> = <a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="524">524</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="125STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="125STI">STI</dfn> = <a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="525">525</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="126TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="126TRI">TRI</dfn> = *<a class="local col5 ref" href="#125STI" title='STI' data-ref="125STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <b>switch</b> (<a class="local col1 ref" href="#121Opc" title='Opc' data-ref="121Opc">Opc</a>) {</td></tr>
<tr><th id="528">528</th><td>    <i>// G_{F|S|U}REM are not listed because they are not legal.</i></td></tr>
<tr><th id="529">529</th><td><i>    // Arithmetic ops.</i></td></tr>
<tr><th id="530">530</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#204" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</a>:</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#208" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB">G_SUB</a>:</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>:</td></tr>
<tr><th id="533">533</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#211" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL">G_MUL</a>:</td></tr>
<tr><th id="534">534</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#214" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="536">536</th><td>    <i>// Bitwise ops.</i></td></tr>
<tr><th id="537">537</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#226" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND">G_AND</a>:</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>:</td></tr>
<tr><th id="539">539</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#232" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR">G_XOR</a>:</td></tr>
<tr><th id="540">540</th><td>    <i>// Shifts.</i></td></tr>
<tr><th id="541">541</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>:</td></tr>
<tr><th id="542">542</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="543">543</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="544">544</th><td>    <i>// Floating point ops.</i></td></tr>
<tr><th id="545">545</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#425" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD">G_FADD</a>:</td></tr>
<tr><th id="546">546</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#428" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="548">548</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#437" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="549">549</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm23AArch64RegisterBankInfo28getSameKindOfOperandsMappingERKNS_12MachineInstrE" title='llvm::AArch64RegisterBankInfo::getSameKindOfOperandsMapping' data-ref="_ZNK4llvm23AArch64RegisterBankInfo28getSameKindOfOperandsMappingERKNS_12MachineInstrE">getSameKindOfOperandsMapping</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>);</td></tr>
<tr><th id="550">550</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#464" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT">G_FPEXT</a>: {</td></tr>
<tr><th id="551">551</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="127DstTy" title='DstTy' data-type='llvm::LLT' data-ref="127DstTy">DstTy</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="552">552</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="128SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="128SrcTy">SrcTy</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="553">553</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="554">554</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="555">555</th><td>        <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getFPExtMappingEjj" title='llvm::AArch64GenRegisterBankInfo::getFPExtMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getFPExtMappingEjj">getFPExtMapping</a>(<a class="local col7 ref" href="#127DstTy" title='DstTy' data-ref="127DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="local col8 ref" href="#128SrcTy" title='SrcTy' data-ref="128SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()),</td></tr>
<tr><th id="556">556</th><td>        <i>/*NumOperands*/</i> <var>2</var>);</td></tr>
<tr><th id="557">557</th><td>  }</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>: {</td></tr>
<tr><th id="559">559</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="129DstReg" title='DstReg' data-type='unsigned int' data-ref="129DstReg">DstReg</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="560">560</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="130SrcReg" title='SrcReg' data-type='unsigned int' data-ref="130SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="561">561</th><td>    <i>// Check if one of the register is not a generic register.</i></td></tr>
<tr><th id="562">562</th><td>    <b>if</b> ((<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg">DstReg</a>) ||</td></tr>
<tr><th id="563">563</th><td>         !<a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>()) ||</td></tr>
<tr><th id="564">564</th><td>        (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#130SrcReg" title='SrcReg' data-ref="130SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="565">565</th><td>         !<a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#130SrcReg" title='SrcReg' data-ref="130SrcReg">SrcReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())) {</td></tr>
<tr><th id="566">566</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="131DstRB" title='DstRB' data-type='const llvm::RegisterBank *' data-ref="131DstRB">DstRB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg">DstReg</a>, <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>, <a class="local col6 ref" href="#126TRI" title='TRI' data-ref="126TRI">TRI</a>);</td></tr>
<tr><th id="567">567</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="132SrcRB" title='SrcRB' data-type='const llvm::RegisterBank *' data-ref="132SrcRB">SrcRB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col0 ref" href="#130SrcReg" title='SrcReg' data-ref="130SrcReg">SrcReg</a>, <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>, <a class="local col6 ref" href="#126TRI" title='TRI' data-ref="126TRI">TRI</a>);</td></tr>
<tr><th id="568">568</th><td>      <b>if</b> (!<a class="local col1 ref" href="#131DstRB" title='DstRB' data-ref="131DstRB">DstRB</a>)</td></tr>
<tr><th id="569">569</th><td>        <a class="local col1 ref" href="#131DstRB" title='DstRB' data-ref="131DstRB">DstRB</a> = <a class="local col2 ref" href="#132SrcRB" title='SrcRB' data-ref="132SrcRB">SrcRB</a>;</td></tr>
<tr><th id="570">570</th><td>      <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#132SrcRB" title='SrcRB' data-ref="132SrcRB">SrcRB</a>)</td></tr>
<tr><th id="571">571</th><td>        <a class="local col2 ref" href="#132SrcRB" title='SrcRB' data-ref="132SrcRB">SrcRB</a> = <a class="local col1 ref" href="#131DstRB" title='DstRB' data-ref="131DstRB">DstRB</a>;</td></tr>
<tr><th id="572">572</th><td>      <i>// If both RB are null that means both registers are generic.</i></td></tr>
<tr><th id="573">573</th><td><i>      // We shouldn't be here.</i></td></tr>
<tr><th id="574">574</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstRB &amp;&amp; SrcRB &amp;&amp; &quot;Both RegBank were nullptr&quot;) ? void (0) : __assert_fail (&quot;DstRB &amp;&amp; SrcRB &amp;&amp; \&quot;Both RegBank were nullptr\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp&quot;, 574, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#131DstRB" title='DstRB' data-ref="131DstRB">DstRB</a> &amp;&amp; <a class="local col2 ref" href="#132SrcRB" title='SrcRB' data-ref="132SrcRB">SrcRB</a> &amp;&amp; <q>"Both RegBank were nullptr"</q>);</td></tr>
<tr><th id="575">575</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="133Size" title='Size' data-type='unsigned int' data-ref="133Size">Size</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg">DstReg</a>, <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>, <a class="local col6 ref" href="#126TRI" title='TRI' data-ref="126TRI">TRI</a>);</td></tr>
<tr><th id="576">576</th><td>      <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="577">577</th><td>          <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <a class="virtual member" href="#_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AArch64RegisterBankInfo::copyCost' data-ref="_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</a>(*<a class="local col1 ref" href="#131DstRB" title='DstRB' data-ref="131DstRB">DstRB</a>, *<a class="local col2 ref" href="#132SrcRB" title='SrcRB' data-ref="132SrcRB">SrcRB</a>, <a class="local col3 ref" href="#133Size" title='Size' data-ref="133Size">Size</a>),</td></tr>
<tr><th id="578">578</th><td>          <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo14getCopyMappingEjjj" title='llvm::AArch64GenRegisterBankInfo::getCopyMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo14getCopyMappingEjjj">getCopyMapping</a>(<a class="local col1 ref" href="#131DstRB" title='DstRB' data-ref="131DstRB">DstRB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col2 ref" href="#132SrcRB" title='SrcRB' data-ref="132SrcRB">SrcRB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col3 ref" href="#133Size" title='Size' data-ref="133Size">Size</a>),</td></tr>
<tr><th id="579">579</th><td>          <i>// We only care about the mapping of the destination.</i></td></tr>
<tr><th id="580">580</th><td>          <i>/*NumOperands*/</i> <var>1</var>);</td></tr>
<tr><th id="581">581</th><td>    }</td></tr>
<tr><th id="582">582</th><td>    <i>// Both registers are generic, use G_BITCAST.</i></td></tr>
<tr><th id="583">583</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="584">584</th><td>  }</td></tr>
<tr><th id="585">585</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>: {</td></tr>
<tr><th id="586">586</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="134DstTy" title='DstTy' data-type='llvm::LLT' data-ref="134DstTy">DstTy</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="587">587</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="135SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="135SrcTy">SrcTy</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="588">588</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="136Size" title='Size' data-type='unsigned int' data-ref="136Size">Size</dfn> = <a class="local col4 ref" href="#134DstTy" title='DstTy' data-ref="134DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="589">589</th><td>    <em>bool</em> <dfn class="local col7 decl" id="137DstIsGPR" title='DstIsGPR' data-type='bool' data-ref="137DstIsGPR">DstIsGPR</dfn> = !<a class="local col4 ref" href="#134DstTy" title='DstTy' data-ref="134DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col4 ref" href="#134DstTy" title='DstTy' data-ref="134DstTy">DstTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>64</var>;</td></tr>
<tr><th id="590">590</th><td>    <em>bool</em> <dfn class="local col8 decl" id="138SrcIsGPR" title='SrcIsGPR' data-type='bool' data-ref="138SrcIsGPR">SrcIsGPR</dfn> = !<a class="local col5 ref" href="#135SrcTy" title='SrcTy' data-ref="135SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col5 ref" href="#135SrcTy" title='SrcTy' data-ref="135SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>64</var>;</td></tr>
<tr><th id="591">591</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="139DstRB" title='DstRB' data-type='const llvm::RegisterBank &amp;' data-ref="139DstRB">DstRB</dfn> =</td></tr>
<tr><th id="592">592</th><td>        DstIsGPR ? AArch64::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBank</span> : AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span>;</td></tr>
<tr><th id="593">593</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="140SrcRB" title='SrcRB' data-type='const llvm::RegisterBank &amp;' data-ref="140SrcRB">SrcRB</dfn> =</td></tr>
<tr><th id="594">594</th><td>        SrcIsGPR ? AArch64::<span class='error' title="no member named &apos;GPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">GPRRegBank</span> : AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span>;</td></tr>
<tr><th id="595">595</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="596">596</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <a class="virtual member" href="#_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AArch64RegisterBankInfo::copyCost' data-ref="_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</a>(<a class="local col9 ref" href="#139DstRB" title='DstRB' data-ref="139DstRB">DstRB</a>, <a class="local col0 ref" href="#140SrcRB" title='SrcRB' data-ref="140SrcRB">SrcRB</a>, <a class="local col6 ref" href="#136Size" title='Size' data-ref="136Size">Size</a>),</td></tr>
<tr><th id="597">597</th><td>        <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo14getCopyMappingEjjj" title='llvm::AArch64GenRegisterBankInfo::getCopyMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo14getCopyMappingEjjj">getCopyMapping</a>(<a class="local col9 ref" href="#139DstRB" title='DstRB' data-ref="139DstRB">DstRB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col0 ref" href="#140SrcRB" title='SrcRB' data-ref="140SrcRB">SrcRB</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col6 ref" href="#136Size" title='Size' data-ref="136Size">Size</a>),</td></tr>
<tr><th id="598">598</th><td>        <i>// We only care about the mapping of the destination for COPY.</i></td></tr>
<tr><th id="599">599</th><td>        <i>/*NumOperands*/</i> <a class="local col1 ref" href="#121Opc" title='Opc' data-ref="121Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a> ? <var>2</var> : <var>1</var>);</td></tr>
<tr><th id="600">600</th><td>  }</td></tr>
<tr><th id="601">601</th><td>  <b>default</b>:</td></tr>
<tr><th id="602">602</th><td>    <b>break</b>;</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141NumOperands" title='NumOperands' data-type='unsigned int' data-ref="141NumOperands">NumOperands</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i>// Track the size and bank of each register.  We don't do partial mappings.</i></td></tr>
<tr><th id="608">608</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <dfn class="local col2 decl" id="142OpSize" title='OpSize' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="142OpSize">OpSize</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#141NumOperands" title='NumOperands' data-ref="141NumOperands">NumOperands</a>);</td></tr>
<tr><th id="609">609</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>, <var>4</var>&gt; <dfn class="local col3 decl" id="143OpRegBankIdx" title='OpRegBankIdx' data-type='SmallVector&lt;llvm::AArch64GenRegisterBankInfo::PartialMappingIdx, 4&gt;' data-ref="143OpRegBankIdx">OpRegBankIdx</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#141NumOperands" title='NumOperands' data-ref="141NumOperands">NumOperands</a>);</td></tr>
<tr><th id="610">610</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="144Idx" title='Idx' data-type='unsigned int' data-ref="144Idx">Idx</dfn> = <var>0</var>; <a class="local col4 ref" href="#144Idx" title='Idx' data-ref="144Idx">Idx</a> &lt; <a class="local col1 ref" href="#141NumOperands" title='NumOperands' data-ref="141NumOperands">NumOperands</a>; ++<a class="local col4 ref" href="#144Idx" title='Idx' data-ref="144Idx">Idx</a>) {</td></tr>
<tr><th id="611">611</th><td>    <em>auto</em> &amp;<dfn class="local col5 decl" id="145MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="145MO">MO</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#144Idx" title='Idx' data-ref="144Idx">Idx</a>);</td></tr>
<tr><th id="612">612</th><td>    <b>if</b> (!<a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="613">613</th><td>      <b>continue</b>;</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="146Ty" title='Ty' data-type='llvm::LLT' data-ref="146Ty">Ty</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="616">616</th><td>    <a class="local col2 ref" href="#142OpSize" title='OpSize' data-ref="142OpSize">OpSize</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#144Idx" title='Idx' data-ref="144Idx">Idx</a>]</a> = <a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>    <i>// As a top-level guess, vectors go in FPRs, scalars and pointers in GPRs.</i></td></tr>
<tr><th id="619">619</th><td><i>    // For floating-point instructions, scalars go in FPRs.</i></td></tr>
<tr><th id="620">620</th><td>    <b>if</b> (<a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="tu ref" href="#_ZL35isPreISelGenericFloatingPointOpcodej" title='isPreISelGenericFloatingPointOpcode' data-use='c' data-ref="_ZL35isPreISelGenericFloatingPointOpcodej">isPreISelGenericFloatingPointOpcode</a>(<a class="local col1 ref" href="#121Opc" title='Opc' data-ref="121Opc">Opc</a>) ||</td></tr>
<tr><th id="621">621</th><td>        <a class="local col6 ref" href="#146Ty" title='Ty' data-ref="146Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="622">622</th><td>      <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#144Idx" title='Idx' data-ref="144Idx">Idx</a>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="623">623</th><td>    <b>else</b></td></tr>
<tr><th id="624">624</th><td>      <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#144Idx" title='Idx' data-ref="144Idx">Idx</a>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>;</td></tr>
<tr><th id="625">625</th><td>  }</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147Cost" title='Cost' data-type='unsigned int' data-ref="147Cost">Cost</dfn> = <var>1</var>;</td></tr>
<tr><th id="628">628</th><td>  <i>// Some of the floating-point instructions have mixed GPR and FPR operands:</i></td></tr>
<tr><th id="629">629</th><td><i>  // fine-tune the computed mapping.</i></td></tr>
<tr><th id="630">630</th><td>  <b>switch</b> (<a class="local col1 ref" href="#121Opc" title='Opc' data-ref="121Opc">Opc</a>) {</td></tr>
<tr><th id="631">631</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#476" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="632">632</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#479" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="633">633</th><td>    <b>if</b> (<a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="634">634</th><td>      <b>break</b>;</td></tr>
<tr><th id="635">635</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a> <a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSESt16initializer_listIT_E" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSESt16initializer_listIT_E">=</a> {<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>};</td></tr>
<tr><th id="636">636</th><td>    <b>break</b>;</td></tr>
<tr><th id="637">637</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#470" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="638">638</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#473" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="639">639</th><td>    <b>if</b> (<a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="640">640</th><td>      <b>break</b>;</td></tr>
<tr><th id="641">641</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a> <a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSESt16initializer_listIT_E" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSESt16initializer_listIT_E">=</a> {<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>};</td></tr>
<tr><th id="642">642</th><td>    <b>break</b>;</td></tr>
<tr><th id="643">643</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>:</td></tr>
<tr><th id="644">644</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a> <a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSESt16initializer_listIT_E" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSESt16initializer_listIT_E">=</a> {<a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>,</td></tr>
<tr><th id="645">645</th><td>                    <i>/* Predicate */</i> <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_None" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_None' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_None">PMI_None</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>, <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>};</td></tr>
<tr><th id="646">646</th><td>    <b>break</b>;</td></tr>
<tr><th id="647">647</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>:</td></tr>
<tr><th id="648">648</th><td>    <i>// This is going to be a cross register bank copy and this is expensive.</i></td></tr>
<tr><th id="649">649</th><td>    <b>if</b> (<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> != <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="650">650</th><td>      <a class="local col7 ref" href="#147Cost" title='Cost' data-ref="147Cost">Cost</a> = <a class="virtual member" href="#_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AArch64RegisterBankInfo::copyCost' data-ref="_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</a>(</td></tr>
<tr><th id="651">651</th><td>          *<a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</a>::<a class="member" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartMappings" title='llvm::AArch64GenRegisterBankInfo::PartMappings' data-ref="llvm::AArch64GenRegisterBankInfo::PartMappings">PartMappings</a>[<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>,</td></tr>
<tr><th id="652">652</th><td>          *<a class="type" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</a>::<a class="member" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartMappings" title='llvm::AArch64GenRegisterBankInfo::PartMappings' data-ref="llvm::AArch64GenRegisterBankInfo::PartMappings">PartMappings</a>[<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>,</td></tr>
<tr><th id="653">653</th><td>          <a class="local col2 ref" href="#142OpSize" title='OpSize' data-ref="142OpSize">OpSize</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="654">654</th><td>    <b>break</b>;</td></tr>
<tr><th id="655">655</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="656">656</th><td>    <i>// Loading in vector unit is slightly more expensive.</i></td></tr>
<tr><th id="657">657</th><td><i>    // This is actually only true for the LD1R and co instructions,</i></td></tr>
<tr><th id="658">658</th><td><i>    // but anyway for the fast mode this number does not matter and</i></td></tr>
<tr><th id="659">659</th><td><i>    // for the greedy mode the cost of the cross bank copy will</i></td></tr>
<tr><th id="660">660</th><td><i>    // offset this number.</i></td></tr>
<tr><th id="661">661</th><td><i>    // FIXME: Should be derived from the scheduling model.</i></td></tr>
<tr><th id="662">662</th><td>    <b>if</b> (<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> != <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>)</td></tr>
<tr><th id="663">663</th><td>      <a class="local col7 ref" href="#147Cost" title='Cost' data-ref="147Cost">Cost</a> = <var>2</var>;</td></tr>
<tr><th id="664">664</th><td>    <b>else</b></td></tr>
<tr><th id="665">665</th><td>      <i>// Check if that load feeds fp instructions.</i></td></tr>
<tr><th id="666">666</th><td><i>      // In that case, we want the default mapping to be on FPR</i></td></tr>
<tr><th id="667">667</th><td><i>      // instead of blind map every scalar to GPR.</i></td></tr>
<tr><th id="668">668</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="148UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="148UseMI">UseMI</dfn> :</td></tr>
<tr><th id="669">669</th><td>           <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="670">670</th><td>        <i>// If we have at least one direct use in a FP instruction,</i></td></tr>
<tr><th id="671">671</th><td><i>        // assume this was a floating point load in the IR.</i></td></tr>
<tr><th id="672">672</th><td><i>        // If it was not, we would have had a bitcast before</i></td></tr>
<tr><th id="673">673</th><td><i>        // reaching that instruction.</i></td></tr>
<tr><th id="674">674</th><td>        <b>if</b> (<a class="member" href="#_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::onlyUsesFP' data-ref="_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">onlyUsesFP</a>(<a class="local col8 ref" href="#148UseMI" title='UseMI' data-ref="148UseMI">UseMI</a>, <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>, <a class="local col6 ref" href="#126TRI" title='TRI' data-ref="126TRI">TRI</a>)) {</td></tr>
<tr><th id="675">675</th><td>          <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="676">676</th><td>          <b>break</b>;</td></tr>
<tr><th id="677">677</th><td>        }</td></tr>
<tr><th id="678">678</th><td>      }</td></tr>
<tr><th id="679">679</th><td>    <b>break</b>;</td></tr>
<tr><th id="680">680</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>:</td></tr>
<tr><th id="681">681</th><td>    <i>// Check if that store is fed by fp instructions.</i></td></tr>
<tr><th id="682">682</th><td>    <b>if</b> (<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> == <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>) {</td></tr>
<tr><th id="683">683</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="149VReg" title='VReg' data-type='unsigned int' data-ref="149VReg">VReg</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="684">684</th><td>      <b>if</b> (!<a class="local col9 ref" href="#149VReg" title='VReg' data-ref="149VReg">VReg</a>)</td></tr>
<tr><th id="685">685</th><td>        <b>break</b>;</td></tr>
<tr><th id="686">686</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="150DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="150DefMI">DefMI</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#149VReg" title='VReg' data-ref="149VReg">VReg</a>);</td></tr>
<tr><th id="687">687</th><td>      <b>if</b> (<a class="member" href="#_ZNK4llvm23AArch64RegisterBankInfo13onlyDefinesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::onlyDefinesFP' data-ref="_ZNK4llvm23AArch64RegisterBankInfo13onlyDefinesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">onlyDefinesFP</a>(*<a class="local col0 ref" href="#150DefMI" title='DefMI' data-ref="150DefMI">DefMI</a>, <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>, <a class="local col6 ref" href="#126TRI" title='TRI' data-ref="126TRI">TRI</a>))</td></tr>
<tr><th id="688">688</th><td>        <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="689">689</th><td>      <b>break</b>;</td></tr>
<tr><th id="690">690</th><td>    }</td></tr>
<tr><th id="691">691</th><td>    <b>break</b>;</td></tr>
<tr><th id="692">692</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="693">693</th><td>    <i>// If the destination is FPR, preserve that.</i></td></tr>
<tr><th id="694">694</th><td>    <b>if</b> (<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> != <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>)</td></tr>
<tr><th id="695">695</th><td>      <b>break</b>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>    <i>// If we're taking in vectors, we have no choice but to put everything on</i></td></tr>
<tr><th id="698">698</th><td><i>    // FPRs.</i></td></tr>
<tr><th id="699">699</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="151SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="151SrcTy">SrcTy</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="700">700</th><td>    <b>if</b> (<a class="local col1 ref" href="#151SrcTy" title='SrcTy' data-ref="151SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="701">701</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="152Idx" title='Idx' data-type='unsigned int' data-ref="152Idx">Idx</dfn> = <var>0</var>; <a class="local col2 ref" href="#152Idx" title='Idx' data-ref="152Idx">Idx</a> &lt; <var>4</var>; ++<a class="local col2 ref" href="#152Idx" title='Idx' data-ref="152Idx">Idx</a>)</td></tr>
<tr><th id="702">702</th><td>        <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#152Idx" title='Idx' data-ref="152Idx">Idx</a>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="703">703</th><td>      <b>break</b>;</td></tr>
<tr><th id="704">704</th><td>    }</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>    <i>// Try to minimize the number of copies. If we have more floating point</i></td></tr>
<tr><th id="707">707</th><td><i>    // constrained values than not, then we'll put everything on FPR. Otherwise,</i></td></tr>
<tr><th id="708">708</th><td><i>    // everything has to be on GPR.</i></td></tr>
<tr><th id="709">709</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="153NumFP" title='NumFP' data-type='unsigned int' data-ref="153NumFP">NumFP</dfn> = <var>0</var>;</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>    <i>// Check if the uses of the result always produce floating point values.</i></td></tr>
<tr><th id="712">712</th><td><i>    //</i></td></tr>
<tr><th id="713">713</th><td><i>    // For example:</i></td></tr>
<tr><th id="714">714</th><td><i>    //</i></td></tr>
<tr><th id="715">715</th><td><i>    // %z = G_SELECT %cond %x %y</i></td></tr>
<tr><th id="716">716</th><td><i>    // fpr = G_FOO %z ...</i></td></tr>
<tr><th id="717">717</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(</td></tr>
<tr><th id="718">718</th><td>            <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="719">719</th><td>            [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="154MI">MI</dfn>) { <b>return</b> <a class="member" href="#_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::onlyUsesFP' data-ref="_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">onlyUsesFP</a>(<a class="local col4 ref" href="#154MI" title='MI' data-ref="154MI">MI</a>, <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>, <a class="local col6 ref" href="#126TRI" title='TRI' data-ref="126TRI">TRI</a>); }))</td></tr>
<tr><th id="720">720</th><td>      ++<a class="local col3 ref" href="#153NumFP" title='NumFP' data-ref="153NumFP">NumFP</a>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>    <i>// Check if the defs of the source values always produce floating point</i></td></tr>
<tr><th id="723">723</th><td><i>    // values.</i></td></tr>
<tr><th id="724">724</th><td><i>    //</i></td></tr>
<tr><th id="725">725</th><td><i>    // For example:</i></td></tr>
<tr><th id="726">726</th><td><i>    //</i></td></tr>
<tr><th id="727">727</th><td><i>    // %x = G_SOMETHING_ALWAYS_FLOAT %a ...</i></td></tr>
<tr><th id="728">728</th><td><i>    // %z = G_SELECT %cond %x %y</i></td></tr>
<tr><th id="729">729</th><td><i>    //</i></td></tr>
<tr><th id="730">730</th><td><i>    // Also check whether or not the sources have already been decided to be</i></td></tr>
<tr><th id="731">731</th><td><i>    // FPR. Keep track of this.</i></td></tr>
<tr><th id="732">732</th><td><i>    //</i></td></tr>
<tr><th id="733">733</th><td><i>    // This doesn't check the condition, since it's just whatever is in NZCV.</i></td></tr>
<tr><th id="734">734</th><td><i>    // This isn't passed explicitly in a register to fcsel/csel.</i></td></tr>
<tr><th id="735">735</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="155Idx" title='Idx' data-type='unsigned int' data-ref="155Idx">Idx</dfn> = <var>2</var>; <a class="local col5 ref" href="#155Idx" title='Idx' data-ref="155Idx">Idx</a> &lt; <var>4</var>; ++<a class="local col5 ref" href="#155Idx" title='Idx' data-ref="155Idx">Idx</a>) {</td></tr>
<tr><th id="736">736</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="156VReg" title='VReg' data-type='unsigned int' data-ref="156VReg">VReg</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#155Idx" title='Idx' data-ref="155Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="737">737</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="157DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="157DefMI">DefMI</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#156VReg" title='VReg' data-ref="156VReg">VReg</a>);</td></tr>
<tr><th id="738">738</th><td>      <b>if</b> (getRegBank(VReg, MRI, TRI) == &amp;AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span> ||</td></tr>
<tr><th id="739">739</th><td>          onlyDefinesFP(*DefMI, MRI, TRI))</td></tr>
<tr><th id="740">740</th><td>        ++<a class="local col3 ref" href="#153NumFP" title='NumFP' data-ref="153NumFP">NumFP</a>;</td></tr>
<tr><th id="741">741</th><td>    }</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>    <i>// If we have more FP constraints than not, then move everything over to</i></td></tr>
<tr><th id="744">744</th><td><i>    // FPR.</i></td></tr>
<tr><th id="745">745</th><td>    <b>if</b> (<a class="local col3 ref" href="#153NumFP" title='NumFP' data-ref="153NumFP">NumFP</a> &gt;= <var>2</var>)</td></tr>
<tr><th id="746">746</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="158Idx" title='Idx' data-type='unsigned int' data-ref="158Idx">Idx</dfn> = <var>0</var>; <a class="local col8 ref" href="#158Idx" title='Idx' data-ref="158Idx">Idx</a> &lt; <var>4</var>; ++<a class="local col8 ref" href="#158Idx" title='Idx' data-ref="158Idx">Idx</a>)</td></tr>
<tr><th id="747">747</th><td>        <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#158Idx" title='Idx' data-ref="158Idx">Idx</a>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>    <b>break</b>;</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>: {</td></tr>
<tr><th id="752">752</th><td>    <i>// If the first operand belongs to a FPR register bank, then make sure that</i></td></tr>
<tr><th id="753">753</th><td><i>    // we preserve that.</i></td></tr>
<tr><th id="754">754</th><td>    <b>if</b> (<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> != <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>)</td></tr>
<tr><th id="755">755</th><td>      <b>break</b>;</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="159SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="159SrcTy">SrcTy</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="758">758</th><td>    <i>// UNMERGE into scalars from a vector should always use FPR.</i></td></tr>
<tr><th id="759">759</th><td><i>    // Likewise if any of the uses are FP instructions.</i></td></tr>
<tr><th id="760">760</th><td>    <b>if</b> (<a class="local col9 ref" href="#159SrcTy" title='SrcTy' data-ref="159SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() ||</td></tr>
<tr><th id="761">761</th><td>        <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="762">762</th><td>               [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="160MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="160MI">MI</dfn>) { <b>return</b> <a class="member" href="#_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::onlyUsesFP' data-ref="_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">onlyUsesFP</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI">MI</a>, <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>, <a class="local col6 ref" href="#126TRI" title='TRI' data-ref="126TRI">TRI</a>); })) {</td></tr>
<tr><th id="763">763</th><td>      <i>// Set the register bank of every operand to FPR.</i></td></tr>
<tr><th id="764">764</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="161Idx" title='Idx' data-type='unsigned int' data-ref="161Idx">Idx</dfn> = <var>0</var>, <dfn class="local col2 decl" id="162NumOperands" title='NumOperands' data-type='unsigned int' data-ref="162NumOperands">NumOperands</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="765">765</th><td>           <a class="local col1 ref" href="#161Idx" title='Idx' data-ref="161Idx">Idx</a> &lt; <a class="local col2 ref" href="#162NumOperands" title='NumOperands' data-ref="162NumOperands">NumOperands</a>; ++<a class="local col1 ref" href="#161Idx" title='Idx' data-ref="161Idx">Idx</a>)</td></tr>
<tr><th id="766">766</th><td>        <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#161Idx" title='Idx' data-ref="161Idx">Idx</a>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="767">767</th><td>    }</td></tr>
<tr><th id="768">768</th><td>    <b>break</b>;</td></tr>
<tr><th id="769">769</th><td>  }</td></tr>
<tr><th id="770">770</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="771">771</th><td>    <i>// Destination and source need to be FPRs.</i></td></tr>
<tr><th id="772">772</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="773">773</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>    <i>// Index needs to be a GPR.</i></td></tr>
<tr><th id="776">776</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>;</td></tr>
<tr><th id="777">777</th><td>    <b>break</b>;</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="779">779</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="780">780</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>    <i>// The element may be either a GPR or FPR. Preserve that behaviour.</i></td></tr>
<tr><th id="783">783</th><td>    <b>if</b> (getRegBank(MI.getOperand(<var>2</var>).getReg(), MRI, TRI) == &amp;AArch64::<span class='error' title="no member named &apos;FPRRegBank&apos; in namespace &apos;llvm::AArch64&apos;">FPRRegBank</span>)</td></tr>
<tr><th id="784">784</th><td>      <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="785">785</th><td>    <b>else</b></td></tr>
<tr><th id="786">786</th><td>      <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>;</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>    <i>// Index needs to be a GPR.</i></td></tr>
<tr><th id="789">789</th><td>    <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>;</td></tr>
<tr><th id="790">790</th><td>    <b>break</b>;</td></tr>
<tr><th id="791">791</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>:</td></tr>
<tr><th id="792">792</th><td>    <i>// If the first source operand belongs to a FPR register bank, then make</i></td></tr>
<tr><th id="793">793</th><td><i>    // sure that we preserve that.</i></td></tr>
<tr><th id="794">794</th><td>    <b>if</b> (<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> != <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</a>)</td></tr>
<tr><th id="795">795</th><td>      <b>break</b>;</td></tr>
<tr><th id="796">796</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="163VReg" title='VReg' data-type='unsigned int' data-ref="163VReg">VReg</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="797">797</th><td>    <b>if</b> (!<a class="local col3 ref" href="#163VReg" title='VReg' data-ref="163VReg">VReg</a>)</td></tr>
<tr><th id="798">798</th><td>      <b>break</b>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>    <i>// Get the instruction that defined the source operand reg, and check if</i></td></tr>
<tr><th id="801">801</th><td><i>    // it's a floating point operation. Or, if it's a type like s16 which</i></td></tr>
<tr><th id="802">802</th><td><i>    // doesn't have a exact size gpr register class.</i></td></tr>
<tr><th id="803">803</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="164DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="164DefMI">DefMI</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#163VReg" title='VReg' data-ref="163VReg">VReg</a>);</td></tr>
<tr><th id="804">804</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="165DefOpc" title='DefOpc' data-type='unsigned int' data-ref="165DefOpc">DefOpc</dfn> = <a class="local col4 ref" href="#164DefMI" title='DefMI' data-ref="164DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="805">805</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="166SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="166SrcTy">SrcTy</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#163VReg" title='VReg' data-ref="163VReg">VReg</a>);</td></tr>
<tr><th id="806">806</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL35isPreISelGenericFloatingPointOpcodej" title='isPreISelGenericFloatingPointOpcode' data-use='c' data-ref="_ZL35isPreISelGenericFloatingPointOpcodej">isPreISelGenericFloatingPointOpcode</a>(<a class="local col5 ref" href="#165DefOpc" title='DefOpc' data-ref="165DefOpc">DefOpc</a>) ||</td></tr>
<tr><th id="807">807</th><td>        <a class="local col6 ref" href="#166SrcTy" title='SrcTy' data-ref="166SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <var>32</var>) {</td></tr>
<tr><th id="808">808</th><td>      <i>// Have a floating point op.</i></td></tr>
<tr><th id="809">809</th><td><i>      // Make sure every operand gets mapped to a FPR register class.</i></td></tr>
<tr><th id="810">810</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="167NumOperands" title='NumOperands' data-type='unsigned int' data-ref="167NumOperands">NumOperands</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="811">811</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="168Idx" title='Idx' data-type='unsigned int' data-ref="168Idx">Idx</dfn> = <var>0</var>; <a class="local col8 ref" href="#168Idx" title='Idx' data-ref="168Idx">Idx</a> &lt; <a class="local col7 ref" href="#167NumOperands" title='NumOperands' data-ref="167NumOperands">NumOperands</a>; ++<a class="local col8 ref" href="#168Idx" title='Idx' data-ref="168Idx">Idx</a>)</td></tr>
<tr><th id="812">812</th><td>        <a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#168Idx" title='Idx' data-ref="168Idx">Idx</a>]</a> = <a class="enum" href="AArch64RegisterBankInfo.h.html#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>;</td></tr>
<tr><th id="813">813</th><td>    }</td></tr>
<tr><th id="814">814</th><td>    <b>break</b>;</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <i>// Finally construct the computed mapping.</i></td></tr>
<tr><th id="818">818</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *, <var>8</var>&gt; <dfn class="local col9 decl" id="169OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="169OpdsMapping">OpdsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#141NumOperands" title='NumOperands' data-ref="141NumOperands">NumOperands</a>);</td></tr>
<tr><th id="819">819</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="170Idx" title='Idx' data-type='unsigned int' data-ref="170Idx">Idx</dfn> = <var>0</var>; <a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a> &lt; <a class="local col1 ref" href="#141NumOperands" title='NumOperands' data-ref="141NumOperands">NumOperands</a>; ++<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>) {</td></tr>
<tr><th id="820">820</th><td>    <b>if</b> (<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="821">821</th><td>      <em>auto</em> <dfn class="local col1 decl" id="171Mapping" title='Mapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="171Mapping">Mapping</dfn> = <a class="member" href="AArch64GenRegisterBankInfo.def.html#_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</a>(<a class="local col3 ref" href="#143OpRegBankIdx" title='OpRegBankIdx' data-ref="143OpRegBankIdx">OpRegBankIdx</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>]</a>, <a class="local col2 ref" href="#142OpSize" title='OpSize' data-ref="142OpSize">OpSize</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>]</a>);</td></tr>
<tr><th id="822">822</th><td>      <b>if</b> (!<a class="local col1 ref" href="#171Mapping" title='Mapping' data-ref="171Mapping">Mapping</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv" title='llvm::RegisterBankInfo::ValueMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="823">823</th><td>        <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>      <a class="local col9 ref" href="#169OpdsMapping" title='OpdsMapping' data-ref="169OpdsMapping">OpdsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#170Idx" title='Idx' data-ref="170Idx">Idx</a>]</a> = <a class="local col1 ref" href="#171Mapping" title='Mapping' data-ref="171Mapping">Mapping</a>;</td></tr>
<tr><th id="826">826</th><td>    }</td></tr>
<tr><th id="827">827</th><td>  }</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID">DefaultMappingID</a>, <a class="local col7 ref" href="#147Cost" title='Cost' data-ref="147Cost">Cost</a>,</td></tr>
<tr><th id="830">830</th><td>                               <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col9 ref" href="#169OpdsMapping" title='OpdsMapping' data-ref="169OpdsMapping">OpdsMapping</a>), <a class="local col1 ref" href="#141NumOperands" title='NumOperands' data-ref="141NumOperands">NumOperands</a>);</td></tr>
<tr><th id="831">831</th><td>}</td></tr>
<tr><th id="832">832</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
