Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mmu_we' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_rd' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_x_cpu.sv:115]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i_mem_rd' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_x_cpu.sv:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_mem_rd' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_x_cpu.sv:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_rd' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/rapid_x_cpu.sv:214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrb' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:90]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'i_digit' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/anode_mux.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'framebuffer_address' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'framebuffer_data' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/rapid_soc.sv:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/display_engine.sv:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'addrb' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/display_engine.sv:56]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'xCoord' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/display_engine.sv:62]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'yCoord' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/display_engine.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/vga_driver.sv:33]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'i_digit' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'i_digit' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'i_digit' [C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/lcd_display.sv:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.rapid_pkg
Compiling package xil_defaultlib.$unit_bounded_counter_sv_3575350...
Compiling module xil_defaultlib.clock_divider(TARGET_VALUE=2)
Compiling module xil_defaultlib.cpu_ifetch_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.decoder_module
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.cpu_memory_unit
Compiling module xil_defaultlib.rapid_x_cpu
Compiling module xil_defaultlib.memory_managment_unit
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.blk_cpu_mem
Compiling module xil_defaultlib.lcd_dsp
Compiling module xil_defaultlib.segment_driver
Compiling module xil_defaultlib.bounded_counter(WIDTH=2,MaxValue...
Compiling module xil_defaultlib.clock_divider(TARGET_VALUE=65104...
Compiling module xil_defaultlib.anode_mux
Compiling module xil_defaultlib.lcd_display
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.blk_vram_gen_0
Compiling module xil_defaultlib.clock_divider(TARGET_VALUE=1)
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.display_engine
Compiling module xil_defaultlib.rapid_soc
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
