<stg><name>Linear_layer_qkv</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="19" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %j2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="64">
<![CDATA[
entry:3 %v27_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="v27_V_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="64">
<![CDATA[
entry:18 %acc_outp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="64">
<![CDATA[
entry:19 %acc_outp_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="64">
<![CDATA[
entry:20 %acc_outp_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="64">
<![CDATA[
entry:21 %acc_outp_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="64">
<![CDATA[
entry:22 %acc_outp_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="64">
<![CDATA[
entry:23 %acc_outp_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="22" op_0_bw="64">
<![CDATA[
entry:24 %acc_outp_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="64">
<![CDATA[
entry:25 %acc_outp_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="22" op_0_bw="64">
<![CDATA[
entry:26 %acc_outp_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_8"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="64">
<![CDATA[
entry:27 %acc_outp_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="64">
<![CDATA[
entry:28 %acc_outp_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="64">
<![CDATA[
entry:29 %acc_outp_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp_V_11"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22">
<![CDATA[
entry:30 %call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i12 %v325, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:31 %store_ln57 = store i14 0, i14 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:32 %store_ln57 = store i4 0, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:33 %store_ln57 = store i10 0, i10 %j2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v341, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v325, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_11, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_10, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_9, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_8, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_7, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_6, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_5, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_4, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_3, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_2, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_1, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_0, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22">
<![CDATA[
entry:30 %call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i12 %v325, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
entry:34 %br_ln57 = br void %l_k

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
l_k:0 %indvar_flatten6_load = load i14 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_k:1 %icmp_ln57 = icmp_eq  i14 %indvar_flatten6_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_k:2 %add_ln57_1 = add i14 %indvar_flatten6_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_k:3 %br_ln57 = br i1 %icmp_ln57, void %for.inc55, void %for.inc77.preheader

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc55:0 %j2_load = load i10 %j2

]]></Node>
<StgValue><ssdm name="j2_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:5 %icmp_ln58 = icmp_eq  i10 %j2_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc55:6 %select_ln57 = select i1 %icmp_ln58, i10 0, i10 %j2_load

]]></Node>
<StgValue><ssdm name="select_ln57"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="14" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="0">
<![CDATA[
for.inc77.preheader:0 %call_ln0 = call void @Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, i32 %v341, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11, i8 %v13_0, i8 %v13_1, i8 %v13_2, i8 %v13_3, i8 %v13_4, i8 %v13_5, i8 %v13_6, i8 %v13_7, i8 %v13_8, i8 %v13_9, i8 %v13_10, i8 %v13_11

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="13" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="12" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="11" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="10" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="9" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="8" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="7" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="6" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="5" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="75" st_id="13" stage="4" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="10">
<![CDATA[
for.inc55:37 %select_ln57_cast = zext i10 %select_ln57

]]></Node>
<StgValue><ssdm name="select_ln57_cast"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc55:38 %mul = mul i21 %select_ln57_cast, i21 1366

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="3" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc55:38 %mul = mul i21 %select_ln57_cast, i21 1366

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="80" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
for.inc55:8 %zext_ln58 = zext i10 %select_ln57

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:10 %acc_outp_V_addr = getelementptr i22 %acc_outp_V, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:11 %acc_outp_V_1_addr = getelementptr i22 %acc_outp_V_1, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:12 %acc_outp_V_2_addr = getelementptr i22 %acc_outp_V_2, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_2_addr"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:13 %acc_outp_V_3_addr = getelementptr i22 %acc_outp_V_3, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_3_addr"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:14 %acc_outp_V_4_addr = getelementptr i22 %acc_outp_V_4, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_4_addr"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:15 %acc_outp_V_5_addr = getelementptr i22 %acc_outp_V_5, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_5_addr"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:16 %acc_outp_V_6_addr = getelementptr i22 %acc_outp_V_6, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_6_addr"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:17 %acc_outp_V_7_addr = getelementptr i22 %acc_outp_V_7, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_7_addr"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:18 %acc_outp_V_8_addr = getelementptr i22 %acc_outp_V_8, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_8_addr"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:19 %acc_outp_V_9_addr = getelementptr i22 %acc_outp_V_9, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_9_addr"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:20 %acc_outp_V_10_addr = getelementptr i22 %acc_outp_V_10, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_10_addr"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:21 %acc_outp_V_11_addr = getelementptr i22 %acc_outp_V_11, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="acc_outp_V_11_addr"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:22 %acc_outp_V_load = load i10 %acc_outp_V_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_load"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:23 %acc_outp_V_1_load = load i10 %acc_outp_V_1_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_1_load"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:24 %acc_outp_V_2_load = load i10 %acc_outp_V_2_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_2_load"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:25 %acc_outp_V_3_load = load i10 %acc_outp_V_3_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_3_load"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:26 %acc_outp_V_4_load = load i10 %acc_outp_V_4_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_4_load"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:27 %acc_outp_V_5_load = load i10 %acc_outp_V_5_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_5_load"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:28 %acc_outp_V_6_load = load i10 %acc_outp_V_6_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_6_load"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:29 %acc_outp_V_7_load = load i10 %acc_outp_V_7_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_7_load"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:30 %acc_outp_V_8_load = load i10 %acc_outp_V_8_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_8_load"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:31 %acc_outp_V_9_load = load i10 %acc_outp_V_9_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_9_load"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:32 %acc_outp_V_10_load = load i10 %acc_outp_V_10_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_10_load"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:33 %acc_outp_V_11_load = load i10 %acc_outp_V_11_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_11_load"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="2" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc55:38 %mul = mul i21 %select_ln57_cast, i21 1366

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc55:1 %i2_load = load i4 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:2 %add_ln57 = add i4 %i2_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc55:7 %select_ln57_1 = select i1 %icmp_ln58, i4 %add_ln57, i4 %i2_load

]]></Node>
<StgValue><ssdm name="select_ln57_1"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:22 %acc_outp_V_load = load i10 %acc_outp_V_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_load"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:23 %acc_outp_V_1_load = load i10 %acc_outp_V_1_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_1_load"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:24 %acc_outp_V_2_load = load i10 %acc_outp_V_2_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_2_load"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:25 %acc_outp_V_3_load = load i10 %acc_outp_V_3_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_3_load"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:26 %acc_outp_V_4_load = load i10 %acc_outp_V_4_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_4_load"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:27 %acc_outp_V_5_load = load i10 %acc_outp_V_5_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_5_load"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:28 %acc_outp_V_6_load = load i10 %acc_outp_V_6_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_6_load"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:29 %acc_outp_V_7_load = load i10 %acc_outp_V_7_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_7_load"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:30 %acc_outp_V_8_load = load i10 %acc_outp_V_8_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_8_load"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:31 %acc_outp_V_9_load = load i10 %acc_outp_V_9_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_9_load"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:32 %acc_outp_V_10_load = load i10 %acc_outp_V_10_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_10_load"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="22" op_0_bw="10">
<![CDATA[
for.inc55:33 %acc_outp_V_11_load = load i10 %acc_outp_V_11_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_11_load"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="4">
<![CDATA[
for.inc55:34 %tmp = mux i22 @_ssdm_op_Mux.ap_auto.12i22.i4, i22 %acc_outp_V_load, i22 %acc_outp_V_1_load, i22 %acc_outp_V_2_load, i22 %acc_outp_V_3_load, i22 %acc_outp_V_4_load, i22 %acc_outp_V_5_load, i22 %acc_outp_V_6_load, i22 %acc_outp_V_7_load, i22 %acc_outp_V_8_load, i22 %acc_outp_V_9_load, i22 %acc_outp_V_10_load, i22 %acc_outp_V_11_load, i4 %select_ln57_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc55:35 %empty_437 = urem i10 %select_ln57, i10 12

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc55:38 %mul = mul i21 %select_ln57_cast, i21 1366

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:39 %tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul, i32 14, i32 20

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc55:40 %tmp_282_cast = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul, i32 14, i32 19

]]></Node>
<StgValue><ssdm name="tmp_282_cast"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="10">
<![CDATA[
for.inc55:41 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %tmp_282_cast, i10 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
for.inc55:42 %tmp_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="15">
<![CDATA[
for.inc55:43 %zext_ln61 = zext i15 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc55:44 %sub_ln61 = sub i16 %tmp_s, i16 %zext_ln61

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4">
<![CDATA[
for.inc55:36 %empty_438 = trunc i4 %empty_437

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="16" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="4" op_28_bw="4" op_29_bw="22">
<![CDATA[
for.inc55:45 %call_ln65 = call void @Linear_layer_qkv_Pipeline_l_k, i22 %tmp, i16 %sub_ln61, i4 %v324_0, i4 %v324_1, i4 %v324_2, i4 %v324_3, i4 %v324_4, i4 %v324_5, i4 %v324_6, i4 %v324_7, i4 %v324_8, i4 %v324_9, i4 %v324_10, i4 %v324_11, i8 %v9_0, i8 %v9_1, i8 %v9_2, i8 %v9_3, i8 %v9_4, i8 %v9_5, i8 %v9_6, i8 %v9_7, i8 %v9_8, i8 %v9_9, i8 %v9_10, i8 %v9_11, i4 %select_ln57_1, i4 %empty_438, i22 %v27_V_loc

]]></Node>
<StgValue><ssdm name="call_ln65"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="133" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="16" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="4" op_28_bw="4" op_29_bw="22">
<![CDATA[
for.inc55:45 %call_ln65 = call void @Linear_layer_qkv_Pipeline_l_k, i22 %tmp, i16 %sub_ln61, i4 %v324_0, i4 %v324_1, i4 %v324_2, i4 %v324_3, i4 %v324_4, i4 %v324_5, i4 %v324_6, i4 %v324_7, i4 %v324_8, i4 %v324_9, i4 %v324_10, i4 %v324_11, i8 %v9_0, i8 %v9_1, i8 %v9_2, i8 %v9_3, i8 %v9_4, i8 %v9_5, i8 %v9_6, i8 %v9_7, i8 %v9_8, i8 %v9_9, i8 %v9_10, i8 %v9_11, i4 %select_ln57_1, i4 %empty_438, i22 %v27_V_loc

]]></Node>
<StgValue><ssdm name="call_ln65"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i2_l_j2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc55:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:9 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
for.inc55:46 %v27_V_loc_load = load i22 %v27_V_loc

]]></Node>
<StgValue><ssdm name="v27_V_loc_load"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc55:47 %switch_ln65 = switch i4 %select_ln57_1, void %arrayidx435.case.11, i4 0, void %arrayidx435.case.0, i4 1, void %arrayidx435.case.1, i4 2, void %arrayidx435.case.2, i4 3, void %arrayidx435.case.3, i4 4, void %arrayidx435.case.4, i4 5, void %arrayidx435.case.5, i4 6, void %arrayidx435.case.6, i4 7, void %arrayidx435.case.7, i4 8, void %arrayidx435.case.8, i4 9, void %arrayidx435.case.9, i4 10, void %arrayidx435.case.10

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.10:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.10:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.9:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.9:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.8:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.8:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.7:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.7:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.6:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.6:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.5:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.5:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.4:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.4:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.3:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.3:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.2:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.2:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.1:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.1:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.0:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.0:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln57_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln57_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln57_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln57_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="22" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx435.case.11:0 %store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln57_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln57_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln57_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln57_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln57_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.case.11:1 %br_ln65 = br void %arrayidx435.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx435.exit:0 %add_ln58 = add i10 %select_ln57, i10 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx435.exit:1 %store_ln58 = store i14 %add_ln57_1, i14 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx435.exit:2 %store_ln58 = store i4 %select_ln57_1, i4 %i2

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx435.exit:3 %store_ln58 = store i10 %add_ln58, i10 %j2

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx435.exit:4 %br_ln58 = br void %l_k

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="168" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="22" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="0">
<![CDATA[
for.inc77.preheader:0 %call_ln0 = call void @Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, i32 %v341, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11, i8 %v13_0, i8 %v13_1, i8 %v13_2, i8 %v13_3, i8 %v13_4, i8 %v13_5, i8 %v13_6, i8 %v13_7, i8 %v13_8, i8 %v13_9, i8 %v13_10, i8 %v13_11

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0">
<![CDATA[
for.inc77.preheader:1 %ret_ln83 = ret

]]></Node>
<StgValue><ssdm name="ret_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
