INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/perameterized_mux/perameterized_mux.srcs/sources_1/imports/new/MUX_Selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/perameterized_mux/perameterized_mux.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol Sel, assumed default net type wire [C:/Users/Sanaullah/Desktop/Xilinx Project/perameterized_mux/perameterized_mux.srcs/sim_1/new/testbench.v:30]
INFO: [VRFC 10-2458] undeclared symbol Out, assumed default net type wire [C:/Users/Sanaullah/Desktop/Xilinx Project/perameterized_mux/perameterized_mux.srcs/sim_1/new/testbench.v:30]
