# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../1.fir_low_pass.srcs/sources_1/new/dds.v" \
"../../../../1.fir_low_pass.srcs/sources_1/new/fir1.v" \
"../../../../1.fir_low_pass.srcs/sources_1/new/fir_low_pass_top.v" \
"../../../../1.fir_low_pass.srcs/sim_1/new/tb_fir_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
