<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="269" />
   <clocksource preferredWidth="269" />
   <frequency preferredWidth="250" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program,Project,Library/University Program/Communications,Library" />
 <window x="78" y="0" width="1100" height="728" />
 <generation simulation="NONE" path="_PROJECT_NAME_" block_symbol_file="1" />
 <hdlexample language="VERILOG" />
</preferences>
