FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 *	Precise Delay Loops for SuperH
 *
 *	Copyright (C) 1999 Niibe Yutaka & Kaz Kojima
 */

#include <linux/sched.h>
#include <linux/delay.h>

void __delay(unsigned long loops)
{
	__asm__ __volatile__(
		/*
		 * ST40-300 appears to have an issue with this code,
		 * normally taking two cycles each loop, as with all
		 * other SH variants. If however the branch and the
		 * delay slot straddle an 8 byte boundary, this increases
/* bench 9380.2.0 78a693e63bc1 */
/* bench 9380.2.1 adf2715e470d */
/* bench 9380.2.2 e13e33ba7cb3 */
/* bench 9380.2.3 08557d7149f6 */
/* bench 9380.2.4 a1f5901d5949 */
/* bench 9380.2.5 fff92bb8cfd3 */
/* bench 9380.2.6 c56bd6e44500 */
/* bench 9380.2.7 2e4b37a48244 */
/* bench 9380.2.8 7136fd965e1a */
/* bench 9380.2.9 b98515753be4 */
/* bench 9380.2.10 a403d93a879c */
/* bench 9380.2.11 9817d7b94d3a */
/* bench 9380.2.12 bf7f133b1330 */
		 * to 3 cycles.
		 * This align directive ensures this doesn't occur.
		 */
		".balign 8\n\t"

		"tst	%0, %0\n\t"
		"1:\t"
		"bf/s	1b\n\t"
		" dt	%0"
		: "=r" (loops)
		: "0" (loops)
		: "t");
}

inline void __const_udelay(unsigned long xloops)
{
	xloops *= 4;
	__asm__("dmulu.l	%0, %2\n\t"
		"sts	mach, %0"
		: "=r" (xloops)
		: "0" (xloops),
		  "r" (cpu_data[raw_smp_processor_id()].loops_per_jiffy * (HZ/4))
		: "macl", "mach");
	__delay(++xloops);
}

void __udelay(unsigned long usecs)
{
	__const_udelay(usecs * 0x000010c6);  /* 2**32 / 1000000 */
}

void __ndelay(unsigned long nsecs)
{
	__const_udelay(nsecs * 0x00000005);
}

