============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:43:21 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                           launch                                    0 R 
(ms_serial_by4_mul.sd_line_10_15_1)   ext delay                      +100     100 R 
bin_data_in[1][1]                     in port           3  7.0   20    +0     100 R 
TOP/bin_data_in[1][1] 
  genblk1[1].genblk1.sng/bin_in[1] 
    g30/B                                                              +0     100   
    g30/Y                             OR2X1             3  6.9   43   +64     164 R 
  genblk1[1].genblk1.sng/sn_out[0] 
  g491/A                                                               +0     164   
  g491/Y                              AND2X1            4 11.3   75   +58     223 R 
  g486/C                                                               +0     223   
  g486/Y                              NAND3X1           1  1.5   15   +24     247 F 
  drc_bufs499/A                                                        +0     247   
  drc_bufs499/Y                       BUFX2             1  1.5    2   +33     280 F 
  g485/A                                                               +0     280   
  g485/Y                              INVX1             1 12.7   28   +32     312 R 
  genblk2.stoch2bin/data_in[11] 
    par_ctr/a[11] 
      p0/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                                       +0     312   
            g2/YS                     FAX1              1  3.8   25   +86     398 R 
          fa0/s 
          ha0/b 
            g17/B                                                      +0     398   
            g17/YS                    HAX1              1  4.0   19   +60     458 F 
          ha0/s 
        p1/y[0] 
        g168/A                                                         +0     458   
        g168/YC                       HAX1              1  8.8   35   +65     522 F 
        g167/B                                                         +0     522   
        g167/YC                       FAX1              1  7.1   29   +89     611 F 
        g166/C                                                         +0     611   
        g166/YS                       FAX1              1 12.7   67  +103     714 R 
      p0/y[2] 
      g234/A                                                           +0     714   
      g234/YS                         FAX1              2 13.2   40  +112     826 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g503/A                                                           +0     826   
      g503/YC                         FAX1              1  7.1   29   +92     917 F 
      g499/C                                                           +0     917   
      g499/YC                         FAX1              1  7.1   29   +82     999 F 
      g495/C                                                           +0     999   
      g495/YC                         FAX1              1  7.1   29   +82    1080 F 
      g491/C                                                           +0    1080   
      g491/YC                         FAX1              1  7.1   26   +82    1162 F 
      g487/C                                                           +0    1162   
      g487/YC                         FAX1              1 10.9   37   +89    1251 F 
      g2/A                                                             +0    1251   
      g2/YS                           FAX1              1  2.8   21   +84    1335 R 
      g481/A                                                           +0    1335   
      g481/Y                          MUX2X1            1  1.5   16   +23    1357 F 
      g480/A                                                           +0    1357   
      g480/Y                          INVX1             1  2.0    0    +2    1360 R 
      countval_reg[7]/D               DFFSR                            +0    1360   
      countval_reg[7]/CLK             setup                       0   +70    1430 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3520ps 
Start-point  : bin_data_in[1][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[7]/D
