<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: STM32 I/O Ports Support</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<h1>STM32 I/O Ports Support<br/>
<small>
[<a class="el" href="group___s_t_m32.html">STM32 Support</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p>I/O Ports peripherals support.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for STM32 I/O Ports Support:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_t_m32___p_a_l.png" border="0" alt="" usemap="#group______s__t__m32______p__a__l"/>
<map name="group______s__t__m32______p__a__l" id="group______s__t__m32______p__a__l">
<area shape="rect" id="node1" href="group___s_t_m8___p_a_l.html" title="I/O Ports peripherals support." alt="" coords="409,5,543,32"/><area shape="rect" id="node3" href="group___l_p_c214x___p_a_l.html" title="I/O Ports peripherals support." alt="" coords="401,56,551,83"/><area shape="rect" id="node5" href="group___l_p_c11xx___p_a_l.html" title="I/O Ports peripherals support." alt="" coords="401,107,551,133"/><area shape="rect" id="node6" href="group___m_s_p430___p_a_l.html" title="I/O Ports peripherals support." alt="" coords="403,157,549,184"/><area shape="rect" id="node7" href="group___l_p_c13xx___p_a_l.html" title="I/O Ports peripherals support." alt="" coords="401,208,551,235"/><area shape="rect" id="node8" href="group___a_t91_s_a_m7___p_a_l.html" title="I/O Ports peripherals support." alt="" coords="395,259,557,285"/><area shape="rect" id="node4" href="group___s_t_m32.html" title="STM32 specific support." alt="" coords="5,132,101,159"/></map>
</td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>I/O Ports peripherals support. </p>
<p>This module supports the STM3 GPIO controller. The controller supports the following features (see <a class="el" href="group___p_a_l.html">PAL Driver</a>):</p>
<ul>
<li>16 bits wide ports.</li>
<li>Atomic set/reset functions.</li>
<li>Atomic set+reset function (atomic bus operations).</li>
<li>Output latched regardless of the pad setting.</li>
<li>Direct read of input pads regardless of the pad setting.</li>
</ul>
<h2>Supported Setup Modes</h2>
<ul>
<li><code>PAL_MODE_RESET</code>.</li>
<li><code>PAL_MODE_UNCONNECTED</code>.</li>
<li><code>PAL_MODE_INPUT</code>.</li>
<li><code>PAL_MODE_INPUT_PULLUP</code>.</li>
<li><code>PAL_MODE_INPUT_PULLDOWN</code>.</li>
<li><code>PAL_MODE_INPUT_ANALOG</code>.</li>
<li><code>PAL_MODE_OUTPUT_PUSHPULL</code>.</li>
<li><code>PAL_MODE_OUTPUT_OPENDRAIN</code>.</li>
</ul>
<p>Any attempt to setup an invalid mode is ignored.</p>
<h2>Suboptimal Behavior</h2>
<p>Some GPIO features are less than optimal:</p>
<ul>
<li>Pad/port toggling operations are not atomic.</li>
<li>Pad/group mode setup is not atomic.</li>
<li>Writing on pads/groups/ports programmed as input with pull-up/down resistor can change the resistor setting because the output latch is used for resistor selection.</li>
</ul>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__gpio__setup__t.html">stm32_gpio_setup_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port setup info.  <a href="structstm32__gpio__setup__t.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_a_l_config.html">PALConfig</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AT91SAM7 PIO static initializer.  <a href="struct_p_a_l_config.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gaec83274e36a9834d34122b998aa03498">PAL_MODE_STM32_ALTERNATE_PUSHPULL</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">STM32 specific alternate push-pull output mode.  <a href="#gaec83274e36a9834d34122b998aa03498"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga2743e0186e619e845a14894fa6199e4c">PAL_MODE_STM32_ALTERNATE_OPENDRAIN</a>&nbsp;&nbsp;&nbsp;17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">STM32 specific alternate open-drain output mode.  <a href="#ga2743e0186e619e845a14894fa6199e4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga20ffc1985d583352e179f5f2c3fa700e">PAL_IOPORTS_WIDTH</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Width, in bits, of an I/O port.  <a href="#ga20ffc1985d583352e179f5f2c3fa700e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga713ecb1a9d4fcc2fa53c7a91b8832600">PAL_WHOLE_PORT</a>&nbsp;&nbsp;&nbsp;((<a class="el" href="group___p_a_l___l_l_d.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a>)0xFFFF)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Whole port mask.  <a href="#ga713ecb1a9d4fcc2fa53c7a91b8832600"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gaef5823310b8302e832ae22ab895ddde1">IOPORT1</a>&nbsp;&nbsp;&nbsp;GPIOA</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port A identifier.  <a href="#gaef5823310b8302e832ae22ab895ddde1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga1094affa8023f971f79804a9beaeb157">IOPORT2</a>&nbsp;&nbsp;&nbsp;GPIOB</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port B identifier.  <a href="#ga1094affa8023f971f79804a9beaeb157"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga4508a87dd23765ce515b4cd3cf8a9ab5">IOPORT3</a>&nbsp;&nbsp;&nbsp;GPIOC</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port C identifier.  <a href="#ga4508a87dd23765ce515b4cd3cf8a9ab5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gae9384ee350067bb06e3663eda7f949c1">IOPORT4</a>&nbsp;&nbsp;&nbsp;GPIOD</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port D identifier.  <a href="#gae9384ee350067bb06e3663eda7f949c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gadad7b9ee4f1722e2d08b40089042a58a">IOPORT5</a>&nbsp;&nbsp;&nbsp;GPIOE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port E identifier.  <a href="#gadad7b9ee4f1722e2d08b40089042a58a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga20ce469263153f4e08998a758b5b1006">IOPORT6</a>&nbsp;&nbsp;&nbsp;GPIOF</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port F identifier.  <a href="#ga20ce469263153f4e08998a758b5b1006"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga0ab726c1efde55f365e87d874b686998">IOPORT7</a>&nbsp;&nbsp;&nbsp;GPIOG</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO port G identifier.  <a href="#ga0ab726c1efde55f365e87d874b686998"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga94461ae7e12014a0a71319df5d48fb1a">pal_lld_init</a>(config)&nbsp;&nbsp;&nbsp;_pal_lld_init(config)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GPIO ports subsystem initialization.  <a href="#ga94461ae7e12014a0a71319df5d48fb1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga9cf4c7dec4e8ce455857cd1be2c60d59">pal_lld_readport</a>(port)&nbsp;&nbsp;&nbsp;((port)-&gt;IDR)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads an I/O port.  <a href="#ga9cf4c7dec4e8ce455857cd1be2c60d59"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gae1158b9ebac440d69c81765bbaa7931d">pal_lld_readlatch</a>(port)&nbsp;&nbsp;&nbsp;((port)-&gt;ODR)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads the output latch.  <a href="#gae1158b9ebac440d69c81765bbaa7931d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gab927bfab9c894975177705c314feed62">pal_lld_writeport</a>(port, bits)&nbsp;&nbsp;&nbsp;((port)-&gt;ODR = (bits))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Writes on a I/O port.  <a href="#gab927bfab9c894975177705c314feed62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga3bdaa97aee564600e297faa34a6aa041">pal_lld_setport</a>(port, bits)&nbsp;&nbsp;&nbsp;((port)-&gt;BSRR = (bits))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets a bits mask on a I/O port.  <a href="#ga3bdaa97aee564600e297faa34a6aa041"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga313da00085ab6f5ba2761eb269090961">pal_lld_clearport</a>(port, bits)&nbsp;&nbsp;&nbsp;((port)-&gt;BRR = (bits))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears a bits mask on a I/O port.  <a href="#ga313da00085ab6f5ba2761eb269090961"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gaf7896552442b80d846a5bc55a97c7808">pal_lld_writegroup</a>(port, mask, offset, bits)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Writes a group of bits.  <a href="#gaf7896552442b80d846a5bc55a97c7808"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga4787de055e5ef29a5d386bcd5e7e2011">pal_lld_setgroupmode</a>(port, mask, mode)&nbsp;&nbsp;&nbsp;_pal_lld_setgroupmode(port, mask, mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pads group mode setup.  <a href="#ga4787de055e5ef29a5d386bcd5e7e2011"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga80d21355227550d52741e04a4882a7b4">pal_lld_writepad</a>(port, pad, bit)&nbsp;&nbsp;&nbsp;pal_lld_writegroup(port, 1, pad, bit)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Writes a logical state on an output pad.  <a href="#ga80d21355227550d52741e04a4882a7b4"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Digital I/O port sized unsigned type.  <a href="#ga6115967a8db28246105e03741ff5eb18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef GPIO_TypeDef *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gabb9196835fd113b1aa7f747c11a173e0">ioportid_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port Identifier.  <a href="#gabb9196835fd113b1aa7f747c11a173e0"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#ga5ae03ce0c107aacd0f69a6d29cfe7919">_pal_lld_init</a> (const <a class="el" href="struct_p_a_l_config.html">PALConfig</a> *config)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">STM32 I/O ports configuration.  <a href="#ga5ae03ce0c107aacd0f69a6d29cfe7919"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gaddf04453e88e0840158044f17b4d669a">_pal_lld_setgroupmode</a> (<a class="el" href="group___p_a_l___l_l_d.html#ga4a3294068a07606c952cefda0866761a">ioportid_t</a> port, <a class="el" href="group___p_a_l___l_l_d.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a> mask, <a class="el" href="group___s_t_m8___c_o_r_e.html#gad0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a> mode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pads mode setup.  <a href="#gaddf04453e88e0840158044f17b4d669a"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_p_a_l_config.html">PALConfig</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___p_a_l.html#gac32ea30ca5bb872528c2eda9a037d443">pal_default_config</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PAL setup.  <a href="#gac32ea30ca5bb872528c2eda9a037d443"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaec83274e36a9834d34122b998aa03498"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::PAL_MODE_STM32_ALTERNATE_PUSHPULL" ref="gaec83274e36a9834d34122b998aa03498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MODE_STM32_ALTERNATE_PUSHPULL&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>STM32 specific alternate push-pull output mode. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00047">47</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2743e0186e619e845a14894fa6199e4c"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::PAL_MODE_STM32_ALTERNATE_OPENDRAIN" ref="ga2743e0186e619e845a14894fa6199e4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MODE_STM32_ALTERNATE_OPENDRAIN&nbsp;&nbsp;&nbsp;17</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>STM32 specific alternate open-drain output mode. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00052">52</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20ffc1985d583352e179f5f2c3fa700e"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::PAL_IOPORTS_WIDTH" ref="ga20ffc1985d583352e179f5f2c3fa700e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_IOPORTS_WIDTH&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Width, in bits, of an I/O port. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00101">101</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga713ecb1a9d4fcc2fa53c7a91b8832600"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::PAL_WHOLE_PORT" ref="ga713ecb1a9d4fcc2fa53c7a91b8832600" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_WHOLE_PORT&nbsp;&nbsp;&nbsp;((<a class="el" href="group___p_a_l___l_l_d.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a>)0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Whole port mask. </p>
<p>This macro specifies all the valid bits into a port. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00107">107</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef5823310b8302e832ae22ab895ddde1"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::IOPORT1" ref="gaef5823310b8302e832ae22ab895ddde1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPORT1&nbsp;&nbsp;&nbsp;GPIOA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPIO port A identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00131">131</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1094affa8023f971f79804a9beaeb157"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::IOPORT2" ref="ga1094affa8023f971f79804a9beaeb157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPORT2&nbsp;&nbsp;&nbsp;GPIOB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPIO port B identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00136">136</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4508a87dd23765ce515b4cd3cf8a9ab5"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::IOPORT3" ref="ga4508a87dd23765ce515b4cd3cf8a9ab5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPORT3&nbsp;&nbsp;&nbsp;GPIOC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPIO port C identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00141">141</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9384ee350067bb06e3663eda7f949c1"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::IOPORT4" ref="gae9384ee350067bb06e3663eda7f949c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPORT4&nbsp;&nbsp;&nbsp;GPIOD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPIO port D identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00146">146</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadad7b9ee4f1722e2d08b40089042a58a"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::IOPORT5" ref="gadad7b9ee4f1722e2d08b40089042a58a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPORT5&nbsp;&nbsp;&nbsp;GPIOE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPIO port E identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00152">152</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20ce469263153f4e08998a758b5b1006"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::IOPORT6" ref="ga20ce469263153f4e08998a758b5b1006" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPORT6&nbsp;&nbsp;&nbsp;GPIOF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPIO port F identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00159">159</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ab726c1efde55f365e87d874b686998"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::IOPORT7" ref="ga0ab726c1efde55f365e87d874b686998" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPORT7&nbsp;&nbsp;&nbsp;GPIOG</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPIO port G identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00164">164</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94461ae7e12014a0a71319df5d48fb1a"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_init" ref="ga94461ae7e12014a0a71319df5d48fb1a" args="(config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_init</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">config</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_pal_lld_init(config)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPIO ports subsystem initialization. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00175">175</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cf4c7dec4e8ce455857cd1be2c60d59"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_readport" ref="ga9cf4c7dec4e8ce455857cd1be2c60d59" args="(port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_readport</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">port</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((port)-&gt;IDR)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads an I/O port. </p>
<p>This function is implemented by reading the GPIO IDR register, the implementation has no side effects. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The port bits. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00187">187</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1158b9ebac440d69c81765bbaa7931d"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_readlatch" ref="gae1158b9ebac440d69c81765bbaa7931d" args="(port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_readlatch</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">port</td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((port)-&gt;ODR)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads the output latch. </p>
<p>This function is implemented by reading the GPIO ODR register, the implementation has no side effects. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The latched logical states. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00199">199</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab927bfab9c894975177705c314feed62"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_writeport" ref="gab927bfab9c894975177705c314feed62" args="(port, bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_writeport</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">bits</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td>&nbsp;&nbsp;&nbsp;((port)-&gt;ODR = (bits))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Writes on a I/O port. </p>
<p>This function is implemented by writing the GPIO ODR register, the implementation has no side effects. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code. </dd>
<dd>
Writing on pads programmed as pull-up or pull-down has the side effect to modify the resistor setting because the output latched data is used for the resistor selection.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>bits</em>&nbsp;</td><td>the bits to be written on the specified port </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00214">214</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bdaa97aee564600e297faa34a6aa041"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_setport" ref="ga3bdaa97aee564600e297faa34a6aa041" args="(port, bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_setport</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">bits</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td>&nbsp;&nbsp;&nbsp;((port)-&gt;BSRR = (bits))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets a bits mask on a I/O port. </p>
<p>This function is implemented by writing the GPIO BSRR register, the implementation has no side effects. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code. </dd>
<dd>
Writing on pads programmed as pull-up or pull-down has the side effect to modify the resistor setting because the output latched data is used for the resistor selection.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>bits</em>&nbsp;</td><td>the bits to be ORed on the specified port </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00229">229</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga313da00085ab6f5ba2761eb269090961"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_clearport" ref="ga313da00085ab6f5ba2761eb269090961" args="(port, bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_clearport</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">bits</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td>&nbsp;&nbsp;&nbsp;((port)-&gt;BRR = (bits))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clears a bits mask on a I/O port. </p>
<p>This function is implemented by writing the GPIO BRR register, the implementation has no side effects. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code. </dd>
<dd>
Writing on pads programmed as pull-up or pull-down has the side effect to modify the resistor setting because the output latched data is used for the resistor selection.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>bits</em>&nbsp;</td><td>the bits to be cleared on the specified port </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00244">244</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7896552442b80d846a5bc55a97c7808"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_writegroup" ref="gaf7896552442b80d846a5bc55a97c7808" args="(port, mask, offset, bits)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_writegroup</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">mask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">bits</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                      \
  (port)-&gt;BSRR = ((~(bits) &amp; (mask)) &lt;&lt; (16 + (offset))) |                  \
                 (((bits) &amp; (mask)) &lt;&lt; (offset));                           \
}
</pre></div>
<p>Writes a group of bits. </p>
<p>This function is implemented by writing the GPIO BSRR register, the implementation has no side effects. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code. </dd>
<dd>
Writing on pads programmed as pull-up or pull-down has the side effect to modify the resistor setting because the output latched data is used for the resistor selection.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>mask</em>&nbsp;</td><td>the group mask </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>offset</em>&nbsp;</td><td>the group bit offset within the port </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>bits</em>&nbsp;</td><td>the bits to be written. Values exceeding the group width are masked. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00262">262</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4787de055e5ef29a5d386bcd5e7e2011"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_setgroupmode" ref="ga4787de055e5ef29a5d386bcd5e7e2011" args="(port, mask, mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_setgroupmode</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">mask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">mode</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td>&nbsp;&nbsp;&nbsp;_pal_lld_setgroupmode(port, mask, mode)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pads group mode setup. </p>
<p>This function programs a pads group belonging to the same port with the specified mode. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code. </dd>
<dd>
Writing on pads programmed as pull-up or pull-down has the side effect to modify the resistor setting because the output latched data is used for the resistor selection.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>mask</em>&nbsp;</td><td>the group mask </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>mode</em>&nbsp;</td><td>the mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00281">281</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80d21355227550d52741e04a4882a7b4"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_lld_writepad" ref="ga80d21355227550d52741e04a4882a7b4" args="(port, pad, bit)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pal_lld_writepad</td>
          <td>(</td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">pad, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&nbsp;</td>
          <td class="paramname">bit</td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td>&nbsp;&nbsp;&nbsp;pal_lld_writegroup(port, 1, pad, bit)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Writes a logical state on an output pad. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code. </dd>
<dd>
Writing on pads programmed as pull-up or pull-down has the side effect to modify the resistor setting because the output latched data is used for the resistor selection.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>pad</em>&nbsp;</td><td>the pad number within the port </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>bit</em>&nbsp;</td><td>logical value, the value must be <code>PAL_LOW</code> or <code>PAL_HIGH</code> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00297">297</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="ga6115967a8db28246105e03741ff5eb18"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::ioportmask_t" ref="ga6115967a8db28246105e03741ff5eb18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___p_a_l___l_l_d.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Digital I/O port sized unsigned type. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00112">112</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb9196835fd113b1aa7f747c11a173e0"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::ioportid_t" ref="gabb9196835fd113b1aa7f747c11a173e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef GPIO_TypeDef* <a class="el" href="group___p_a_l___l_l_d.html#ga4a3294068a07606c952cefda0866761a">ioportid_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Port Identifier. </p>
<p>This type can be a scalar or some kind of pointer, do not make any assumption about it, use the provided macros when populating variables of this type. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html#l00120">120</a> of file <a class="el" href="platforms_2_s_t_m32_2pal__lld_8h_source.html">platforms/STM32/pal_lld.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga5ae03ce0c107aacd0f69a6d29cfe7919"></a><!-- doxytag: member="platforms/STM32/pal_lld.c::_pal_lld_init" ref="ga5ae03ce0c107aacd0f69a6d29cfe7919" args="(const PALConfig *config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _pal_lld_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_p_a_l_config.html">PALConfig</a> *&nbsp;</td>
          <td class="paramname"> <em>config</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>STM32 I/O ports configuration. </p>
<p>Ports A-D(E, F, G) clocks enabled, AFIO clock enabled.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>config</em>&nbsp;</td><td>the STM32 ports configuration </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaddf04453e88e0840158044f17b4d669a"></a><!-- doxytag: member="platforms/STM32/pal_lld.c::_pal_lld_setgroupmode" ref="gaddf04453e88e0840158044f17b4d669a" args="(ioportid_t port, ioportmask_t mask, uint_fast8_t mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _pal_lld_setgroupmode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___p_a_l___l_l_d.html#ga4a3294068a07606c952cefda0866761a">ioportid_t</a>&nbsp;</td>
          <td class="paramname"> <em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___p_a_l___l_l_d.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a>&nbsp;</td>
          <td class="paramname"> <em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_t_m8___c_o_r_e.html#gad0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pads mode setup. </p>
<p>This function programs a pads group belonging to the same port with the specified mode. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function is not meant to be invoked directly by the application code. </dd>
<dd>
<code>PAL_MODE_UNCONNECTED</code> is implemented as push pull output at 2MHz. </dd>
<dd>
Writing on pads programmed as pull-up or pull-down has the side effect to modify the resistor setting because the output latched data is used for the resistor selection.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>port</em>&nbsp;</td><td>the port identifier </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>mask</em>&nbsp;</td><td>the group mask </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>mode</em>&nbsp;</td><td>the mode </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="gac32ea30ca5bb872528c2eda9a037d443"></a><!-- doxytag: member="platforms/STM32/pal_lld.h::pal_default_config" ref="gac32ea30ca5bb872528c2eda9a037d443" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_p_a_l_config.html">PALConfig</a> <a class="el" href="group___s_t_m8___p_a_l.html#gae1c1d6a489f3c1f3ef63ba89d3a8cd15">pal_default_config</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PAL setup. </p>
<p>Digital I/O ports static configuration as defined in <code>board.h</code>. </p>

<p>Definition at line <a class="el" href="platforms_2_a_t91_s_a_m7_2hal__lld_8c_source.html#l00049">49</a> of file <a class="el" href="platforms_2_a_t91_s_a_m7_2hal__lld_8c_source.html">platforms/AT91SAM7/hal_lld.c</a>.</p>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Nov 28 2010 14:09:59 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
