#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 17 22:55:48 2020
# Process ID: 2692
# Current directory: C:/Users/HP/Desktop/Basys3-Undertale
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17420 C:\Users\HP\Desktop\Basys3-Undertale\FinalProject.xpr
# Log file: C:/Users/HP/Desktop/Basys3-Undertale/vivado.log
# Journal file: C:/Users/HP/Desktop/Basys3-Undertale\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 700.645 ; gain = 124.094
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'manageScene' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj manageScene_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.srcs/sources_1/new/CLockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.srcs/sources_1/new/blackScene.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadingScene
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.srcs/sources_1/new/receiver.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.srcs/sources_1/new/vga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afterTurnScene
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.srcs/sources_1/new/manageScene.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manageScene
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun May 17 23:17:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.runs/synth_1/runme.log
import_files -force -norecurse {C:/Users/HP/Desktop/VGA-Text-Generator/VGA-Text-Generator.srcs/sources_1/new/Font_Rom.vhd C:/Users/HP/Desktop/VGA-Text-Generator/VGA-Text-Generator.srcs/sources_1/new/wrapper.vhd C:/Users/HP/Desktop/VGA-Text-Generator/VGA-Text-Generator.srcs/sources_1/new/Pixel_On_Text.vhd C:/Users/HP/Desktop/VGA-Text-Generator/VGA-Text-Generator.srcs/sources_1/new/Pixel_On_Text2.vhd C:/Users/HP/Desktop/VGA-Text-Generator/VGA-Text-Generator.srcs/sources_1/new/commonPak.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun May 17 23:18:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun May 17 23:20:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May 17 23:21:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 17 23:22:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 844.297 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA13F8A
set_property PROGRAM.FILE {C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.runs/impl_1/manageScene.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/HP/Desktop/Basys3-Undertale/FinalProject.runs/impl_1/manageScene.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA13F8A
