<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CO_Lab2_Prg2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Top_Lab2_Prg2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_Lab2_Prg2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_Lab2_Prg2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Lab2_Prg2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_Lab2_Prg2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Top_Lab2_Prg2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_Lab2_Prg2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Top_Lab2_Prg2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Top_Lab2_Prg2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Top_Lab2_Prg2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_Lab2_Prg2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Top_Lab2_Prg2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_Lab2_Prg2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_Lab2_Prg2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Top_Lab2_Prg2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Top_Lab2_Prg2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Top_Lab2_Prg2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Top_Lab2_Prg2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Top_Lab2_Prg2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_Lab2_Prg2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Lab2_Prg2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Lab2_Prg2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_Lab2_Prg2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_Lab2_Prg2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Lab2_Prg2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Top_Lab2_Prg2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Lab2_Prg2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Lab2_Prg2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Top_Lab2_Prg2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Top_Lab2_Prg2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Lab2_Prg2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Lab2_Prg2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Top_Lab2_Prg2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Top_Lab2_Prg2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Lab2_Prg2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_lab2_prg2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_lab2_prg2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_lab2_prg2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1594089053" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1594089053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594089053" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4949534496479539697" xil_pn:start_ts="1594089053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594089053" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8287040240445483216" xil_pn:start_ts="1594089053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594089053" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1594089053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594089053" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8953504033048067203" xil_pn:start_ts="1594089053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594089053" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1594089053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594089053" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6127296713719747974" xil_pn:start_ts="1594089053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594089752" xil_pn:in_ck="-4730550596509064573" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-44176985763597199" xil_pn:start_ts="1594089741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.lso"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.ngc"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.ngr"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.prj"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.stx"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.syr"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.xst"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1594089065" xil_pn:in_ck="112961945055" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8398051454716226895" xil_pn:start_ts="1594089065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594089760" xil_pn:in_ck="-3576480422823951406" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9075725193523488716" xil_pn:start_ts="1594089752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.bld"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.ngd"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1594089791" xil_pn:in_ck="-3576480422823951405" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1594089760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.pcf"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_map.map"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_map.mrp"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_map.ncd"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_map.ngm"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_map.xrpt"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_summary.xml"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1594089827" xil_pn:in_ck="-268133826696772500" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1594089791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.ncd"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.pad"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.par"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.ptwx"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.unroutes"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.xpi"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_pad.csv"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_pad.txt"/>
      <outfile xil_pn:name="Top_Lab2_Prg2_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1594089869" xil_pn:in_ck="686129216654191504" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1594089827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_lab2_prg2.bgn"/>
      <outfile xil_pn:name="top_lab2_prg2.bit"/>
      <outfile xil_pn:name="top_lab2_prg2.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1594089827" xil_pn:in_ck="-3576480422823951537" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1594089813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.twr"/>
      <outfile xil_pn:name="Top_Lab2_Prg2.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
