<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Clocks" | Genetic Logic Lab</title><link>/tag/clocks/</link><atom:link href="/tag/clocks/index.xml" rel="self" type="application/rss+xml"/><description>"Clocks"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jul 2019 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"Clocks"</title><link>/tag/clocks/</link></image><item><title>Design of Asynchronous Genetic Circuits</title><link>/publication/design-asynchronous-genetic-nguyen-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/design-asynchronous-genetic-nguyen-2019/</guid><description/></item><item><title>LEMA: A Tool for the Formal Verification of Digitally-Intensive Analog/Mixed-Signal Circuits</title><link>/publication/lema-tool-formal-fisher-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/lema-tool-formal-fisher-2014/</guid><description/></item><item><title>A New Assertion Property Language for Analog/Mixed-Signal Circuits</title><link>/publication/new-assertion-property-kulkarni-2013/</link><pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate><guid>/publication/new-assertion-property-kulkarni-2013/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2011/</guid><description/></item><item><title>A Behavioral Synthesis Method for Asynchronous Circuits with Bundled-Data Implementation (Tool Paper)</title><link>/publication/behavioral-synthesis-method-naohirohamada-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/behavioral-synthesis-method-naohirohamada-2008/</guid><description/></item><item><title>ILP-Based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/il-pbased-scheduling-asynchronous-saito-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/il-pbased-scheduling-asynchronous-saito-2006/</guid><description/></item><item><title>Modular Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/modular-verification-timed-haozheng-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/modular-verification-timed-haozheng-2003/</guid><description/></item><item><title>Synchronous Interlocked Pipelines</title><link>/publication/synchronous-interlocked-pipelines-jacobson-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/synchronous-interlocked-pipelines-jacobson-2002/</guid><description/></item><item><title>A Standard-Cell Self-Timed Multiplier for Energy and Area Critical Synchronous Systems</title><link>/publication/standardcell-selftimed-multiplier-killpack-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/standardcell-selftimed-multiplier-killpack-2001/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</guid><description/></item><item><title>Timed State Space Exploration Using POSETs</title><link>/publication/timed-state-space-belluomini-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/timed-state-space-belluomini-2000/</guid><description/></item><item><title>Covering Conditions and Algorithms for the Synthesis of Speed-Independent Circuits</title><link>/publication/covering-conditions-algorithms-beerel-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/covering-conditions-algorithms-beerel-1998/</guid><description/></item><item><title>Technology Mapping of Timed Circuits</title><link>/publication/technology-mapping-timed-myers-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/technology-mapping-timed-myers-1995/</guid><description/></item></channel></rss>