{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713949621662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713949621668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 10:07:01 2024 " "Processing started: Wed Apr 24 10:07:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713949621668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949621668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSC -c SSC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSC -c SSC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949621668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713949621891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713949621891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-structure " "Found design unit 1: Registo-structure" {  } { { "cont4bit/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/Registo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "cont4bit/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/Registo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/muxcont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/muxcont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont-logicFunction " "Found design unit 1: MuxCont-logicFunction" {  } { { "cont4bit/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/MuxCont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont " "Found entity 1: MuxCont" {  } { { "cont4bit/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/MuxCont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/contadorcrescente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/contadorcrescente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente-structure " "Found design unit 1: ContadorCrescente-structure" {  } { { "cont4bit/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/ContadorCrescente.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente " "Found entity 1: ContadorCrescente" {  } { { "cont4bit/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/ContadorCrescente.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont-structure " "Found design unit 1: Cont-structure" {  } { { "cont4bit/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/Cont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont " "Found entity 1: Cont" {  } { { "cont4bit/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/Cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont4bit/adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont4bit/adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-structural " "Found design unit 1: adder4-structural" {  } { { "cont4bit/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/adder4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "cont4bit/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/registo1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/registo1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo1bit-structure " "Found design unit 1: Registo1bit-structure" {  } { { "cont1bit/Registo1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/Registo1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo1bit " "Found entity 1: Registo1bit" {  } { { "cont1bit/Registo1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/Registo1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/muxcont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/muxcont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont1bit-logicFunction " "Found design unit 1: MuxCont1bit-logicFunction" {  } { { "cont1bit/MuxCont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/MuxCont1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont1bit " "Found entity 1: MuxCont1bit" {  } { { "cont1bit/MuxCont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/MuxCont1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/contadorcrescente1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/contadorcrescente1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente1bit-structure " "Found design unit 1: ContadorCrescente1bit-structure" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/ContadorCrescente1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente1bit " "Found entity 1: ContadorCrescente1bit" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/ContadorCrescente1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont1bit-structure " "Found design unit 1: Cont1bit-structure" {  } { { "cont1bit/Cont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/Cont1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont1bit " "Found entity 1: Cont1bit" {  } { { "cont1bit/Cont1bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/Cont1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit/adder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit/adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1bit-structural " "Found design unit 1: adder1bit-structural" {  } { { "cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/adder1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/adder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-structure " "Found design unit 1: ShiftRegister-structure" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/ShiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-structural " "Found design unit 1: SerialReceiver-structural" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SerialReceiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "SerialReceiver.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-behavioral " "Found design unit 1: SerialControl-behavioral" {  } { { "SerialControl.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SerialControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "SerialControl.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritycheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paritycheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck-structure " "Found design unit 1: ParityCheck-structure" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/ParityCheck.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck " "Found entity 1: ParityCheck" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/ParityCheck.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-structural " "Found design unit 1: HA-structural" {  } { { "HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/HA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-structural " "Found design unit 1: FA-structural" {  } { { "FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSC-structural " "Found design unit 1: SSC-structural" {  } { { "SSC.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SSC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSC " "Found entity 1: SSC" {  } { { "SSC.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SSC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713949628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSC " "Elaborating entity \"SSC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713949628127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SerialReceiver:SReceiver " "Elaborating entity \"SerialReceiver\" for hierarchy \"SerialReceiver:SReceiver\"" {  } { { "SSC.vhd" "SReceiver" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SSC.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SerialReceiver:SReceiver\|SerialControl:SC " "Elaborating entity \"SerialControl\" for hierarchy \"SerialReceiver:SReceiver\|SerialControl:SC\"" {  } { { "SerialReceiver.vhd" "SC" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SerialReceiver.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCheck SerialReceiver:SReceiver\|ParityCheck:Pcheck " "Elaborating entity \"ParityCheck\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\"" {  } { { "SerialReceiver.vhd" "Pcheck" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SerialReceiver.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont1bit SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter " "Elaborating entity \"Cont1bit\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\"" {  } { { "ParityCheck.vhd" "counter" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/ParityCheck.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCrescente1bit SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1 " "Elaborating entity \"ContadorCrescente1bit\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\"" {  } { { "cont1bit/Cont1bit.vhd" "U1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/Cont1bit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo1bit SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|Registo1bit:CC_Reg " "Elaborating entity \"Registo1bit\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|Registo1bit:CC_Reg\"" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "CC_Reg" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/ContadorCrescente1bit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|Registo1bit:CC_Reg\|FFD:FFD1 " "Elaborating entity \"FFD\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|Registo1bit:CC_Reg\|FFD:FFD1\"" {  } { { "cont1bit/Registo1bit.vhd" "FFD1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/Registo1bit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder " "Elaborating entity \"adder1bit\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\"" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "CC_Adder" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/ContadorCrescente1bit.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628174 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C4 adder1.vhd(11) " "VHDL Signal Declaration warning at adder1.vhd(11): used implicit default value for signal \"C4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/adder1.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713949628174 "|SSC|SerialReceiver:SReceiver|ParityCheck:Pcheck|Cont1bit:counter|ContadorCrescente1bit:U1|adder1bit:CC_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOver adder1.vhd(27) " "Verilog HDL or VHDL warning at adder1.vhd(27): object \"CarryOver\" assigned a value but never read" {  } { { "cont1bit/adder1.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/adder1.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713949628174 "|SSC|SerialReceiver:SReceiver|ParityCheck:Pcheck|Cont1bit:counter|ContadorCrescente1bit:U1|adder1bit:CC_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\|FA:FA1 " "Elaborating entity \"FA\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\|FA:FA1\"" {  } { { "cont1bit/adder1.vhd" "FA1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/adder1.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\|FA:FA1\|HA:HA1 " "Elaborating entity \"HA\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|adder1bit:CC_Adder\|FA:FA1\|HA:HA1\"" {  } { { "FA.vhd" "HA1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/FA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxCont1bit SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|MuxCont1bit:CC_MUX " "Elaborating entity \"MuxCont1bit\" for hierarchy \"SerialReceiver:SReceiver\|ParityCheck:Pcheck\|Cont1bit:counter\|ContadorCrescente1bit:U1\|MuxCont1bit:CC_MUX\"" {  } { { "cont1bit/ContadorCrescente1bit.vhd" "CC_MUX" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont1bit/ContadorCrescente1bit.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister SerialReceiver:SReceiver\|ShiftRegister:ShRegister " "Elaborating entity \"ShiftRegister\" for hierarchy \"SerialReceiver:SReceiver\|ShiftRegister:ShRegister\"" {  } { { "SerialReceiver.vhd" "ShRegister" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SerialReceiver.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont SerialReceiver:SReceiver\|Cont:Counter " "Elaborating entity \"Cont\" for hierarchy \"SerialReceiver:SReceiver\|Cont:Counter\"" {  } { { "SerialReceiver.vhd" "Counter" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/SerialReceiver.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCrescente SerialReceiver:SReceiver\|Cont:Counter\|ContadorCrescente:U1 " "Elaborating entity \"ContadorCrescente\" for hierarchy \"SerialReceiver:SReceiver\|Cont:Counter\|ContadorCrescente:U1\"" {  } { { "cont4bit/Cont.vhd" "U1" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/Cont.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo SerialReceiver:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|Registo:CC_Reg " "Elaborating entity \"Registo\" for hierarchy \"SerialReceiver:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|Registo:CC_Reg\"" {  } { { "cont4bit/ContadorCrescente.vhd" "CC_Reg" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/ContadorCrescente.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 SerialReceiver:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|adder4:CC_Adder " "Elaborating entity \"adder4\" for hierarchy \"SerialReceiver:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|adder4:CC_Adder\"" {  } { { "cont4bit/ContadorCrescente.vhd" "CC_Adder" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/ContadorCrescente.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxCont SerialReceiver:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|MuxCont:CC_MUX " "Elaborating entity \"MuxCont\" for hierarchy \"SerialReceiver:SReceiver\|Cont:Counter\|ContadorCrescente:U1\|MuxCont:CC_MUX\"" {  } { { "cont4bit/ContadorCrescente.vhd" "CC_MUX" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SSC/cont4bit/ContadorCrescente.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713949628564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713949628879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713949628879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713949628911 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713949628911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713949628911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713949628911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713949628929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 10:07:08 2024 " "Processing ended: Wed Apr 24 10:07:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713949628929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713949628929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713949628929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713949628929 ""}
