Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  2 00:25:30 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_CTRL_wrapper_timing_summary_routed.rpt -pb HDMI_CTRL_wrapper_timing_summary_routed.pb -rpx HDMI_CTRL_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_CTRL_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 132 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.432        0.000                      0                  229        0.065        0.000                      0                  229        2.000        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
i_CLK                             {0.000 5.000}        10.000          100.000         
  clk_out1_HDMI_CTRL_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out2_HDMI_CTRL_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_HDMI_CTRL_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                       {0.000 4.000}        23.000          43.478          
  clk_out1_HDMI_CTRL_clk_wiz_0_1  {0.000 46.000}       92.000          10.870          
  clk_out2_HDMI_CTRL_clk_wiz_0_1  {0.000 9.200}        18.400          54.348          
  clkfbout_HDMI_CTRL_clk_wiz_0_1  {0.000 11.500}       23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_HDMI_CTRL_clk_wiz_0         36.432        0.000                      0                  187        0.160        0.000                      0                  187       19.020        0.000                       0                   126  
  clk_out2_HDMI_CTRL_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                    10  
  clkfbout_HDMI_CTRL_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_HDMI_CTRL_clk_wiz_0_1       88.436        0.000                      0                  187        0.160        0.000                      0                  187       45.020        0.000                       0                   126  
  clk_out2_HDMI_CTRL_clk_wiz_0_1                                                                                                                                                   16.245        0.000                       0                    10  
  clkfbout_HDMI_CTRL_clk_wiz_0_1                                                                                                                                                   20.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_HDMI_CTRL_clk_wiz_0_1  clk_out1_HDMI_CTRL_clk_wiz_0          0.432        0.000                      0                  187        0.065        0.000                      0                  187  
clk_out1_HDMI_CTRL_clk_wiz_0    clk_out1_HDMI_CTRL_clk_wiz_0_1        0.432        0.000                      0                  187        0.065        0.000                      0                  187  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_HDMI_CTRL_clk_wiz_0    clk_out1_HDMI_CTRL_clk_wiz_0         36.905        0.000                      0                   42        0.761        0.000                      0                   42  
**async_default**               clk_out1_HDMI_CTRL_clk_wiz_0_1  clk_out1_HDMI_CTRL_clk_wiz_0          0.905        0.000                      0                   42        0.666        0.000                      0                   42  
**async_default**               clk_out1_HDMI_CTRL_clk_wiz_0    clk_out1_HDMI_CTRL_clk_wiz_0_1        0.905        0.000                      0                   42        0.666        0.000                      0                   42  
**async_default**               clk_out1_HDMI_CTRL_clk_wiz_0_1  clk_out1_HDMI_CTRL_clk_wiz_0_1       88.908        0.000                      0                   42        0.761        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CTRL_clk_wiz_0
  To Clock:  clk_out1_HDMI_CTRL_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.432ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.821%)  route 1.962ns (77.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.228     1.904    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y6          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    38.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y6          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.095    39.185    
    OLOGIC_X0Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 36.432    

Slack (MET) :             36.485ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.580ns (23.284%)  route 1.911ns (76.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 38.694 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.178     1.853    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y2          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.560    38.694    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y2          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588    39.282    
                         clock uncertainty           -0.095    39.187    
    OLOGIC_X0Y2          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.338    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 36.485    

Slack (MET) :             36.504ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.471%)  route 1.891ns (76.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 38.693 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.158     1.833    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.559    38.693    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.588    39.281    
                         clock uncertainty           -0.095    39.186    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.337    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 36.504    

Slack (MET) :             36.524ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.580ns (23.652%)  route 1.872ns (76.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 38.694 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.139     1.814    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y1          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.560    38.694    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y1          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588    39.282    
                         clock uncertainty           -0.095    39.187    
    OLOGIC_X0Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.338    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                         38.338    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                 36.524    

Slack (MET) :             36.556ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.989%)  route 1.838ns (76.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.105     1.780    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y5          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    38.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y5          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.095    39.185    
    OLOGIC_X0Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -1.780    
  -------------------------------------------------------------------
                         slack                                 36.556    

Slack (MET) :             36.582ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.252%)  route 1.812ns (75.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.078     1.754    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    38.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.095    39.185    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -1.754    
  -------------------------------------------------------------------
                         slack                                 36.582    

Slack (MET) :             36.586ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.580ns (24.290%)  route 1.808ns (75.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.075     1.750    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    38.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.095    39.185    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                 36.586    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.863%)  route 1.753ns (75.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 38.693 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.020     1.695    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y3          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.559    38.693    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y3          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
                         clock pessimism              0.588    39.281    
                         clock uncertainty           -0.095    39.186    
    OLOGIC_X0Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.337    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s
  -------------------------------------------------------------------
                         required time                         38.337    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                 36.642    

Slack (MET) :             36.645ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 2.079ns (63.680%)  route 1.186ns (36.320%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -0.636    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 f  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=19, routed)          0.609     1.601    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/data_o[1]
    SLICE_X41Y4          LUT2 (Prop_lut2_I0_O)        0.119     1.720 r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/dout[2]_i_2__1/O
                         net (fo=1, routed)           0.577     2.297    HDMI_CTRL_i/hdmi_tx_0/inst/encg/ade_reg_qq_reg
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.332     2.629 r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.629    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    38.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.626    39.339    
                         clock uncertainty           -0.095    39.245    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)        0.029    39.274    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         39.274    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 36.645    

Slack (MET) :             36.742ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.876ns (59.201%)  route 1.293ns (40.799%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 38.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -0.636    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 f  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=19, routed)          0.659     1.651    HDMI_CTRL_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y2          LUT2 (Prop_lut2_I0_O)        0.124     1.775 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.634     2.409    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_2__1_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     2.533 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     2.533    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_1_n_0
    SLICE_X43Y2          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580    38.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y2          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.626    39.340    
                         clock uncertainty           -0.095    39.246    
    SLICE_X43Y2          FDCE (Setup_fdce_C_D)        0.029    39.275    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         39.275    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                 36.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.284    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.859    -0.738    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.504    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.060    -0.444    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.808%)  route 0.167ns (54.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y2          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/Q
                         net (fo=2, routed)           0.167    -0.194    HDMI_CTRL_i/hdmi_tx_0/inst/encg/data_i[1]
    SLICE_X38Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
                         clock pessimism              0.249    -0.487    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.370    HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.501    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y3          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.099    -0.237    HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X41Y2          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.733    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y2          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.484    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.066    -0.418    HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.323    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.098    -0.225 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.225    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -0.737    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.092    -0.412    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.131    -0.230    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.185    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[9]_i_3_n_0
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.092    -0.397    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.435%)  route 0.226ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y2          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/Q
                         net (fo=2, routed)           0.226    -0.135    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/data_i[1]
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                         clock pessimism              0.269    -0.465    
    SLICE_X42Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.363    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.256    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -0.737    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.017    -0.487    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.198    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.048    -0.150 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[3]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X39Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.107    -0.382    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.520%)  route 0.182ns (46.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.503    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y6          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=7, routed)           0.182    -0.157    HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045    -0.112 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout[8]_i_1_n_0
    SLICE_X42Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120    -0.345    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.936%)  route 0.186ns (50.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/Q
                         net (fo=6, routed)           0.186    -0.174    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.129 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[0]_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.120    -0.366    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_CTRL_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y2      HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y1      HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y8      HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y7      HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y4      HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y3      HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y6      HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y5      HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y3      HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y3      HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y9      HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y9      HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y3      HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y9      HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y3      HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y9      HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_CTRL_clk_wiz_0
  To Clock:  clk_out2_HDMI_CTRL_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_CTRL_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   HDMI_CTRL_i/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y2      HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y1      HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y8      HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y7      HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y4      HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y3      HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y6      HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y5      HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_CTRL_clk_wiz_0
  To Clock:  clkfbout_HDMI_CTRL_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_CTRL_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   HDMI_CTRL_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CTRL_clk_wiz_0_1
  To Clock:  clk_out1_HDMI_CTRL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       88.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       45.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.436ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.821%)  route 1.962ns (77.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 90.692 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.228     1.904    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y6          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    90.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y6          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
                         clock pessimism              0.588    91.280    
                         clock uncertainty           -0.091    91.189    
    OLOGIC_X0Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.340    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m
  -------------------------------------------------------------------
                         required time                         90.340    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 88.436    

Slack (MET) :             88.488ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.580ns (23.284%)  route 1.911ns (76.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 90.694 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.178     1.853    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y2          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.560    90.694    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y2          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588    91.282    
                         clock uncertainty           -0.091    91.191    
    OLOGIC_X0Y2          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.342    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                         90.342    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 88.488    

Slack (MET) :             88.507ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.471%)  route 1.891ns (76.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 90.693 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.158     1.833    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.559    90.693    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.588    91.281    
                         clock uncertainty           -0.091    91.190    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.341    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                         90.341    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 88.507    

Slack (MET) :             88.527ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.580ns (23.652%)  route 1.872ns (76.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 90.694 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.139     1.814    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y1          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.560    90.694    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y1          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588    91.282    
                         clock uncertainty           -0.091    91.191    
    OLOGIC_X0Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.342    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                         90.342    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                 88.527    

Slack (MET) :             88.560ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.989%)  route 1.838ns (76.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 90.692 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.105     1.780    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y5          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    90.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y5          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.588    91.280    
                         clock uncertainty           -0.091    91.189    
    OLOGIC_X0Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.340    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                         90.340    
                         arrival time                          -1.780    
  -------------------------------------------------------------------
                         slack                                 88.560    

Slack (MET) :             88.586ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.252%)  route 1.812ns (75.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 90.692 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.078     1.754    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    90.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
                         clock pessimism              0.588    91.280    
                         clock uncertainty           -0.091    91.189    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.340    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m
  -------------------------------------------------------------------
                         required time                         90.340    
                         arrival time                          -1.754    
  -------------------------------------------------------------------
                         slack                                 88.586    

Slack (MET) :             88.589ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.580ns (24.290%)  route 1.808ns (75.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 90.692 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.075     1.750    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    90.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.588    91.280    
                         clock uncertainty           -0.091    91.189    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.340    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                         90.340    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                 88.589    

Slack (MET) :             88.646ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.863%)  route 1.753ns (75.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 90.693 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.020     1.695    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y3          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.559    90.693    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y3          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
                         clock pessimism              0.588    91.281    
                         clock uncertainty           -0.091    91.190    
    OLOGIC_X0Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.341    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s
  -------------------------------------------------------------------
                         required time                         90.341    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                 88.646    

Slack (MET) :             88.648ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 2.079ns (63.680%)  route 1.186ns (36.320%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -0.636    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 f  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=19, routed)          0.609     1.601    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/data_o[1]
    SLICE_X41Y4          LUT2 (Prop_lut2_I0_O)        0.119     1.720 r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/dout[2]_i_2__1/O
                         net (fo=1, routed)           0.577     2.297    HDMI_CTRL_i/hdmi_tx_0/inst/encg/ade_reg_qq_reg
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.332     2.629 r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.629    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    90.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.626    91.339    
                         clock uncertainty           -0.091    91.248    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)        0.029    91.277    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         91.277    
                         arrival time                          -2.629    
  -------------------------------------------------------------------
                         slack                                 88.648    

Slack (MET) :             88.745ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.876ns (59.201%)  route 1.293ns (40.799%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 90.714 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757    -0.636    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 f  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=19, routed)          0.659     1.651    HDMI_CTRL_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y2          LUT2 (Prop_lut2_I0_O)        0.124     1.775 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.634     2.409    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_2__1_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     2.533 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     2.533    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_1_n_0
    SLICE_X43Y2          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580    90.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y2          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.626    91.340    
                         clock uncertainty           -0.091    91.249    
    SLICE_X43Y2          FDCE (Setup_fdce_C_D)        0.029    91.278    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         91.278    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                 88.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.284    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.859    -0.738    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.504    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.060    -0.444    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.808%)  route 0.167ns (54.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y2          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/Q
                         net (fo=2, routed)           0.167    -0.194    HDMI_CTRL_i/hdmi_tx_0/inst/encg/data_i[1]
    SLICE_X38Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
                         clock pessimism              0.249    -0.487    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.370    HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.501    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y3          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.099    -0.237    HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X41Y2          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.733    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y2          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.484    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.066    -0.418    HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.323    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.098    -0.225 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.225    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -0.737    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.092    -0.412    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.131    -0.230    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.185    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[9]_i_3_n_0
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.092    -0.397    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.435%)  route 0.226ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y2          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/Q
                         net (fo=2, routed)           0.226    -0.135    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/data_i[1]
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                         clock pessimism              0.269    -0.465    
    SLICE_X42Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.363    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.256    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -0.737    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.017    -0.487    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.198    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.048    -0.150 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[3]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X39Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.107    -0.382    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.520%)  route 0.182ns (46.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.503    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y6          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=7, routed)           0.182    -0.157    HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045    -0.112 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout[8]_i_1_n_0
    SLICE_X42Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/C
                         clock pessimism              0.269    -0.465    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120    -0.345    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.936%)  route 0.186ns (50.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/Q
                         net (fo=6, routed)           0.186    -0.174    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.129 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[0]_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.120    -0.366    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_CTRL_clk_wiz_0_1
Waveform(ns):       { 0.000 46.000 }
Period(ns):         92.000
Sources:            { HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         92.000      89.845     BUFGCTRL_X0Y16   HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y2      HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y1      HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y8      HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y7      HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y4      HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y3      HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y6      HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y5      HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         92.000      90.751     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       92.000      121.360    MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X38Y9      HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X38Y3      HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X38Y3      HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X38Y9      HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X38Y9      HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X38Y3      HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X38Y3      HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y3      HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X38Y9      HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_CTRL_clk_wiz_0_1
  To Clock:  clk_out2_HDMI_CTRL_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_CTRL_clk_wiz_0_1
Waveform(ns):       { 0.000 9.200 }
Period(ns):         18.400
Sources:            { HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         18.400      16.245     BUFGCTRL_X0Y17   HDMI_CTRL_i/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y2      HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y1      HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y8      HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y7      HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y4      HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y3      HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y6      HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y5      HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         18.400      17.151     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       18.400      194.960    MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_CTRL_clk_wiz_0_1
  To Clock:  clkfbout_HDMI_CTRL_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_CTRL_clk_wiz_0_1
Waveform(ns):       { 0.000 11.500 }
Period(ns):         23.000
Sources:            { HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         23.000      20.845     BUFGCTRL_X0Y18   HDMI_CTRL_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       23.000      190.360    MMCME2_ADV_X0Y1  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CTRL_clk_wiz_0_1
  To Clock:  clk_out1_HDMI_CTRL_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.821%)  route 1.962ns (77.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 278.692 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.228   277.904    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y6          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558   278.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y6          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
                         clock pessimism              0.588   279.280    
                         clock uncertainty           -0.095   279.185    
    OLOGIC_X0Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m
  -------------------------------------------------------------------
                         required time                        278.336    
                         arrival time                        -277.904    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.491ns  (logic 0.580ns (23.284%)  route 1.911ns (76.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 278.694 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.178   277.853    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y2          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.560   278.694    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y2          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588   279.282    
                         clock uncertainty           -0.095   279.187    
    OLOGIC_X0Y2          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.338    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                        278.338    
                         arrival time                        -277.853    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.471%)  route 1.891ns (76.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 278.693 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.158   277.833    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.559   278.693    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.588   279.281    
                         clock uncertainty           -0.095   279.186    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.337    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                        278.337    
                         arrival time                        -277.833    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.452ns  (logic 0.580ns (23.652%)  route 1.872ns (76.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 278.694 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.139   277.814    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y1          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.560   278.694    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y1          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588   279.282    
                         clock uncertainty           -0.095   279.187    
    OLOGIC_X0Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.338    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                        278.338    
                         arrival time                        -277.814    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.989%)  route 1.838ns (76.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 278.692 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.105   277.780    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y5          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558   278.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y5          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.588   279.280    
                         clock uncertainty           -0.095   279.185    
    OLOGIC_X0Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                        278.336    
                         arrival time                        -277.780    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.252%)  route 1.812ns (75.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 278.692 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.078   277.754    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558   278.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
                         clock pessimism              0.588   279.280    
                         clock uncertainty           -0.095   279.185    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m
  -------------------------------------------------------------------
                         required time                        278.336    
                         arrival time                        -277.754    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.388ns  (logic 0.580ns (24.290%)  route 1.808ns (75.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 278.692 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.075   277.750    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558   278.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.588   279.280    
                         clock uncertainty           -0.095   279.185    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                        278.336    
                         arrival time                        -277.750    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.863%)  route 1.753ns (75.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 278.693 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.020   277.695    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y3          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.559   278.693    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y3          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
                         clock pessimism              0.588   279.281    
                         clock uncertainty           -0.095   279.186    
    OLOGIC_X0Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.337    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s
  -------------------------------------------------------------------
                         required time                        278.337    
                         arrival time                        -277.695    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        3.265ns  (logic 2.079ns (63.680%)  route 1.186ns (36.320%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.636ns = ( 275.364 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757   275.364    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628   276.992 f  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=19, routed)          0.609   277.601    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/data_o[1]
    SLICE_X41Y4          LUT2 (Prop_lut2_I0_O)        0.119   277.720 r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/dout[2]_i_2__1/O
                         net (fo=1, routed)           0.577   278.297    HDMI_CTRL_i/hdmi_tx_0/inst/encg/ade_reg_qq_reg
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.332   278.629 r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000   278.629    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   278.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.626   279.339    
                         clock uncertainty           -0.095   279.245    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)        0.029   279.274    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        279.274    
                         arrival time                        -278.629    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        3.169ns  (logic 1.876ns (59.201%)  route 1.293ns (40.799%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 278.714 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.636ns = ( 275.364 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757   275.364    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628   276.992 f  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=19, routed)          0.659   277.651    HDMI_CTRL_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y2          LUT2 (Prop_lut2_I0_O)        0.124   277.775 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.634   278.409    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_2__1_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124   278.533 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000   278.533    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_1_n_0
    SLICE_X43Y2          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580   278.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y2          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.626   279.340    
                         clock uncertainty           -0.095   279.246    
    SLICE_X43Y2          FDCE (Setup_fdce_C_D)        0.029   279.275    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                        279.275    
                         arrival time                        -278.533    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.284    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.859    -0.738    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.504    
                         clock uncertainty            0.095    -0.409    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.060    -0.349    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.808%)  route 0.167ns (54.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y2          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/Q
                         net (fo=2, routed)           0.167    -0.194    HDMI_CTRL_i/hdmi_tx_0/inst/encg/data_i[1]
    SLICE_X38Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.095    -0.392    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.275    HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.501    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y3          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.099    -0.237    HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X41Y2          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.733    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y2          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.095    -0.389    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.066    -0.323    HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.323    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.098    -0.225 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.225    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -0.737    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.233    -0.504    
                         clock uncertainty            0.095    -0.409    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.092    -0.317    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.131    -0.230    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.185    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[9]_i_3_n_0
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.095    -0.394    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.092    -0.302    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.435%)  route 0.226ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y2          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/Q
                         net (fo=2, routed)           0.226    -0.135    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/data_i[1]
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                         clock pessimism              0.269    -0.465    
                         clock uncertainty            0.095    -0.370    
    SLICE_X42Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.268    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.256    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -0.737    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.233    -0.504    
                         clock uncertainty            0.095    -0.409    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.017    -0.392    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.198    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.048    -0.150 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[3]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X39Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.095    -0.394    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.107    -0.287    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.520%)  route 0.182ns (46.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.503    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y6          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=7, routed)           0.182    -0.157    HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045    -0.112 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout[8]_i_1_n_0
    SLICE_X42Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/C
                         clock pessimism              0.269    -0.465    
                         clock uncertainty            0.095    -0.370    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120    -0.250    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.936%)  route 0.186ns (50.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/Q
                         net (fo=6, routed)           0.186    -0.174    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.129 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[0]_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.095    -0.391    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.120    -0.271    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CTRL_clk_wiz_0
  To Clock:  clk_out1_HDMI_CTRL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.821%)  route 1.962ns (77.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 642.692 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.228   641.904    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y6          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558   642.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y6          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
                         clock pessimism              0.588   643.280    
                         clock uncertainty           -0.095   643.185    
    OLOGIC_X0Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_m
  -------------------------------------------------------------------
                         required time                        642.336    
                         arrival time                        -641.904    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.491ns  (logic 0.580ns (23.284%)  route 1.911ns (76.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 642.694 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.178   641.853    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y2          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.560   642.694    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y2          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588   643.282    
                         clock uncertainty           -0.095   643.187    
    OLOGIC_X0Y2          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.338    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                        642.338    
                         arrival time                        -641.853    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.471%)  route 1.891ns (76.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 642.693 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.158   641.833    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.559   642.693    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.588   643.281    
                         clock uncertainty           -0.095   643.186    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.337    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                        642.337    
                         arrival time                        -641.833    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.452ns  (logic 0.580ns (23.652%)  route 1.872ns (76.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 642.694 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.139   641.815    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y1          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.560   642.694    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y1          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588   643.282    
                         clock uncertainty           -0.095   643.187    
    OLOGIC_X0Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.338    HDMI_CTRL_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                        642.338    
                         arrival time                        -641.814    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.418ns  (logic 0.580ns (23.989%)  route 1.838ns (76.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 642.692 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.105   641.780    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y5          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558   642.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y5          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.588   643.280    
                         clock uncertainty           -0.095   643.185    
    OLOGIC_X0Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                        642.336    
                         arrival time                        -641.780    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.392ns  (logic 0.580ns (24.252%)  route 1.812ns (75.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 642.692 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.078   641.754    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558   642.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
                         clock pessimism              0.588   643.280    
                         clock uncertainty           -0.095   643.185    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_m
  -------------------------------------------------------------------
                         required time                        642.336    
                         arrival time                        -641.754    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.388ns  (logic 0.580ns (24.290%)  route 1.808ns (75.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 642.692 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.075   641.750    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558   642.692    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.588   643.280    
                         clock uncertainty           -0.095   643.185    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.336    HDMI_CTRL_i/hdmi_tx_0/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                        642.336    
                         arrival time                        -641.750    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.863%)  route 1.753ns (75.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 642.693 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.020   641.695    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y3          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.559   642.693    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y3          OSERDESE2                                    r  HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
                         clock pessimism              0.588   643.281    
                         clock uncertainty           -0.095   643.186    
    OLOGIC_X0Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.337    HDMI_CTRL_i/hdmi_tx_0/inst/serial_g/oserdes_s
  -------------------------------------------------------------------
                         required time                        642.337    
                         arrival time                        -641.695    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        3.265ns  (logic 2.079ns (63.680%)  route 1.186ns (36.320%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.636ns = ( 639.364 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757   639.364    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628   640.992 f  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=19, routed)          0.609   641.601    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/data_o[1]
    SLICE_X41Y4          LUT2 (Prop_lut2_I0_O)        0.119   641.720 r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/dout[2]_i_2__1/O
                         net (fo=1, routed)           0.577   642.297    HDMI_CTRL_i/hdmi_tx_0/inst/encg/ade_reg_qq_reg
    SLICE_X41Y4          LUT5 (Prop_lut5_I4_O)        0.332   642.629 r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000   642.629    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   642.714    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.626   643.339    
                         clock uncertainty           -0.095   643.245    
    SLICE_X41Y4          FDCE (Setup_fdce_C_D)        0.029   643.274    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        643.274    
                         arrival time                        -642.629    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        3.169ns  (logic 1.876ns (59.201%)  route 1.293ns (40.799%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.636ns = ( 639.364 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.757   639.364    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628   640.992 f  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=19, routed)          0.659   641.651    HDMI_CTRL_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X42Y2          LUT2 (Prop_lut2_I0_O)        0.124   641.775 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.634   642.409    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_2__1_n_0
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124   642.533 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000   642.533    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout[0]_i_1_n_0
    SLICE_X43Y2          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580   642.715    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y2          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.626   643.340    
                         clock uncertainty           -0.095   643.246    
    SLICE_X43Y2          FDCE (Setup_fdce_C_D)        0.029   643.275    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                        643.275    
                         arrival time                        -642.533    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.284    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.859    -0.738    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y12         FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.504    
                         clock uncertainty            0.095    -0.409    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.060    -0.349    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.808%)  route 0.167ns (54.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y2          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/Q
                         net (fo=2, routed)           0.167    -0.194    HDMI_CTRL_i/hdmi_tx_0/inst/encg/data_i[1]
    SLICE_X38Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.095    -0.392    
    SLICE_X38Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.275    HDMI_CTRL_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.594    -0.501    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y3          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.099    -0.237    HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X41Y2          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.864    -0.733    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y2          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.095    -0.389    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.066    -0.323    HDMI_CTRL_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.323    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.098    -0.225 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.225    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -0.737    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.233    -0.504    
                         clock uncertainty            0.095    -0.409    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.092    -0.317    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=8, routed)           0.131    -0.230    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.185    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[9]_i_3_n_0
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.095    -0.394    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.092    -0.302    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.435%)  route 0.226ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X37Y2          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VDE_reg/Q
                         net (fo=2, routed)           0.226    -0.135    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/data_i[1]
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y3          SRL16E                                       r  HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                         clock pessimism              0.269    -0.465    
                         clock uncertainty            0.095    -0.370    
    SLICE_X42Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.268    HDMI_CTRL_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.591    -0.504    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.256    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.860    -0.737    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.233    -0.504    
                         clock uncertainty            0.095    -0.409    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.017    -0.392    HDMI_CTRL_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=11, routed)          0.140    -0.198    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.048    -0.150 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[3]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X39Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.095    -0.394    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.107    -0.287    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.520%)  route 0.182ns (46.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.592    -0.503    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y6          FDRE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=7, routed)           0.182    -0.157    HDMI_CTRL_i/hdmi_tx_0/inst/encr/q_m_reg[8]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045    -0.112 r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout[8]_i_1_n_0
    SLICE_X42Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]/C
                         clock pessimism              0.269    -0.465    
                         clock uncertainty            0.095    -0.370    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120    -0.250    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_CTRL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.936%)  route 0.186ns (50.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X36Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[9]/Q
                         net (fo=6, routed)           0.186    -0.174    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.129 r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT[0]_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.862    -0.735    HDMI_CTRL_i/VGA_controller_0/inst/i_CLK25MHZ
    SLICE_X38Y1          FDRE                                         r  HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.095    -0.391    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.120    -0.271    HDMI_CTRL_i/VGA_controller_0/inst/r_VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_CTRL_clk_wiz_0
  To Clock:  clk_out1_HDMI_CTRL_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.905ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.580ns (22.545%)  route 1.993ns (77.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.259     1.935    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    38.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/C
                         clock pessimism              0.626    39.339    
                         clock uncertainty           -0.095    39.245    
    SLICE_X43Y3          FDCE (Recov_fdce_C_CLR)     -0.405    38.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                 36.905    

Slack (MET) :             37.186ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.978     1.653    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    38.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.626    39.339    
                         clock uncertainty           -0.095    39.245    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 37.186    

Slack (MET) :             37.186ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.978     1.653    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    38.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.626    39.339    
                         clock uncertainty           -0.095    39.245    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 37.186    

Slack (MET) :             37.191ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.365%)  route 1.707ns (74.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.973     1.649    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    38.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.626    39.339    
                         clock uncertainty           -0.095    39.245    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                 37.191    

Slack (MET) :             37.208ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 38.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.957     1.632    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X40Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580    38.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.626    39.340    
                         clock uncertainty           -0.095    39.246    
    SLICE_X40Y1          FDCE (Recov_fdce_C_CLR)     -0.405    38.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                 37.208    

Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 38.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.943     1.618    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580    38.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    39.340    
                         clock uncertainty           -0.095    39.246    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    38.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                 37.222    

Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 38.714 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.943     1.618    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580    38.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/C
                         clock pessimism              0.626    39.340    
                         clock uncertainty           -0.095    39.246    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    38.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                 37.222    

Slack (MET) :             37.256ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.570%)  route 1.688ns (74.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.712 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.955     1.631    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X38Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.578    38.712    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588    39.300    
                         clock uncertainty           -0.095    39.206    
    SLICE_X38Y4          FDCE (Recov_fdce_C_CLR)     -0.319    38.887    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.887    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                 37.256    

Slack (MET) :             37.294ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.566%)  route 1.603ns (73.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.870     1.545    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    38.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.626    39.339    
                         clock uncertainty           -0.095    39.245    
    SLICE_X40Y5          FDCE (Recov_fdce_C_CLR)     -0.405    38.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 37.294    

Slack (MET) :             37.294ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@40.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.566%)  route 1.603ns (73.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.870     1.545    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    38.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.626    39.339    
                         clock uncertainty           -0.095    39.245    
    SLICE_X40Y5          FDCE (Recov_fdce_C_CLR)     -0.405    38.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 37.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_CTRL_clk_wiz_0_1
  To Clock:  clk_out1_HDMI_CTRL_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.573ns  (logic 0.580ns (22.545%)  route 1.993ns (77.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.259   277.935    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   278.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/C
                         clock pessimism              0.626   279.339    
                         clock uncertainty           -0.095   279.245    
    SLICE_X43Y3          FDCE (Recov_fdce_C_CLR)     -0.405   278.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                        278.840    
                         arrival time                        -277.935    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.978   277.653    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   278.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.626   279.339    
                         clock uncertainty           -0.095   279.245    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405   278.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        278.840    
                         arrival time                        -277.653    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.978   277.653    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   278.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.626   279.339    
                         clock uncertainty           -0.095   279.245    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405   278.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        278.840    
                         arrival time                        -277.653    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.365%)  route 1.707ns (74.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.973   277.649    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   278.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.626   279.339    
                         clock uncertainty           -0.095   279.245    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405   278.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        278.840    
                         arrival time                        -277.649    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 278.714 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.957   277.632    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X40Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580   278.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.626   279.340    
                         clock uncertainty           -0.095   279.246    
    SLICE_X40Y1          FDCE (Recov_fdce_C_CLR)     -0.405   278.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        278.841    
                         arrival time                        -277.632    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 278.714 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.943   277.618    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580   278.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626   279.340    
                         clock uncertainty           -0.095   279.246    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405   278.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        278.841    
                         arrival time                        -277.618    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 278.714 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.943   277.618    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580   278.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/C
                         clock pessimism              0.626   279.340    
                         clock uncertainty           -0.095   279.246    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405   278.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                        278.841    
                         arrival time                        -277.618    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.570%)  route 1.688ns (74.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 278.712 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.955   277.631    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X38Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.578   278.712    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588   279.300    
                         clock uncertainty           -0.095   279.206    
    SLICE_X38Y4          FDCE (Recov_fdce_C_CLR)     -0.319   278.887    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        278.887    
                         arrival time                        -277.630    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.566%)  route 1.603ns (73.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.870   277.545    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   278.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.626   279.339    
                         clock uncertainty           -0.095   279.245    
    SLICE_X40Y5          FDCE (Recov_fdce_C_CLR)     -0.405   278.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        278.840    
                         arrival time                        -277.545    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@280.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@276.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.566%)  route 1.603ns (73.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 275.362 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   275.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   275.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   276.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   276.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.870   277.545    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   278.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.626   279.339    
                         clock uncertainty           -0.095   279.245    
    SLICE_X40Y5          FDCE (Recov_fdce_C_CLR)     -0.405   278.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        278.840    
                         arrival time                        -277.545    
  -------------------------------------------------------------------
                         slack                                  1.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.095    -0.372    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.439    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.095    -0.372    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.439    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.095    -0.372    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.464    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.790    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_CTRL_clk_wiz_0
  To Clock:  clk_out1_HDMI_CTRL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.573ns  (logic 0.580ns (22.545%)  route 1.993ns (77.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.259   641.935    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   642.714    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/C
                         clock pessimism              0.626   643.339    
                         clock uncertainty           -0.095   643.245    
    SLICE_X43Y3          FDCE (Recov_fdce_C_CLR)     -0.405   642.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                        642.840    
                         arrival time                        -641.935    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.978   641.653    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   642.714    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.626   643.339    
                         clock uncertainty           -0.095   643.245    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405   642.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        642.840    
                         arrival time                        -641.653    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.978   641.653    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   642.714    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.626   643.339    
                         clock uncertainty           -0.095   643.245    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405   642.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        642.840    
                         arrival time                        -641.653    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.365%)  route 1.707ns (74.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.973   641.649    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   642.714    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.626   643.339    
                         clock uncertainty           -0.095   643.245    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405   642.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        642.840    
                         arrival time                        -641.649    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.957   641.633    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X40Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580   642.715    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.626   643.340    
                         clock uncertainty           -0.095   643.246    
    SLICE_X40Y1          FDCE (Recov_fdce_C_CLR)     -0.405   642.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        642.841    
                         arrival time                        -641.632    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.943   641.618    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580   642.715    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626   643.340    
                         clock uncertainty           -0.095   643.246    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405   642.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        642.841    
                         arrival time                        -641.618    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.943   641.618    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580   642.715    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/C
                         clock pessimism              0.626   643.340    
                         clock uncertainty           -0.095   643.246    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405   642.841    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                        642.841    
                         arrival time                        -641.618    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.570%)  route 1.688ns (74.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 642.712 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.955   641.631    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X38Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.578   642.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588   643.300    
                         clock uncertainty           -0.095   643.206    
    SLICE_X38Y4          FDCE (Recov_fdce_C_CLR)     -0.319   642.887    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        642.887    
                         arrival time                        -641.630    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.566%)  route 1.603ns (73.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.870   641.546    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   642.714    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.626   643.339    
                         clock uncertainty           -0.095   643.245    
    SLICE_X40Y5          FDCE (Recov_fdce_C_CLR)     -0.405   642.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        642.840    
                         arrival time                        -641.545    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@644.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@640.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.566%)  route 1.603ns (73.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 639.362 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755   639.362    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456   639.818 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733   640.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124   640.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.870   641.546    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579   642.714    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.626   643.339    
                         clock uncertainty           -0.095   643.245    
    SLICE_X40Y5          FDCE (Recov_fdce_C_CLR)     -0.405   642.840    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        642.840    
                         arrival time                        -641.545    
  -------------------------------------------------------------------
                         slack                                  1.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.095    -0.372    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.439    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.095    -0.372    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.439    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.095    -0.372    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.464    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.095    -0.390    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.790    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_CTRL_clk_wiz_0_1
  To Clock:  clk_out1_HDMI_CTRL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       88.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.908ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.580ns (22.545%)  route 1.993ns (77.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.259     1.935    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    90.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]/C
                         clock pessimism              0.626    91.339    
                         clock uncertainty           -0.091    91.248    
    SLICE_X43Y3          FDCE (Recov_fdce_C_CLR)     -0.405    90.843    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         90.843    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                 88.908    

Slack (MET) :             89.190ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.978     1.653    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    90.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.626    91.339    
                         clock uncertainty           -0.091    91.248    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.843    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         90.843    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 89.190    

Slack (MET) :             89.190ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.978     1.653    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    90.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.626    91.339    
                         clock uncertainty           -0.091    91.248    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.843    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         90.843    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 89.190    

Slack (MET) :             89.194ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.365%)  route 1.707ns (74.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.973     1.649    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    90.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.626    91.339    
                         clock uncertainty           -0.091    91.248    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.843    HDMI_CTRL_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         90.843    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                 89.194    

Slack (MET) :             89.212ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 90.714 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.957     1.632    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X40Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580    90.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.626    91.340    
                         clock uncertainty           -0.091    91.249    
    SLICE_X40Y1          FDCE (Recov_fdce_C_CLR)     -0.405    90.844    HDMI_CTRL_i/hdmi_tx_0/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         90.844    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                 89.212    

Slack (MET) :             89.226ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 90.714 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.943     1.618    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580    90.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    91.340    
                         clock uncertainty           -0.091    91.249    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    90.844    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         90.844    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                 89.226    

Slack (MET) :             89.226ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.580ns (25.708%)  route 1.676ns (74.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 90.714 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.943     1.618    HDMI_CTRL_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y1          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.580    90.714    HDMI_CTRL_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y1          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]/C
                         clock pessimism              0.626    91.340    
                         clock uncertainty           -0.091    91.249    
    SLICE_X43Y1          FDCE (Recov_fdce_C_CLR)     -0.405    90.844    HDMI_CTRL_i/hdmi_tx_0/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         90.844    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                 89.226    

Slack (MET) :             89.260ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.570%)  route 1.688ns (74.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.712 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.955     1.631    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X38Y4          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.578    90.712    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y4          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588    91.300    
                         clock uncertainty           -0.091    91.209    
    SLICE_X38Y4          FDCE (Recov_fdce_C_CLR)     -0.319    90.890    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         90.890    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                 89.260    

Slack (MET) :             89.298ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.566%)  route 1.603ns (73.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.870     1.545    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    90.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.626    91.339    
                         clock uncertainty           -0.091    91.248    
    SLICE_X40Y5          FDCE (Recov_fdce_C_CLR)     -0.405    90.843    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         90.843    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 89.298    

Slack (MET) :             89.298ns  (required time - arrival time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@92.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.580ns (26.566%)  route 1.603ns (73.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.755    -0.638    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.733     0.551    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.675 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.870     1.545    HDMI_CTRL_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         1.579    90.713    HDMI_CTRL_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.626    91.339    
                         clock uncertainty           -0.091    91.248    
    SLICE_X40Y5          FDCE (Recov_fdce_C_CLR)     -0.405    90.843    HDMI_CTRL_i/hdmi_tx_0/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         90.843    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 89.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X38Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.521%)  route 0.543ns (74.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.227    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y5          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.861    -0.736    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y5          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    HDMI_CTRL_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X42Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X42Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_CTRL_clk_wiz_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns - clk_out1_HDMI_CTRL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.974%)  route 0.624ns (77.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.593    -0.502    HDMI_CTRL_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y9          FDRE                                         r  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  HDMI_CTRL_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.354    -0.006    HDMI_CTRL_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.039 f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.269     0.308    HDMI_CTRL_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y6          FDCE                                         f  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CTRL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CTRL_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CTRL_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CTRL_i/clk_wiz/inst/clk_in1_HDMI_CTRL_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CTRL_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CTRL_i/clk_wiz/inst/clk_out1_HDMI_CTRL_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CTRL_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=124, routed)         0.863    -0.734    HDMI_CTRL_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y6          FDCE                                         r  HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X43Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    HDMI_CTRL_i/hdmi_tx_0/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.885    





