# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim2/Lab1_BUCUR_s_sim2.mpf
# Loading project Lab1_BUCUR_s_sim2
vsim -gui work.adder_tb
# vsim -gui work.adder_tb 
# Start time: 21:00:33 on Jan 30,2020
# Loading work.adder_tb
# Loading work.adder
add wave -position insertpoint  \
sim:/adder_tb/num1 \
sim:/adder_tb/num2 \
sim:/adder_tb/sum1
run -all
# End time: 21:01:31 on Jan 30,2020, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
