<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v</a>
defines: 
time_elapsed: 1.296s
ram usage: 39212 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp43bbke96/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v:30</a>: Compile module &#34;work@ckmux&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v:3</a>: Compile module &#34;work@tester&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v:30</a>: Implicit port type (wire) for &#34;clko1&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v:3</a>: Top level module &#34;work@tester&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp43bbke96/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_tester
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp43bbke96/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp43bbke96/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@tester)
 |vpiName:work@tester
 |uhdmallPackages:
 \_package: builtin, parent:work@tester
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ckmux, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v</a>, line:30, parent:work@tester
   |vpiDefName:work@ckmux
   |vpiFullName:work@ckmux
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:37
       |vpiFullName:work@ckmux
       |vpiStmt:
       \_assignment: , line:38
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (dclk1ff), line:38
           |vpiName:dclk1ff
           |vpiFullName:work@ckmux.dclk1ff
         |vpiRhs:
         \_constant: , line:38
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_forever_stmt: , line:39
         |vpiStmt:
         \_event_control: , line:39
           |vpiCondition:
           \_operation: , line:39
             |vpiOpType:40
             |vpiOperand:
             \_ref_obj: (clk1), line:39
               |vpiName:clk1
               |vpiFullName:work@ckmux.clk1
           |vpiStmt:
           \_assignment: , line:39
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (dclk1ff), line:39
               |vpiName:dclk1ff
               |vpiFullName:work@ckmux.dclk1ff
             |vpiRhs:
             \_operation: , line:39
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (dclk1ff), line:39
                 |vpiName:dclk1ff
                 |vpiFullName:work@ckmux.dclk1ff
   |vpiPort:
   \_port: (clko1), line:30
     |vpiName:clko1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clko1), line:30
         |vpiName:clko1
         |vpiFullName:work@ckmux.clko1
   |vpiPort:
   \_port: (clk1), line:30
     |vpiName:clk1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk1), line:30
         |vpiName:clk1
         |vpiFullName:work@ckmux.clk1
   |vpiPort:
   \_port: (clk2), line:30
     |vpiName:clk2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk2), line:30
         |vpiName:clk2
         |vpiFullName:work@ckmux.clk2
   |vpiPort:
   \_port: (f1), line:30
     |vpiName:f1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f1), line:30
         |vpiName:f1
         |vpiFullName:work@ckmux.f1
   |vpiPort:
   \_port: (f2), line:30
     |vpiName:f2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f2), line:30
         |vpiName:f2
         |vpiFullName:work@ckmux.f2
   |vpiContAssign:
   \_cont_assign: , line:42
     |vpiDelay:
     \_constant: , line:42
       |vpiConstType:7
       |vpiDecompile:#50
       |vpiSize:32
       |INT:0
     |vpiRhs:
     \_operation: , line:42
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (f2), line:42
         |vpiName:f2
         |vpiFullName:work@ckmux.f2
       |vpiOperand:
       \_ref_obj: (dclk1ff), line:42
         |vpiName:dclk1ff
         |vpiFullName:work@ckmux.dclk1ff
       |vpiOperand:
       \_ref_obj: (clk2), line:42
         |vpiName:clk2
         |vpiFullName:work@ckmux.clk2
     |vpiLhs:
     \_ref_obj: (dclk1), line:42
       |vpiName:dclk1
       |vpiFullName:work@ckmux.dclk1
   |vpiContAssign:
   \_cont_assign: , line:43
     |vpiDelay:
     \_constant: , line:43
       |vpiConstType:7
       |vpiDecompile:#50
       |vpiSize:32
       |INT:0
     |vpiRhs:
     \_operation: , line:43
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (f1), line:43
         |vpiName:f1
         |vpiFullName:work@ckmux.f1
       |vpiOperand:
       \_ref_obj: (dclk1), line:43
         |vpiName:dclk1
         |vpiFullName:work@ckmux.dclk1
       |vpiOperand:
       \_ref_obj: (clk1), line:43
         |vpiName:clk1
         |vpiFullName:work@ckmux.clk1
     |vpiLhs:
     \_ref_obj: (clko1), line:43
       |vpiName:clko1
       |vpiFullName:work@ckmux.clko1
   |vpiNet:
   \_logic_net: (dclk1ff), line:34
     |vpiName:dclk1ff
     |vpiFullName:work@ckmux.dclk1ff
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (dclk1), line:35
     |vpiName:dclk1
     |vpiFullName:work@ckmux.dclk1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clko1), line:30
   |vpiNet:
   \_logic_net: (clk1), line:30
   |vpiNet:
   \_logic_net: (clk2), line:30
   |vpiNet:
   \_logic_net: (f1), line:30
   |vpiNet:
   \_logic_net: (f2), line:30
 |uhdmallModules:
 \_module: work@tester, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v</a>, line:3, parent:work@tester
   |vpiDefName:work@tester
   |vpiFullName:work@tester
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:11
       |vpiFullName:work@tester
       |vpiStmt:
       \_assignment: , line:12
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (f1), line:12
           |vpiName:f1
           |vpiFullName:work@tester.f1
         |vpiRhs:
         \_constant: , line:12
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:13
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (f2), line:13
           |vpiName:f2
           |vpiFullName:work@tester.f2
         |vpiRhs:
         \_constant: , line:13
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:16
       |vpiFullName:work@tester
       |vpiStmt:
       \_assignment: , line:17
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk1), line:17
           |vpiName:clk1
           |vpiFullName:work@tester.clk1
         |vpiRhs:
         \_constant: , line:17
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_forever_stmt: , line:18
         |vpiStmt:
         \_delay_control: , line:18
           |#5000
           |vpiStmt:
           \_assignment: , line:18
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clk1), line:18
               |vpiName:clk1
               |vpiFullName:work@tester.clk1
             |vpiRhs:
             \_operation: , line:18
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (clk1), line:18
                 |vpiName:clk1
                 |vpiFullName:work@tester.clk1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:21
       |vpiFullName:work@tester
       |vpiStmt:
       \_assignment: , line:22
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk2), line:22
           |vpiName:clk2
           |vpiFullName:work@tester.clk2
         |vpiRhs:
         \_constant: , line:22
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_forever_stmt: , line:23
         |vpiStmt:
         \_delay_control: , line:23
           |#5100
           |vpiStmt:
           \_assignment: , line:23
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clk2), line:23
               |vpiName:clk2
               |vpiFullName:work@tester.clk2
             |vpiRhs:
             \_operation: , line:23
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (clk2), line:23
                 |vpiName:clk2
                 |vpiFullName:work@tester.clk2
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($monitor), line:26
       |vpiName:$monitor
       |vpiArgument:
       \_constant: , line:26
         |vpiConstType:6
         |vpiDecompile:&#34;%T %b %b %b&#34;
         |vpiSize:13
         |STRING:&#34;%T %b %b %b&#34;
       |vpiArgument:
       \_sys_func_call: ($time), line:26
         |vpiName:$time
       |vpiArgument:
       \_ref_obj: (clk1), line:26
         |vpiName:clk1
       |vpiArgument:
       \_ref_obj: (clko1), line:26
         |vpiName:clko1
       |vpiArgument:
       \_ref_obj: (clko2), line:26
         |vpiName:clko2
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_delay_control: , line:27
       |#50001
       |vpiStmt:
       \_sys_func_call: ($finish), line:27
         |vpiName:$finish
   |vpiContAssign:
   \_cont_assign: , line:9
     |vpiDelay:
     \_constant: , line:9
       |vpiConstType:7
       |vpiDecompile:#50
       |vpiSize:32
       |INT:0
     |vpiRhs:
     \_ref_obj: (clk1), line:9
       |vpiName:clk1
       |vpiFullName:work@tester.clk1
     |vpiLhs:
     \_ref_obj: (clko2), line:9
       |vpiName:clko2
       |vpiFullName:work@tester.clko2
   |vpiNet:
   \_logic_net: (clko1), line:4
     |vpiName:clko1
     |vpiFullName:work@tester.clko1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clko2), line:4
     |vpiName:clko2
     |vpiFullName:work@tester.clko2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk1), line:5
     |vpiName:clk1
     |vpiFullName:work@tester.clk1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk2), line:5
     |vpiName:clk2
     |vpiFullName:work@tester.clk2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (f1), line:5
     |vpiName:f1
     |vpiFullName:work@tester.f1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (f2), line:5
     |vpiName:f2
     |vpiFullName:work@tester.f2
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@tester (work@tester), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v</a>, line:3
   |vpiDefName:work@tester
   |vpiName:work@tester
   |vpiModule:
   \_module: work@ckmux (uut), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v</a>, line:7, parent:work@tester
     |vpiDefName:work@ckmux
     |vpiName:uut
     |vpiFullName:work@tester.uut
     |vpiPort:
     \_port: (clko1), line:30, parent:uut
       |vpiName:clko1
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (clko1)
         |vpiName:clko1
         |vpiActual:
         \_logic_net: (clko1), line:4, parent:work@tester
           |vpiName:clko1
           |vpiFullName:work@tester.clko1
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clko1), line:30, parent:uut
           |vpiName:clko1
           |vpiFullName:work@tester.uut.clko1
     |vpiPort:
     \_port: (clk1), line:30, parent:uut
       |vpiName:clk1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk1)
         |vpiName:clk1
         |vpiActual:
         \_logic_net: (clk1), line:5, parent:work@tester
           |vpiName:clk1
           |vpiFullName:work@tester.clk1
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk1), line:30, parent:uut
           |vpiName:clk1
           |vpiFullName:work@tester.uut.clk1
     |vpiPort:
     \_port: (clk2), line:30, parent:uut
       |vpiName:clk2
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk2)
         |vpiName:clk2
         |vpiActual:
         \_logic_net: (clk2), line:5, parent:work@tester
           |vpiName:clk2
           |vpiFullName:work@tester.clk2
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk2), line:30, parent:uut
           |vpiName:clk2
           |vpiFullName:work@tester.uut.clk2
     |vpiPort:
     \_port: (f1), line:30, parent:uut
       |vpiName:f1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (f1)
         |vpiName:f1
         |vpiActual:
         \_logic_net: (f1), line:5, parent:work@tester
           |vpiName:f1
           |vpiFullName:work@tester.f1
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (f1), line:30, parent:uut
           |vpiName:f1
           |vpiFullName:work@tester.uut.f1
     |vpiPort:
     \_port: (f2), line:30, parent:uut
       |vpiName:f2
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (f2)
         |vpiName:f2
         |vpiActual:
         \_logic_net: (f2), line:5, parent:work@tester
           |vpiName:f2
           |vpiFullName:work@tester.f2
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (f2), line:30, parent:uut
           |vpiName:f2
           |vpiFullName:work@tester.uut.f2
     |vpiNet:
     \_logic_net: (dclk1ff), line:34, parent:uut
       |vpiName:dclk1ff
       |vpiFullName:work@tester.uut.dclk1ff
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (dclk1), line:35, parent:uut
       |vpiName:dclk1
       |vpiFullName:work@tester.uut.dclk1
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (clko1), line:30, parent:uut
     |vpiNet:
     \_logic_net: (clk1), line:30, parent:uut
     |vpiNet:
     \_logic_net: (clk2), line:30, parent:uut
     |vpiNet:
     \_logic_net: (f1), line:30, parent:uut
     |vpiNet:
     \_logic_net: (f2), line:30, parent:uut
     |vpiInstance:
     \_module: work@tester (work@tester), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr528b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr528b.v</a>, line:3
   |vpiNet:
   \_logic_net: (clko1), line:4, parent:work@tester
   |vpiNet:
   \_logic_net: (clko2), line:4, parent:work@tester
     |vpiName:clko2
     |vpiFullName:work@tester.clko2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk1), line:5, parent:work@tester
   |vpiNet:
   \_logic_net: (clk2), line:5, parent:work@tester
   |vpiNet:
   \_logic_net: (f1), line:5, parent:work@tester
   |vpiNet:
   \_logic_net: (f2), line:5, parent:work@tester
Object: \work_tester of type 3000
Object: \work_tester of type 32
Object: \uut of type 32
Object: \clko1 of type 44
Object: \clk1 of type 44
Object: \clk2 of type 44
Object: \f1 of type 44
Object: \f2 of type 44
Object: \dclk1ff of type 36
Object: \dclk1 of type 36
Object: \clko1 of type 36
Object: \clk1 of type 36
Object: \clk2 of type 36
Object: \f1 of type 36
Object: \f2 of type 36
Object: \clko1 of type 36
Object: \clko2 of type 36
Object: \clk1 of type 36
Object: \clk2 of type 36
Object: \f1 of type 36
Object: \f2 of type 36
Object: \work_ckmux of type 32
Object: \clko1 of type 44
Object: \clk1 of type 44
Object: \clk2 of type 44
Object: \f1 of type 44
Object: \f2 of type 44
Object:  of type 8
Object: \dclk1 of type 608
Object:  of type 39
Object: \f2 of type 608
Object: \dclk1ff of type 608
Object: \clk2 of type 608
Object:  of type 8
Object: \clko1 of type 608
Object:  of type 39
Object: \f1 of type 608
Object: \dclk1 of type 608
Object: \clk1 of type 608
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \dclk1ff of type 608
Object:  of type 7
Object:  of type 17
ERROR: Encountered unhandled object type: 17

</pre>
</body>