$date
	Sun Oct 23 05:36:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#78834
b111 &
b111 %
1$
b111 !
1"
#78835
0"
#78838
b10110 &
b10110 %
#78842
b1011 &
b1011 %
#78846
b100010 &
b100010 %
#78850
b10001 &
b10001 %
#78854
b110100 &
b110100 %
#78858
b11010 &
b11010 %
#78862
b1101 &
b1101 %
#78866
b101000 &
b101000 %
#78870
b10100 &
b10100 %
#78874
b1010 &
b1010 %
#78878
b101 &
b101 %
#78882
b10000 &
b10000 %
#78886
b1000 &
b1000 %
#78890
b100 &
b100 %
#78894
b10 &
b10 %
#78898
b1 &
b1 %
1#
#78902
b0 &
0#
b0 %
0$
#1094062
b101 &
b101 %
1$
b101 !
1"
#1094063
0"
#1094066
b10000 &
b10000 %
#1094070
b1000 &
b1000 %
#1094074
b100 &
b100 %
#1094078
b10 &
b10 %
#1094082
b1 &
b1 %
1#
#1094086
b0 &
0#
b0 %
0$
#2107084
b1 !
1"
#2107086
b1 &
b1 %
1$
#2107087
0"
#2107090
1#
#2107094
b0 &
0#
b0 %
0$
#4500012
