/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 416 192)
	(text "tape_reader" (rect 5 0 111 21)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 105 36 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 46 21)(font "Intel Clear" (font_size 8)))
		(text "clock" (rect 21 27 67 48)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "SERIAL_RX" (rect 0 0 95 21)(font "Intel Clear" (font_size 8)))
		(text "SERIAL_RX" (rect 21 43 116 64)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "clear_FIFO" (rect 0 0 92 21)(font "Intel Clear" (font_size 8)))
		(text "clear_FIFO" (rect 21 59 113 80)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "load_mode_toggle" (rect 0 0 159 21)(font "Intel Clear" (font_size 8)))
		(text "load_mode_toggle" (rect 21 75 180 96)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "port_5F_out[3..0]" (rect 0 0 149 21)(font "Intel Clear" (font_size 8)))
		(text "port_5F_out[3..0]" (rect 21 91 170 112)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 352 32)
		(output)
		(text "TAPE_IN" (rect -24 0 49 21)(font "Intel Clear" (font_size 8)))
		(text "TAPE_IN" (rect 266 27 339 48)(font "Intel Clear" (font_size 8)))
		(line (pt 352 32)(pt 336 32))
	)
	(port
		(pt 352 48)
		(output)
		(text "port_3F_in[7..0]" (rect -24 0 112 21)(font "Intel Clear" (font_size 8)))
		(text "port_3F_in[7..0]" (rect 211 43 347 64)(font "Intel Clear" (font_size 8)))
		(line (pt 352 48)(pt 336 48)(line_width 3))
	)
	(port
		(pt 352 64)
		(output)
		(text "port_5F_in[3..0]" (rect -24 0 112 21)(font "Intel Clear" (font_size 8)))
		(text "port_5F_in[3..0]" (rect 211 59 347 80)(font "Intel Clear" (font_size 8)))
		(line (pt 352 64)(pt 336 64)(line_width 3))
	)
	(port
		(pt 352 80)
		(output)
		(text "load_mode_id[1..0]" (rect -24 0 141 21)(font "Intel Clear" (font_size 8)))
		(text "load_mode_id[1..0]" (rect 182 75 347 96)(font "Intel Clear" (font_size 8)))
		(line (pt 352 80)(pt 336 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 336 112))
	)
)
