vhdl xil_defaultlib  \
"../../../bd/design_fft/ip/design_fft_axi_dma_0_0/sim/design_fft_axi_dma_0_0.vhd" \
"../../../bd/design_fft/ip/design_fft_axi_smc_0/bd_0/ip/ip_1/sim/bd_18ef_psr_aclk_0.vhd" \
"../../../bd/design_fft/ip/design_fft_rst_ps7_0_100M_0/sim/design_fft_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_fft/ip/design_fft_xfft_0_0/sim/design_fft_xfft_0_0.vhd" \
"../../../bd/design_fft/ip/design_fft_floating_point_0_0/sim/design_fft_floating_point_0_0.vhd" \

nosort
