// Seed: 4223423545
module module_0 (
    output uwire id_0,
    input  uwire id_1
    , id_3
);
  assign id_3 = id_3;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13,
    inout wand id_14,
    input tri id_15
);
  wire id_17;
  xor (id_5, id_17, id_8, id_14, id_10, id_2, id_3, id_4, id_13, id_9, id_12, id_6, id_15);
  module_0(
      id_0, id_11
  );
endmodule
