\hypertarget{struct_c_g_u___p_l_l___r_e_g___t}{}\section{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T Struct Reference}
\label{struct_c_g_u___p_l_l___r_e_g___t}\index{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}}


{\ttfamily \#include $<$cguccu\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_c_g_u___p_l_l___r_e_g___t_ae0ecd7bd027d8befd5feadd3ec410c52}{P\+L\+L\+\_\+\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_g_u___p_l_l___r_e_g___t_a4f89fde60595e2d4e8d8d790a2ca3322}{P\+L\+L\+\_\+\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_g_u___p_l_l___r_e_g___t_a7ac1589cbf991bec0eaca0653bef076e}{P\+L\+L\+\_\+\+M\+D\+IV}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_g_u___p_l_l___r_e_g___t_a9f0e5bb2892c8c6cf183d3c58400d889}{P\+L\+L\+\_\+\+N\+P\+\_\+\+D\+IV}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+LL register block 

Definition at line 56 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_c_g_u___p_l_l___r_e_g___t_a4f89fde60595e2d4e8d8d790a2ca3322}\label{struct_c_g_u___p_l_l___r_e_g___t_a4f89fde60595e2d4e8d8d790a2ca3322}} 
\index{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}!P\+L\+L\+\_\+\+C\+T\+RL@{P\+L\+L\+\_\+\+C\+T\+RL}}
\index{P\+L\+L\+\_\+\+C\+T\+RL@{P\+L\+L\+\_\+\+C\+T\+RL}!C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{P\+L\+L\+\_\+\+C\+T\+RL}{PLL\_CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+\+T\+::\+P\+L\+L\+\_\+\+C\+T\+RL}

P\+LL control register 

Definition at line 58 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_c_g_u___p_l_l___r_e_g___t_a7ac1589cbf991bec0eaca0653bef076e}\label{struct_c_g_u___p_l_l___r_e_g___t_a7ac1589cbf991bec0eaca0653bef076e}} 
\index{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}!P\+L\+L\+\_\+\+M\+D\+IV@{P\+L\+L\+\_\+\+M\+D\+IV}}
\index{P\+L\+L\+\_\+\+M\+D\+IV@{P\+L\+L\+\_\+\+M\+D\+IV}!C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{P\+L\+L\+\_\+\+M\+D\+IV}{PLL\_MDIV}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+\+T\+::\+P\+L\+L\+\_\+\+M\+D\+IV}

P\+LL M-\/divider register 

Definition at line 59 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_c_g_u___p_l_l___r_e_g___t_a9f0e5bb2892c8c6cf183d3c58400d889}\label{struct_c_g_u___p_l_l___r_e_g___t_a9f0e5bb2892c8c6cf183d3c58400d889}} 
\index{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}!P\+L\+L\+\_\+\+N\+P\+\_\+\+D\+IV@{P\+L\+L\+\_\+\+N\+P\+\_\+\+D\+IV}}
\index{P\+L\+L\+\_\+\+N\+P\+\_\+\+D\+IV@{P\+L\+L\+\_\+\+N\+P\+\_\+\+D\+IV}!C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{P\+L\+L\+\_\+\+N\+P\+\_\+\+D\+IV}{PLL\_NP\_DIV}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+\+T\+::\+P\+L\+L\+\_\+\+N\+P\+\_\+\+D\+IV}

P\+LL N/\+P-\/divider register 

Definition at line 60 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_c_g_u___p_l_l___r_e_g___t_ae0ecd7bd027d8befd5feadd3ec410c52}\label{struct_c_g_u___p_l_l___r_e_g___t_ae0ecd7bd027d8befd5feadd3ec410c52}} 
\index{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}!P\+L\+L\+\_\+\+S\+T\+AT@{P\+L\+L\+\_\+\+S\+T\+AT}}
\index{P\+L\+L\+\_\+\+S\+T\+AT@{P\+L\+L\+\_\+\+S\+T\+AT}!C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T@{C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+T}}
\subsubsection{\texorpdfstring{P\+L\+L\+\_\+\+S\+T\+AT}{PLL\_STAT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t C\+G\+U\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+\_\+\+T\+::\+P\+L\+L\+\_\+\+S\+T\+AT}

P\+LL status register 

Definition at line 57 of file cguccu\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{cguccu__18xx__43xx_8h}{cguccu\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
