char8x12_lookup_table.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5aba/src/char8x12_lookup_table.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
scancode2ascii.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5aba/src/scancode2ascii.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
videomemlab_master_v1_0_M00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5aba/hdl/videomemlab_master_v1_0_M00_AXI.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
videomemlab_master_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/5aba/hdl/videomemlab_master_v1_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1_videomemlab_master_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_videomemlab_master_0_0/sim/design_1_videomemlab_master_0_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1_clk_wiz_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
debounce.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6c7a/src/debounce.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
keyboard_subordinate_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6c7a/hdl/keyboard_subordinate_v1_0_S00_AXI.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
ps2_keyboard.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6c7a/src/ps2_keyboard.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
keyboard_subordinate_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/6c7a/hdl/keyboard_subordinate_v1_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1_keyboard_subordinate_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_keyboard_subordinate_0_0/sim/design_1_keyboard_subordinate_0_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
bram.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9d46/src/bram.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
list_ch12_01_vga_sync.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9d46/src/list_ch12_01_vga_sync.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
vga_bram_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9d46/hdl/vga_bram_v1_0_S00_AXI.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
vga_bram_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/9d46/hdl/vga_bram_v1_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1_vga_bram_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_bram_0_0/sim/design_1_vga_bram_0_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1_rst_clk_wiz_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_50M_0/sim/design_1_rst_clk_wiz_0_50M_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
bd_f60c.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
bd_f60c_ila_lib_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1_system_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/6887/hdl/verilog"incdir="../../../../Lab6.srcs/sources_1/bd/design_1/ipshared/9623/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
