# vsim -debugDB -l test_adder.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 21:01:12 on May 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: ../tb/test_bench.v(15): Module 'register1' is not defined.
#  For instance 'dut' at path 'test_bench'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 21:01:12 on May 16,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
