

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:55:21 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  792077|  792077|  792077|  792077|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        |- Col_Loop             |  72006|  72006|      6546|          -|          -|    11|    no    |
        | + Filter2_Loop        |   6544|   6544|       409|          -|          -|    16|    no    |
        |  ++ W_Row_Loop        |    402|    402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |    132|    132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |     42|     42|         7|          -|          -|     6|    no    |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 177
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 18 
3 --> 4 2 
4 --> 13 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 3 
18 --> 19 34 
19 --> 20 18 
20 --> 29 21 
21 --> 22 20 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 22 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 19 
34 --> 35 50 
35 --> 36 34 
36 --> 45 37 
37 --> 38 36 
38 --> 39 37 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 38 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 35 
50 --> 51 66 
51 --> 52 50 
52 --> 61 53 
53 --> 54 52 
54 --> 55 53 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 54 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 51 
66 --> 67 82 
67 --> 68 66 
68 --> 77 69 
69 --> 70 68 
70 --> 71 69 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 70 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 67 
82 --> 83 98 
83 --> 84 82 
84 --> 93 85 
85 --> 86 84 
86 --> 87 85 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 86 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 83 
98 --> 99 114 
99 --> 100 98 
100 --> 109 101 
101 --> 102 100 
102 --> 103 101 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 102 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 99 
114 --> 115 130 
115 --> 116 114 
116 --> 125 117 
117 --> 118 116 
118 --> 119 117 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 118 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 115 
130 --> 131 146 
131 --> 132 130 
132 --> 141 133 
133 --> 134 132 
134 --> 135 133 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 134 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 131 
146 --> 147 162 
147 --> 148 146 
148 --> 157 149 
149 --> 150 148 
150 --> 151 149 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 150 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 147 
162 --> 163 
163 --> 164 162 
164 --> 173 165 
165 --> 166 164 
166 --> 167 165 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 166 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 163 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 180 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 181 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.76ns)   --->   "br label %0" [conv/conv.cpp:11]   --->   Operation 182 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%c_0_0 = phi i4 [ 0, %Row_Loop_begin ], [ %add_ln11, %Col_Loop_end ]" [conv/conv.cpp:11]   --->   Operation 183 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0_0, -5" [conv/conv.cpp:11]   --->   Operation 184 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.73ns)   --->   "%add_ln11 = add i4 %c_0_0, 1" [conv/conv.cpp:11]   --->   Operation 186 'add' 'add_ln11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop, label %Col_Loop_begin" [conv/conv.cpp:11]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 188 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 189 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_0, i4 0)" [conv/conv.cpp:35]   --->   Operation 190 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %tmp_77 to i9" [conv/conv.cpp:14]   --->   Operation 191 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:14]   --->   Operation 192 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp) nounwind" [conv/conv.cpp:40]   --->   Operation 193 'specregionend' 'empty' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 194 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.76ns)   --->   "br label %6" [conv/conv.cpp:11]   --->   Operation 195 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%f_0_0 = phi i5 [ 0, %Col_Loop_begin ], [ %add_ln14, %Filter2_Loop_end ]" [conv/conv.cpp:14]   --->   Operation 196 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0_0, -16" [conv/conv.cpp:14]   --->   Operation 197 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 198 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.78ns)   --->   "%add_ln14 = add i5 %f_0_0, 1" [conv/conv.cpp:14]   --->   Operation 199 'add' 'add_ln14' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [conv/conv.cpp:14]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 202 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0_0 to i64" [conv/conv.cpp:26]   --->   Operation 203 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %f_0_0 to i11" [conv/conv.cpp:35]   --->   Operation 204 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %f_0_0 to i9" [conv/conv.cpp:35]   --->   Operation 205 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.91ns)   --->   "%add_ln35_1 = add i9 %zext_ln14, %zext_ln35_2" [conv/conv.cpp:35]   --->   Operation 206 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i9 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 207 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv.cpp:35]   --->   Operation 208 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:18]   --->   Operation 209 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_s) nounwind" [conv/conv.cpp:39]   --->   Operation 210 'specregionend' 'empty_5' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "br label %0" [conv/conv.cpp:11]   --->   Operation 211 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv/conv.cpp:18]   --->   Operation 212 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 213 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%phi_mul = phi i6 [ 0, %Filter2_Loop_begin ], [ %add_ln18_10, %W_Row_Loop_end ]" [conv/conv.cpp:18]   --->   Operation 214 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (1.82ns)   --->   "%add_ln18_10 = add i6 %phi_mul, 13" [conv/conv.cpp:18]   --->   Operation 215 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv/conv.cpp:18]   --->   Operation 216 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 217 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv/conv.cpp:18]   --->   Operation 218 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Row_Loop_begin" [conv/conv.cpp:18]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 220 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 221 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %wr_0_0 to i5" [conv/conv.cpp:26]   --->   Operation 222 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_80 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv/conv.cpp:26]   --->   Operation 223 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i4 %tmp_80 to i5" [conv/conv.cpp:26]   --->   Operation 224 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_4, %zext_ln26_2" [conv/conv.cpp:26]   --->   Operation 225 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv/conv.cpp:26]   --->   Operation 226 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:21]   --->   Operation 227 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 228 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 229 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 229 'load' 'conv_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 5.38>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 230 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv/conv.cpp:21]   --->   Operation 231 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i4" [conv/conv.cpp:21]   --->   Operation 232 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv.cpp:21]   --->   Operation 233 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 234 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv.cpp:21]   --->   Operation 235 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv/conv.cpp:21]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 237 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 238 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i2 %wc_0_0 to i6" [conv/conv.cpp:26]   --->   Operation 239 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i6 %zext_ln26_9, %sext_ln26" [conv/conv.cpp:26]   --->   Operation 240 'add' 'add_ln26_19' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_19 to i4" [conv/conv.cpp:26]   --->   Operation 241 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [conv/conv.cpp:26]   --->   Operation 242 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_83 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_19, i1 false)" [conv/conv.cpp:26]   --->   Operation 243 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.87ns)   --->   "%sub_ln26_2 = sub i7 %p_shl, %tmp_83" [conv/conv.cpp:26]   --->   Operation 244 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0_0, %zext_ln21" [conv/conv.cpp:26]   --->   Operation 245 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i4 %add_ln26_1 to i6" [conv/conv.cpp:26]   --->   Operation 246 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (1.82ns)   --->   "%add_ln26_20 = add i6 %zext_ln26_10, %phi_mul" [conv/conv.cpp:26]   --->   Operation 247 'add' 'add_ln26_20' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_84 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln26_20, i3 0)" [conv/conv.cpp:26]   --->   Operation 248 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i9 %tmp_84 to i11" [conv/conv.cpp:26]   --->   Operation 249 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_85 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_20, i1 false)" [conv/conv.cpp:26]   --->   Operation 250 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i7 %tmp_85 to i11" [conv/conv.cpp:26]   --->   Operation 251 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (1.82ns)   --->   "%sub_ln26_3 = sub i11 %zext_ln26_11, %zext_ln26_12" [conv/conv.cpp:26]   --->   Operation 252 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:24]   --->   Operation 253 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_10) nounwind" [conv/conv.cpp:29]   --->   Operation 254 'specregionend' 'empty_9' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:18]   --->   Operation 255 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %5 ]" [conv/conv.cpp:26]   --->   Operation 256 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %5 ]" [conv/conv.cpp:24]   --->   Operation 257 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0_0, -2" [conv/conv.cpp:24]   --->   Operation 258 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 259 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (1.65ns)   --->   "%add_ln24 = add i3 %ch_0_0, 1" [conv/conv.cpp:24]   --->   Operation 260 'add' 'add_ln24' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %5" [conv/conv.cpp:24]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i3 %ch_0_0 to i7" [conv/conv.cpp:26]   --->   Operation 262 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i3 %ch_0_0 to i11" [conv/conv.cpp:26]   --->   Operation 263 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (1.87ns)   --->   "%add_ln26_23 = add i7 %zext_ln26_13, %sub_ln26_2" [conv/conv.cpp:26]   --->   Operation 264 'add' 'add_ln26_23' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_94_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_23, i4 0)" [conv/conv.cpp:26]   --->   Operation 265 'bitconcatenate' 'tmp_94_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (1.63ns)   --->   "%add_ln26_24 = add i11 %zext_ln35_1, %tmp_94_cast" [conv/conv.cpp:26]   --->   Operation 266 'add' 'add_ln26_24' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i11 %add_ln26_24 to i64" [conv/conv.cpp:26]   --->   Operation 267 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_27" [conv/conv.cpp:26]   --->   Operation 268 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (1.73ns)   --->   "%add_ln26_25 = add i11 %zext_ln26_24, %sub_ln26_3" [conv/conv.cpp:26]   --->   Operation 269 'add' 'add_ln26_25' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i11 %add_ln26_25 to i64" [conv/conv.cpp:26]   --->   Operation 270 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 271 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 272 [2/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:26]   --->   Operation 272 'load' 'conv_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 273 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 273 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_17) nounwind" [conv/conv.cpp:28]   --->   Operation 274 'specregionend' 'empty_11' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:21]   --->   Operation 275 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 276 [1/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:26]   --->   Operation 276 'load' 'conv_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_7 : Operation 277 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 277 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 278 [2/2] (12.3ns)   --->   "%tmp_18 = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:26]   --->   Operation 278 'fmul' 'tmp_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 279 [1/2] (12.3ns)   --->   "%tmp_18 = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:26]   --->   Operation 279 'fmul' 'tmp_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 280 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_18" [conv/conv.cpp:26]   --->   Operation 280 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 281 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_18" [conv/conv.cpp:26]   --->   Operation 281 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 282 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_18" [conv/conv.cpp:26]   --->   Operation 282 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 283 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_18" [conv/conv.cpp:26]   --->   Operation 284 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:24]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 13.7>
ST_13 : Operation 286 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 286 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 287 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 287 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 10.5>
ST_14 : Operation 288 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 288 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 10.5>
ST_15 : Operation 289 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 289 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 15.9>
ST_16 : Operation 290 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 290 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 291 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 9.66>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv/conv.cpp:34]   --->   Operation 292 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 293 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 294 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_8, -1" [conv/conv.cpp:34]   --->   Operation 295 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 296 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 297 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 298 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_9" [conv/conv.cpp:34]   --->   Operation 299 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 300 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 300 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 301 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 301 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv.cpp:38]   --->   Operation 302 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:14]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 1.82>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%c_0_1 = phi i4 [ 0, %Row_Loop ], [ %add_ln11_1, %Col_Loop_end1 ]" [conv/conv.cpp:11]   --->   Operation 304 'phi' 'c_0_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (1.30ns)   --->   "%icmp_ln11_1 = icmp eq i4 %c_0_1, -5" [conv/conv.cpp:11]   --->   Operation 305 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 306 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (1.73ns)   --->   "%add_ln11_1 = add i4 %c_0_1, 1" [conv/conv.cpp:11]   --->   Operation 307 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_1, label %Row_Loop1, label %Col_Loop_begin1" [conv/conv.cpp:11]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 309 'specloopname' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 310 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_1, i4 0)" [conv/conv.cpp:35]   --->   Operation 311 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %tmp_78 to i9" [conv/conv.cpp:35]   --->   Operation 312 'zext' 'zext_ln35' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (1.82ns)   --->   "%add_ln35 = add i9 %zext_ln35, 176" [conv/conv.cpp:35]   --->   Operation 313 'add' 'add_ln35' <Predicate = (!icmp_ln11_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 314 [1/1] (1.76ns)   --->   "br label %7" [conv/conv.cpp:14]   --->   Operation 314 'br' <Predicate = (!icmp_ln11_1)> <Delay = 1.76>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv.cpp:40]   --->   Operation 315 'specregionend' 'empty_13' <Predicate = (icmp_ln11_1)> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 316 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln11_1)> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (1.76ns)   --->   "br label %12" [conv/conv.cpp:11]   --->   Operation 317 'br' <Predicate = (icmp_ln11_1)> <Delay = 1.76>

State 19 <SV = 3> <Delay = 1.82>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%f_0_1 = phi i5 [ 0, %Col_Loop_begin1 ], [ %add_ln14_1, %Filter2_Loop_end1 ]" [conv/conv.cpp:14]   --->   Operation 318 'phi' 'f_0_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (1.36ns)   --->   "%icmp_ln14_1 = icmp eq i5 %f_0_1, -16" [conv/conv.cpp:14]   --->   Operation 319 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 320 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (1.78ns)   --->   "%add_ln14_1 = add i5 %f_0_1, 1" [conv/conv.cpp:14]   --->   Operation 321 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %Col_Loop_end1, label %Filter2_Loop_begin1" [conv/conv.cpp:14]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 323 'specloopname' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 324 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %f_0_1 to i64" [conv/conv.cpp:26]   --->   Operation 325 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i5 %f_0_1 to i11" [conv/conv.cpp:35]   --->   Operation 326 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i5 %f_0_1 to i9" [conv/conv.cpp:35]   --->   Operation 327 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (1.82ns)   --->   "%add_ln35_3 = add i9 %add_ln35, %zext_ln35_6" [conv/conv.cpp:35]   --->   Operation 328 'add' 'add_ln35_3' <Predicate = (!icmp_ln14_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i9 %add_ln35_3 to i64" [conv/conv.cpp:35]   --->   Operation 329 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv/conv.cpp:35]   --->   Operation 330 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln14_1)> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (1.76ns)   --->   "br label %8" [conv/conv.cpp:18]   --->   Operation 331 'br' <Predicate = (!icmp_ln14_1)> <Delay = 1.76>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv/conv.cpp:39]   --->   Operation 332 'specregionend' 'empty_15' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "br label %6" [conv/conv.cpp:11]   --->   Operation 333 'br' <Predicate = (icmp_ln14_1)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 5.05>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter2_Loop_begin1 ], [ %add_ln26, %W_Row_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 334 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter2_Loop_begin1 ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 335 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv/conv.cpp:18]   --->   Operation 336 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 337 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (1.56ns)   --->   "%add_ln26 = add i2 %wr_0_1, 1" [conv/conv.cpp:26]   --->   Operation 338 'add' 'add_ln26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter2_Loop_end1, label %W_Row_Loop_begin1" [conv/conv.cpp:18]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 340 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 341 'specregionbegin' 'tmp_16' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i2 %wr_0_1 to i5" [conv/conv.cpp:26]   --->   Operation 342 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv/conv.cpp:26]   --->   Operation 343 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %tmp_82 to i5" [conv/conv.cpp:26]   --->   Operation 344 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i5 %zext_ln26_6, %zext_ln26_5" [conv/conv.cpp:26]   --->   Operation 345 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i5 %sub_ln26_1 to i6" [conv/conv.cpp:26]   --->   Operation 346 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i2 %add_ln26 to i6" [conv/conv.cpp:26]   --->   Operation 347 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i6 %zext_ln26_7, 13" [conv/conv.cpp:26]   --->   Operation 348 'mul' 'mul_ln26' <Predicate = (!icmp_ln18_1)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 349 [1/1] (1.76ns)   --->   "br label %9" [conv/conv.cpp:21]   --->   Operation 349 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.76>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%conv_bias_addr_1 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_1" [conv/conv.cpp:31]   --->   Operation 350 'getelementptr' 'conv_bias_addr_1' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 351 [2/2] (3.25ns)   --->   "%conv_bias_load_1 = load float* %conv_bias_addr_1, align 4" [conv/conv.cpp:31]   --->   Operation 351 'load' 'conv_bias_load_1' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 21 <SV = 5> <Delay = 5.38>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 352 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln21_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:21]   --->   Operation 353 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i4" [conv/conv.cpp:21]   --->   Operation 354 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv.cpp:21]   --->   Operation 355 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 356 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv/conv.cpp:21]   --->   Operation 357 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %W_Col_Loop_begin1" [conv/conv.cpp:21]   --->   Operation 358 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 359 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 360 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i2 %wc_0_1 to i6" [conv/conv.cpp:26]   --->   Operation 361 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i6 %zext_ln26_18, %sext_ln26_1" [conv/conv.cpp:26]   --->   Operation 362 'add' 'add_ln26_21' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i6 %add_ln26_21 to i4" [conv/conv.cpp:26]   --->   Operation 363 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (0.00ns)   --->   "%p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_1, i3 0)" [conv/conv.cpp:26]   --->   Operation 364 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_88 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_21, i1 false)" [conv/conv.cpp:26]   --->   Operation 365 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (1.87ns)   --->   "%sub_ln26_5 = sub i7 %p_shl1, %tmp_88" [conv/conv.cpp:26]   --->   Operation 366 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln21_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 367 [1/1] (1.73ns)   --->   "%add_ln26_4 = add i4 %c_0_1, %zext_ln21_1" [conv/conv.cpp:26]   --->   Operation 367 'add' 'add_ln26_4' <Predicate = (!icmp_ln21_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i4 %add_ln26_4 to i6" [conv/conv.cpp:26]   --->   Operation 368 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (1.82ns)   --->   "%add_ln26_22 = add i6 %zext_ln26_21, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 369 'add' 'add_ln26_22' <Predicate = (!icmp_ln21_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_89 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln26_22, i3 0)" [conv/conv.cpp:26]   --->   Operation 370 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i9 %tmp_89 to i11" [conv/conv.cpp:26]   --->   Operation 371 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_22, i1 false)" [conv/conv.cpp:26]   --->   Operation 372 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i7 %tmp_90 to i11" [conv/conv.cpp:26]   --->   Operation 373 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (1.82ns)   --->   "%sub_ln26_6 = sub i11 %zext_ln26_22, %zext_ln26_23" [conv/conv.cpp:26]   --->   Operation 374 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [1/1] (1.76ns)   --->   "br label %10" [conv/conv.cpp:24]   --->   Operation 375 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.76>
ST_21 : Operation 376 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_16) nounwind" [conv/conv.cpp:29]   --->   Operation 376 'specregionend' 'empty_19' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "br label %8" [conv/conv.cpp:18]   --->   Operation 377 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 6.76>
ST_22 : Operation 378 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %11 ]" [conv/conv.cpp:26]   --->   Operation 378 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i3 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %11 ]" [conv/conv.cpp:24]   --->   Operation 379 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 380 [1/1] (1.13ns)   --->   "%icmp_ln24_1 = icmp eq i3 %ch_0_1, -2" [conv/conv.cpp:24]   --->   Operation 380 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 381 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 381 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 382 [1/1] (1.65ns)   --->   "%add_ln24_1 = add i3 %ch_0_1, 1" [conv/conv.cpp:24]   --->   Operation 382 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %11" [conv/conv.cpp:24]   --->   Operation 383 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i3 %ch_0_1 to i7" [conv/conv.cpp:26]   --->   Operation 384 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_22 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i3 %ch_0_1 to i11" [conv/conv.cpp:26]   --->   Operation 385 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_22 : Operation 386 [1/1] (1.87ns)   --->   "%add_ln26_28 = add i7 %zext_ln26_19, %sub_ln26_5" [conv/conv.cpp:26]   --->   Operation 386 'add' 'add_ln26_28' <Predicate = (!icmp_ln24_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_102_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_28, i4 0)" [conv/conv.cpp:26]   --->   Operation 387 'bitconcatenate' 'tmp_102_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_22 : Operation 388 [1/1] (1.63ns)   --->   "%add_ln26_29 = add i11 %zext_ln35_5, %tmp_102_cast" [conv/conv.cpp:26]   --->   Operation 388 'add' 'add_ln26_29' <Predicate = (!icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i11 %add_ln26_29 to i64" [conv/conv.cpp:26]   --->   Operation 389 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_22 : Operation 390 [1/1] (0.00ns)   --->   "%conv_weights_addr_1 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_41" [conv/conv.cpp:26]   --->   Operation 390 'getelementptr' 'conv_weights_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_22 : Operation 391 [1/1] (1.73ns)   --->   "%add_ln26_30 = add i11 %zext_ln26_40, %sub_ln26_6" [conv/conv.cpp:26]   --->   Operation 391 'add' 'add_ln26_30' <Predicate = (!icmp_ln24_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i11 %add_ln26_30 to i64" [conv/conv.cpp:26]   --->   Operation 392 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_42" [conv/conv.cpp:26]   --->   Operation 393 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_22 : Operation 394 [2/2] (3.25ns)   --->   "%conv_weights_load_1 = load float* %conv_weights_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 394 'load' 'conv_weights_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_22 : Operation 395 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 395 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_22 : Operation 396 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_25) nounwind" [conv/conv.cpp:28]   --->   Operation 396 'specregionend' 'empty_21' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_22 : Operation 397 [1/1] (0.00ns)   --->   "br label %9" [conv/conv.cpp:21]   --->   Operation 397 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 15.6>
ST_23 : Operation 398 [1/2] (3.25ns)   --->   "%conv_weights_load_1 = load float* %conv_weights_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 398 'load' 'conv_weights_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_23 : Operation 399 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 399 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_23 : Operation 400 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1" [conv/conv.cpp:26]   --->   Operation 400 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 12.3>
ST_24 : Operation 401 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_load_1, %input_load_1" [conv/conv.cpp:26]   --->   Operation 401 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 10.5>
ST_25 : Operation 402 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 402 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 10.5>
ST_26 : Operation 403 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 403 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 10.5>
ST_27 : Operation 404 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 404 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 10.5>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 405 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 406 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 406 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 407 [1/1] (0.00ns)   --->   "br label %10" [conv/conv.cpp:24]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 5> <Delay = 13.7>
ST_29 : Operation 408 [1/2] (3.25ns)   --->   "%conv_bias_load_1 = load float* %conv_bias_addr_1, align 4" [conv/conv.cpp:31]   --->   Operation 408 'load' 'conv_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_29 : Operation 409 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1" [conv/conv.cpp:31]   --->   Operation 409 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 6> <Delay = 10.5>
ST_30 : Operation 410 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1" [conv/conv.cpp:31]   --->   Operation 410 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 7> <Delay = 10.5>
ST_31 : Operation 411 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1" [conv/conv.cpp:31]   --->   Operation 411 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 8> <Delay = 15.9>
ST_32 : Operation 412 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, %conv_bias_load_1" [conv/conv.cpp:31]   --->   Operation 412 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 413 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 413 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 9> <Delay = 9.66>
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv/conv.cpp:34]   --->   Operation 414 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 415 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv/conv.cpp:34]   --->   Operation 416 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 417 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_14, -1" [conv/conv.cpp:34]   --->   Operation 417 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 418 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv/conv.cpp:34]   --->   Operation 418 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv/conv.cpp:34]   --->   Operation 419 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 420 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 420 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_15" [conv/conv.cpp:34]   --->   Operation 421 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 422 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 422 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 423 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv/conv.cpp:35]   --->   Operation 423 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_33 : Operation 424 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_7) nounwind" [conv/conv.cpp:38]   --->   Operation 424 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 425 [1/1] (0.00ns)   --->   "br label %7" [conv/conv.cpp:14]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 3> <Delay = 1.76>
ST_34 : Operation 426 [1/1] (0.00ns)   --->   "%c_0_2 = phi i4 [ 0, %Row_Loop1 ], [ %add_ln11_2, %Col_Loop_end2 ]" [conv/conv.cpp:11]   --->   Operation 426 'phi' 'c_0_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 427 [1/1] (1.30ns)   --->   "%icmp_ln11_2 = icmp eq i4 %c_0_2, -5" [conv/conv.cpp:11]   --->   Operation 427 'icmp' 'icmp_ln11_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 428 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 428 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 429 [1/1] (1.73ns)   --->   "%add_ln11_2 = add i4 %c_0_2, 1" [conv/conv.cpp:11]   --->   Operation 429 'add' 'add_ln11_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 430 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_2, label %Row_Loop2, label %Col_Loop_begin2" [conv/conv.cpp:11]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 431 'specloopname' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 432 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_2, i4 0)" [conv/conv.cpp:35]   --->   Operation 433 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i8 %tmp_79 to i10" [conv/conv.cpp:35]   --->   Operation 434 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_34 : Operation 435 [1/1] (1.73ns)   --->   "%add_ln35_2 = add i10 %zext_ln35_4, 352" [conv/conv.cpp:35]   --->   Operation 435 'add' 'add_ln35_2' <Predicate = (!icmp_ln11_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 436 [1/1] (1.76ns)   --->   "br label %13" [conv/conv.cpp:14]   --->   Operation 436 'br' <Predicate = (!icmp_ln11_2)> <Delay = 1.76>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_2) nounwind" [conv/conv.cpp:40]   --->   Operation 437 'specregionend' 'empty_23' <Predicate = (icmp_ln11_2)> <Delay = 0.00>
ST_34 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 438 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln11_2)> <Delay = 0.00>
ST_34 : Operation 439 [1/1] (1.76ns)   --->   "br label %18" [conv/conv.cpp:11]   --->   Operation 439 'br' <Predicate = (icmp_ln11_2)> <Delay = 1.76>

State 35 <SV = 4> <Delay = 1.78>
ST_35 : Operation 440 [1/1] (0.00ns)   --->   "%f_0_2 = phi i5 [ 0, %Col_Loop_begin2 ], [ %add_ln14_2, %Filter2_Loop_end2 ]" [conv/conv.cpp:14]   --->   Operation 440 'phi' 'f_0_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 441 [1/1] (1.36ns)   --->   "%icmp_ln14_2 = icmp eq i5 %f_0_2, -16" [conv/conv.cpp:14]   --->   Operation 441 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 442 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 442 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 443 [1/1] (1.78ns)   --->   "%add_ln14_2 = add i5 %f_0_2, 1" [conv/conv.cpp:14]   --->   Operation 443 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 444 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_2, label %Col_Loop_end2, label %Filter2_Loop_begin2" [conv/conv.cpp:14]   --->   Operation 444 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 445 'specloopname' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_35 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 446 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_35 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i5 %f_0_2 to i64" [conv/conv.cpp:26]   --->   Operation 447 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_35 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i5 %f_0_2 to i11" [conv/conv.cpp:35]   --->   Operation 448 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_35 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i5 %f_0_2 to i10" [conv/conv.cpp:35]   --->   Operation 449 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_35 : Operation 450 [1/1] (1.73ns)   --->   "%add_ln35_5 = add i10 %add_ln35_2, %zext_ln35_10" [conv/conv.cpp:35]   --->   Operation 450 'add' 'add_ln35_5' <Predicate = (!icmp_ln14_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i10 %add_ln35_5 to i64" [conv/conv.cpp:35]   --->   Operation 451 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_35 : Operation 452 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv/conv.cpp:35]   --->   Operation 452 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln14_2)> <Delay = 0.00>
ST_35 : Operation 453 [1/1] (1.76ns)   --->   "br label %14" [conv/conv.cpp:18]   --->   Operation 453 'br' <Predicate = (!icmp_ln14_2)> <Delay = 1.76>
ST_35 : Operation 454 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_6) nounwind" [conv/conv.cpp:39]   --->   Operation 454 'specregionend' 'empty_25' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_35 : Operation 455 [1/1] (0.00ns)   --->   "br label %12" [conv/conv.cpp:11]   --->   Operation 455 'br' <Predicate = (icmp_ln14_2)> <Delay = 0.00>

State 36 <SV = 5> <Delay = 5.14>
ST_36 : Operation 456 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter2_Loop_begin2 ], [ %add_ln18_1, %W_Row_Loop_end2 ]" [conv/conv.cpp:18]   --->   Operation 456 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 457 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter2_Loop_begin2 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv/conv.cpp:26]   --->   Operation 457 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_2 to i3" [conv/conv.cpp:18]   --->   Operation 458 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 459 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv/conv.cpp:18]   --->   Operation 459 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 460 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 460 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 461 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_2, 1" [conv/conv.cpp:18]   --->   Operation 461 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 462 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter2_Loop_end2, label %W_Row_Loop_begin2" [conv/conv.cpp:18]   --->   Operation 462 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 463 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_36 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 464 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_36 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i2 %wr_0_2 to i5" [conv/conv.cpp:26]   --->   Operation 465 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_36 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_87 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv/conv.cpp:26]   --->   Operation 466 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_36 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i4 %tmp_87 to i5" [conv/conv.cpp:26]   --->   Operation 467 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_36 : Operation 468 [1/1] (1.73ns)   --->   "%sub_ln26_4 = sub i5 %zext_ln26_16, %zext_ln26_15" [conv/conv.cpp:26]   --->   Operation 468 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i5 %sub_ln26_4 to i6" [conv/conv.cpp:26]   --->   Operation 469 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_36 : Operation 470 [1/1] (1.65ns)   --->   "%add_ln26_2 = add i3 %zext_ln18, 2" [conv/conv.cpp:26]   --->   Operation 470 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i3 %add_ln26_2 to i7" [conv/conv.cpp:26]   --->   Operation 471 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_36 : Operation 472 [1/1] (3.49ns)   --->   "%mul_ln26_1 = mul i7 %zext_ln26_17, 13" [conv/conv.cpp:26]   --->   Operation 472 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln18_2)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 473 [1/1] (1.76ns)   --->   "br label %15" [conv/conv.cpp:21]   --->   Operation 473 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.76>
ST_36 : Operation 474 [1/1] (0.00ns)   --->   "%conv_bias_addr_2 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_3" [conv/conv.cpp:31]   --->   Operation 474 'getelementptr' 'conv_bias_addr_2' <Predicate = (icmp_ln18_2)> <Delay = 0.00>
ST_36 : Operation 475 [2/2] (3.25ns)   --->   "%conv_bias_load_2 = load float* %conv_bias_addr_2, align 4" [conv/conv.cpp:31]   --->   Operation 475 'load' 'conv_bias_load_2' <Predicate = (icmp_ln18_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 37 <SV = 6> <Delay = 5.33>
ST_37 : Operation 476 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:26]   --->   Operation 476 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 477 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:21]   --->   Operation 477 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i4" [conv/conv.cpp:21]   --->   Operation 478 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 479 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv.cpp:21]   --->   Operation 479 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 480 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 480 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 481 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv/conv.cpp:21]   --->   Operation 481 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 482 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %W_Col_Loop_begin2" [conv/conv.cpp:21]   --->   Operation 482 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 483 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 484 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i2 %wc_0_2 to i6" [conv/conv.cpp:26]   --->   Operation 485 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 486 [1/1] (1.78ns)   --->   "%add_ln26_26 = add i6 %zext_ln26_34, %sext_ln26_2" [conv/conv.cpp:26]   --->   Operation 486 'add' 'add_ln26_26' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i6 %add_ln26_26 to i4" [conv/conv.cpp:26]   --->   Operation 487 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 488 [1/1] (0.00ns)   --->   "%p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_2, i3 0)" [conv/conv.cpp:26]   --->   Operation 488 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_93 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_26, i1 false)" [conv/conv.cpp:26]   --->   Operation 489 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 490 [1/1] (1.87ns)   --->   "%sub_ln26_8 = sub i7 %p_shl2, %tmp_93" [conv/conv.cpp:26]   --->   Operation 490 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln21_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 491 [1/1] (1.73ns)   --->   "%add_ln26_8 = add i4 %c_0_2, %zext_ln21_2" [conv/conv.cpp:26]   --->   Operation 491 'add' 'add_ln26_8' <Predicate = (!icmp_ln21_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i4 %add_ln26_8 to i7" [conv/conv.cpp:26]   --->   Operation 492 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 493 [1/1] (1.87ns)   --->   "%add_ln26_27 = add i7 %zext_ln26_35, %mul_ln26_1" [conv/conv.cpp:26]   --->   Operation 493 'add' 'add_ln26_27' <Predicate = (!icmp_ln21_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_94 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %add_ln26_27, i3 0)" [conv/conv.cpp:26]   --->   Operation 494 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i10 %tmp_94 to i11" [conv/conv.cpp:26]   --->   Operation 495 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln26_27, i1 false)" [conv/conv.cpp:26]   --->   Operation 496 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i8 %tmp_95 to i11" [conv/conv.cpp:26]   --->   Operation 497 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 498 [1/1] (1.73ns)   --->   "%sub_ln26_9 = sub i11 %zext_ln26_36, %zext_ln26_39" [conv/conv.cpp:26]   --->   Operation 498 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln21_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 499 [1/1] (1.76ns)   --->   "br label %16" [conv/conv.cpp:24]   --->   Operation 499 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.76>
ST_37 : Operation 500 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_24) nounwind" [conv/conv.cpp:29]   --->   Operation 500 'specregionend' 'empty_29' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_37 : Operation 501 [1/1] (0.00ns)   --->   "br label %14" [conv/conv.cpp:18]   --->   Operation 501 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 38 <SV = 7> <Delay = 6.76>
ST_38 : Operation 502 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %17 ]" [conv/conv.cpp:26]   --->   Operation 502 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 503 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i3 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %17 ]" [conv/conv.cpp:24]   --->   Operation 503 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 504 [1/1] (1.13ns)   --->   "%icmp_ln24_2 = icmp eq i3 %ch_0_2, -2" [conv/conv.cpp:24]   --->   Operation 504 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 505 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 505 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 506 [1/1] (1.65ns)   --->   "%add_ln24_2 = add i3 %ch_0_2, 1" [conv/conv.cpp:24]   --->   Operation 506 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 507 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %17" [conv/conv.cpp:24]   --->   Operation 507 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i3 %ch_0_2 to i7" [conv/conv.cpp:26]   --->   Operation 508 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_38 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i3 %ch_0_2 to i11" [conv/conv.cpp:26]   --->   Operation 509 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_38 : Operation 510 [1/1] (1.87ns)   --->   "%add_ln26_33 = add i7 %zext_ln26_25, %sub_ln26_8" [conv/conv.cpp:26]   --->   Operation 510 'add' 'add_ln26_33' <Predicate = (!icmp_ln24_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_110_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_33, i4 0)" [conv/conv.cpp:26]   --->   Operation 511 'bitconcatenate' 'tmp_110_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_38 : Operation 512 [1/1] (1.63ns)   --->   "%add_ln26_34 = add i11 %zext_ln35_9, %tmp_110_cast" [conv/conv.cpp:26]   --->   Operation 512 'add' 'add_ln26_34' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i11 %add_ln26_34 to i64" [conv/conv.cpp:26]   --->   Operation 513 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_38 : Operation 514 [1/1] (0.00ns)   --->   "%conv_weights_addr_2 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_56" [conv/conv.cpp:26]   --->   Operation 514 'getelementptr' 'conv_weights_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_38 : Operation 515 [1/1] (1.63ns)   --->   "%add_ln26_35 = add i11 %zext_ln26_54, %sub_ln26_9" [conv/conv.cpp:26]   --->   Operation 515 'add' 'add_ln26_35' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i11 %add_ln26_35 to i64" [conv/conv.cpp:26]   --->   Operation 516 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_38 : Operation 517 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_57" [conv/conv.cpp:26]   --->   Operation 517 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_38 : Operation 518 [2/2] (3.25ns)   --->   "%conv_weights_load_2 = load float* %conv_weights_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 518 'load' 'conv_weights_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_38 : Operation 519 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 519 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_38 : Operation 520 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_32) nounwind" [conv/conv.cpp:28]   --->   Operation 520 'specregionend' 'empty_31' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_38 : Operation 521 [1/1] (0.00ns)   --->   "br label %15" [conv/conv.cpp:21]   --->   Operation 521 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 39 <SV = 8> <Delay = 15.6>
ST_39 : Operation 522 [1/2] (3.25ns)   --->   "%conv_weights_load_2 = load float* %conv_weights_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 522 'load' 'conv_weights_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_39 : Operation 523 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 523 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_39 : Operation 524 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_load_2, %input_load_2" [conv/conv.cpp:26]   --->   Operation 524 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 9> <Delay = 12.3>
ST_40 : Operation 525 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_load_2, %input_load_2" [conv/conv.cpp:26]   --->   Operation 525 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 10> <Delay = 10.5>
ST_41 : Operation 526 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 526 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 11> <Delay = 10.5>
ST_42 : Operation 527 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 527 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 12> <Delay = 10.5>
ST_43 : Operation 528 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 528 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 13> <Delay = 10.5>
ST_44 : Operation 529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 529 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 530 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 530 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 531 [1/1] (0.00ns)   --->   "br label %16" [conv/conv.cpp:24]   --->   Operation 531 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 6> <Delay = 13.7>
ST_45 : Operation 532 [1/2] (3.25ns)   --->   "%conv_bias_load_2 = load float* %conv_bias_addr_2, align 4" [conv/conv.cpp:31]   --->   Operation 532 'load' 'conv_bias_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_45 : Operation 533 [4/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2" [conv/conv.cpp:31]   --->   Operation 533 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 7> <Delay = 10.5>
ST_46 : Operation 534 [3/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2" [conv/conv.cpp:31]   --->   Operation 534 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 8> <Delay = 10.5>
ST_47 : Operation 535 [2/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2" [conv/conv.cpp:31]   --->   Operation 535 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 9> <Delay = 15.9>
ST_48 : Operation 536 [1/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, %conv_bias_load_2" [conv/conv.cpp:31]   --->   Operation 536 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 537 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 537 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 10> <Delay = 9.66>
ST_49 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv/conv.cpp:34]   --->   Operation 538 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 539 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv/conv.cpp:34]   --->   Operation 540 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 541 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_22, -1" [conv/conv.cpp:34]   --->   Operation 541 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 542 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv/conv.cpp:34]   --->   Operation 542 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv/conv.cpp:34]   --->   Operation 543 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 544 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 544 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_23" [conv/conv.cpp:34]   --->   Operation 545 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 546 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 546 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 547 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv/conv.cpp:35]   --->   Operation 547 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_49 : Operation 548 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_13) nounwind" [conv/conv.cpp:38]   --->   Operation 548 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 549 [1/1] (0.00ns)   --->   "br label %13" [conv/conv.cpp:14]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 4> <Delay = 1.76>
ST_50 : Operation 550 [1/1] (0.00ns)   --->   "%c_0_3 = phi i4 [ 0, %Row_Loop2 ], [ %add_ln11_3, %Col_Loop_end3 ]" [conv/conv.cpp:11]   --->   Operation 550 'phi' 'c_0_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 551 [1/1] (1.30ns)   --->   "%icmp_ln11_3 = icmp eq i4 %c_0_3, -5" [conv/conv.cpp:11]   --->   Operation 551 'icmp' 'icmp_ln11_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 552 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 552 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 553 [1/1] (1.73ns)   --->   "%add_ln11_3 = add i4 %c_0_3, 1" [conv/conv.cpp:11]   --->   Operation 553 'add' 'add_ln11_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 554 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_3, label %Row_Loop3, label %Col_Loop_begin3" [conv/conv.cpp:11]   --->   Operation 554 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 555 'specloopname' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_50 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 556 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_50 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_3, i4 0)" [conv/conv.cpp:35]   --->   Operation 557 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_50 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i8 %tmp_81 to i10" [conv/conv.cpp:35]   --->   Operation 558 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_50 : Operation 559 [1/1] (1.73ns)   --->   "%add_ln35_4 = add i10 %zext_ln35_8, -496" [conv/conv.cpp:35]   --->   Operation 559 'add' 'add_ln35_4' <Predicate = (!icmp_ln11_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 560 [1/1] (1.76ns)   --->   "br label %19" [conv/conv.cpp:14]   --->   Operation 560 'br' <Predicate = (!icmp_ln11_3)> <Delay = 1.76>
ST_50 : Operation 561 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_5) nounwind" [conv/conv.cpp:40]   --->   Operation 561 'specregionend' 'empty_33' <Predicate = (icmp_ln11_3)> <Delay = 0.00>
ST_50 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 562 'specregionbegin' 'tmp_11' <Predicate = (icmp_ln11_3)> <Delay = 0.00>
ST_50 : Operation 563 [1/1] (1.76ns)   --->   "br label %24" [conv/conv.cpp:11]   --->   Operation 563 'br' <Predicate = (icmp_ln11_3)> <Delay = 1.76>

State 51 <SV = 5> <Delay = 1.78>
ST_51 : Operation 564 [1/1] (0.00ns)   --->   "%f_0_3 = phi i5 [ 0, %Col_Loop_begin3 ], [ %add_ln14_3, %Filter2_Loop_end3 ]" [conv/conv.cpp:14]   --->   Operation 564 'phi' 'f_0_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 565 [1/1] (1.36ns)   --->   "%icmp_ln14_3 = icmp eq i5 %f_0_3, -16" [conv/conv.cpp:14]   --->   Operation 565 'icmp' 'icmp_ln14_3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 566 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 566 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 567 [1/1] (1.78ns)   --->   "%add_ln14_3 = add i5 %f_0_3, 1" [conv/conv.cpp:14]   --->   Operation 567 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 568 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_3, label %Col_Loop_end3, label %Filter2_Loop_begin3" [conv/conv.cpp:14]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 569 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 569 'specloopname' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_51 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 570 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_51 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i5 %f_0_3 to i64" [conv/conv.cpp:26]   --->   Operation 571 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_51 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i5 %f_0_3 to i11" [conv/conv.cpp:35]   --->   Operation 572 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_51 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i5 %f_0_3 to i10" [conv/conv.cpp:35]   --->   Operation 573 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_51 : Operation 574 [1/1] (1.73ns)   --->   "%add_ln35_7 = add i10 %add_ln35_4, %zext_ln35_14" [conv/conv.cpp:35]   --->   Operation 574 'add' 'add_ln35_7' <Predicate = (!icmp_ln14_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i10 %add_ln35_7 to i64" [conv/conv.cpp:35]   --->   Operation 575 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_51 : Operation 576 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv/conv.cpp:35]   --->   Operation 576 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln14_3)> <Delay = 0.00>
ST_51 : Operation 577 [1/1] (1.76ns)   --->   "br label %20" [conv/conv.cpp:18]   --->   Operation 577 'br' <Predicate = (!icmp_ln14_3)> <Delay = 1.76>
ST_51 : Operation 578 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_12) nounwind" [conv/conv.cpp:39]   --->   Operation 578 'specregionend' 'empty_35' <Predicate = (icmp_ln14_3)> <Delay = 0.00>
ST_51 : Operation 579 [1/1] (0.00ns)   --->   "br label %18" [conv/conv.cpp:11]   --->   Operation 579 'br' <Predicate = (icmp_ln14_3)> <Delay = 0.00>

State 52 <SV = 6> <Delay = 5.14>
ST_52 : Operation 580 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter2_Loop_begin3 ], [ %add_ln18_2, %W_Row_Loop_end3 ]" [conv/conv.cpp:18]   --->   Operation 580 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 581 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter2_Loop_begin3 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]" [conv/conv.cpp:26]   --->   Operation 581 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_3 to i3" [conv/conv.cpp:18]   --->   Operation 582 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 583 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv/conv.cpp:18]   --->   Operation 583 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 584 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 584 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 585 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_3, 1" [conv/conv.cpp:18]   --->   Operation 585 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 586 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter2_Loop_end3, label %W_Row_Loop_begin3" [conv/conv.cpp:18]   --->   Operation 586 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 587 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 587 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_52 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 588 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_52 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i2 %wr_0_3 to i5" [conv/conv.cpp:26]   --->   Operation 589 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_52 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_92 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)" [conv/conv.cpp:26]   --->   Operation 590 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_52 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i4 %tmp_92 to i5" [conv/conv.cpp:26]   --->   Operation 591 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_52 : Operation 592 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i5 %zext_ln26_30, %zext_ln26_29" [conv/conv.cpp:26]   --->   Operation 592 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i5 %sub_ln26_7 to i6" [conv/conv.cpp:26]   --->   Operation 593 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_52 : Operation 594 [1/1] (1.65ns)   --->   "%add_ln26_3 = add i3 %zext_ln18_1, 3" [conv/conv.cpp:26]   --->   Operation 594 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i3 %add_ln26_3 to i7" [conv/conv.cpp:26]   --->   Operation 595 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_52 : Operation 596 [1/1] (3.49ns)   --->   "%mul_ln26_2 = mul i7 %zext_ln26_33, 13" [conv/conv.cpp:26]   --->   Operation 596 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln18_3)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 597 [1/1] (1.76ns)   --->   "br label %21" [conv/conv.cpp:21]   --->   Operation 597 'br' <Predicate = (!icmp_ln18_3)> <Delay = 1.76>
ST_52 : Operation 598 [1/1] (0.00ns)   --->   "%conv_bias_addr_3 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_8" [conv/conv.cpp:31]   --->   Operation 598 'getelementptr' 'conv_bias_addr_3' <Predicate = (icmp_ln18_3)> <Delay = 0.00>
ST_52 : Operation 599 [2/2] (3.25ns)   --->   "%conv_bias_load_3 = load float* %conv_bias_addr_3, align 4" [conv/conv.cpp:31]   --->   Operation 599 'load' 'conv_bias_load_3' <Predicate = (icmp_ln18_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 53 <SV = 7> <Delay = 5.33>
ST_53 : Operation 600 [1/1] (0.00ns)   --->   "%w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_2_3, %W_Col_Loop_end3 ]" [conv/conv.cpp:26]   --->   Operation 600 'phi' 'w_sum_1_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 601 [1/1] (0.00ns)   --->   "%wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_3, %W_Col_Loop_end3 ]" [conv/conv.cpp:21]   --->   Operation 601 'phi' 'wc_0_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_3 to i4" [conv/conv.cpp:21]   --->   Operation 602 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 603 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_3, -1" [conv/conv.cpp:21]   --->   Operation 603 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 604 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 604 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 605 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_3, 1" [conv/conv.cpp:21]   --->   Operation 605 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 606 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %W_Col_Loop_begin3" [conv/conv.cpp:21]   --->   Operation 606 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 607 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 607 'specloopname' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 608 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i2 %wc_0_3 to i6" [conv/conv.cpp:26]   --->   Operation 609 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 610 [1/1] (1.78ns)   --->   "%add_ln26_31 = add i6 %zext_ln26_48, %sext_ln26_3" [conv/conv.cpp:26]   --->   Operation 610 'add' 'add_ln26_31' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i6 %add_ln26_31 to i4" [conv/conv.cpp:26]   --->   Operation 611 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 612 [1/1] (0.00ns)   --->   "%p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_3, i3 0)" [conv/conv.cpp:26]   --->   Operation 612 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_98 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_31, i1 false)" [conv/conv.cpp:26]   --->   Operation 613 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 614 [1/1] (1.87ns)   --->   "%sub_ln26_11 = sub i7 %p_shl3, %tmp_98" [conv/conv.cpp:26]   --->   Operation 614 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln21_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 615 [1/1] (1.73ns)   --->   "%add_ln26_11 = add i4 %c_0_3, %zext_ln21_3" [conv/conv.cpp:26]   --->   Operation 615 'add' 'add_ln26_11' <Predicate = (!icmp_ln21_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i4 %add_ln26_11 to i7" [conv/conv.cpp:26]   --->   Operation 616 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 617 [1/1] (1.87ns)   --->   "%add_ln26_32 = add i7 %zext_ln26_51, %mul_ln26_2" [conv/conv.cpp:26]   --->   Operation 617 'add' 'add_ln26_32' <Predicate = (!icmp_ln21_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %add_ln26_32, i3 0)" [conv/conv.cpp:26]   --->   Operation 618 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i10 %tmp_99 to i11" [conv/conv.cpp:26]   --->   Operation 619 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln26_32, i1 false)" [conv/conv.cpp:26]   --->   Operation 620 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i8 %tmp_100 to i11" [conv/conv.cpp:26]   --->   Operation 621 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 622 [1/1] (1.73ns)   --->   "%sub_ln26_12 = sub i11 %zext_ln26_52, %zext_ln26_53" [conv/conv.cpp:26]   --->   Operation 622 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln21_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 623 [1/1] (1.76ns)   --->   "br label %22" [conv/conv.cpp:24]   --->   Operation 623 'br' <Predicate = (!icmp_ln21_3)> <Delay = 1.76>
ST_53 : Operation 624 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_31) nounwind" [conv/conv.cpp:29]   --->   Operation 624 'specregionend' 'empty_39' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_53 : Operation 625 [1/1] (0.00ns)   --->   "br label %20" [conv/conv.cpp:18]   --->   Operation 625 'br' <Predicate = (icmp_ln21_3)> <Delay = 0.00>

State 54 <SV = 8> <Delay = 6.76>
ST_54 : Operation 626 [1/1] (0.00ns)   --->   "%w_sum_2_3 = phi float [ %w_sum_1_3, %W_Col_Loop_begin3 ], [ %w_sum_3_3, %23 ]" [conv/conv.cpp:26]   --->   Operation 626 'phi' 'w_sum_2_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 627 [1/1] (0.00ns)   --->   "%ch_0_3 = phi i3 [ 0, %W_Col_Loop_begin3 ], [ %add_ln24_3, %23 ]" [conv/conv.cpp:24]   --->   Operation 627 'phi' 'ch_0_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 628 [1/1] (1.13ns)   --->   "%icmp_ln24_3 = icmp eq i3 %ch_0_3, -2" [conv/conv.cpp:24]   --->   Operation 628 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 629 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 629 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 630 [1/1] (1.65ns)   --->   "%add_ln24_3 = add i3 %ch_0_3, 1" [conv/conv.cpp:24]   --->   Operation 630 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 631 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_3, label %W_Col_Loop_end3, label %23" [conv/conv.cpp:24]   --->   Operation 631 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i3 %ch_0_3 to i7" [conv/conv.cpp:26]   --->   Operation 632 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_54 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i3 %ch_0_3 to i11" [conv/conv.cpp:26]   --->   Operation 633 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_54 : Operation 634 [1/1] (1.87ns)   --->   "%add_ln26_38 = add i7 %zext_ln26_31, %sub_ln26_11" [conv/conv.cpp:26]   --->   Operation 634 'add' 'add_ln26_38' <Predicate = (!icmp_ln24_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_118_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_38, i4 0)" [conv/conv.cpp:26]   --->   Operation 635 'bitconcatenate' 'tmp_118_cast' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_54 : Operation 636 [1/1] (1.63ns)   --->   "%add_ln26_39 = add i11 %zext_ln35_13, %tmp_118_cast" [conv/conv.cpp:26]   --->   Operation 636 'add' 'add_ln26_39' <Predicate = (!icmp_ln24_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i11 %add_ln26_39 to i64" [conv/conv.cpp:26]   --->   Operation 637 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_54 : Operation 638 [1/1] (0.00ns)   --->   "%conv_weights_addr_3 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_69" [conv/conv.cpp:26]   --->   Operation 638 'getelementptr' 'conv_weights_addr_3' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_54 : Operation 639 [1/1] (1.63ns)   --->   "%add_ln26_40 = add i11 %zext_ln26_68, %sub_ln26_12" [conv/conv.cpp:26]   --->   Operation 639 'add' 'add_ln26_40' <Predicate = (!icmp_ln24_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i11 %add_ln26_40 to i64" [conv/conv.cpp:26]   --->   Operation 640 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_54 : Operation 641 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_70" [conv/conv.cpp:26]   --->   Operation 641 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_54 : Operation 642 [2/2] (3.25ns)   --->   "%conv_weights_load_3 = load float* %conv_weights_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 642 'load' 'conv_weights_load_3' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_54 : Operation 643 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 643 'load' 'input_load_3' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_54 : Operation 644 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_39) nounwind" [conv/conv.cpp:28]   --->   Operation 644 'specregionend' 'empty_41' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_54 : Operation 645 [1/1] (0.00ns)   --->   "br label %21" [conv/conv.cpp:21]   --->   Operation 645 'br' <Predicate = (icmp_ln24_3)> <Delay = 0.00>

State 55 <SV = 9> <Delay = 15.6>
ST_55 : Operation 646 [1/2] (3.25ns)   --->   "%conv_weights_load_3 = load float* %conv_weights_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 646 'load' 'conv_weights_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_55 : Operation 647 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 647 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_55 : Operation 648 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_weights_load_3, %input_load_3" [conv/conv.cpp:26]   --->   Operation 648 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 10> <Delay = 12.3>
ST_56 : Operation 649 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_weights_load_3, %input_load_3" [conv/conv.cpp:26]   --->   Operation 649 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 11> <Delay = 10.5>
ST_57 : Operation 650 [4/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 650 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 12> <Delay = 10.5>
ST_58 : Operation 651 [3/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 651 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 13> <Delay = 10.5>
ST_59 : Operation 652 [2/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 652 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 14> <Delay = 10.5>
ST_60 : Operation 653 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 653 'specloopname' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 654 [1/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 654 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 655 [1/1] (0.00ns)   --->   "br label %22" [conv/conv.cpp:24]   --->   Operation 655 'br' <Predicate = true> <Delay = 0.00>

State 61 <SV = 7> <Delay = 13.7>
ST_61 : Operation 656 [1/2] (3.25ns)   --->   "%conv_bias_load_3 = load float* %conv_bias_addr_3, align 4" [conv/conv.cpp:31]   --->   Operation 656 'load' 'conv_bias_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_61 : Operation 657 [4/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3" [conv/conv.cpp:31]   --->   Operation 657 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 8> <Delay = 10.5>
ST_62 : Operation 658 [3/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3" [conv/conv.cpp:31]   --->   Operation 658 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 9> <Delay = 10.5>
ST_63 : Operation 659 [2/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3" [conv/conv.cpp:31]   --->   Operation 659 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 10> <Delay = 15.9>
ST_64 : Operation 660 [1/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_3, %conv_bias_load_3" [conv/conv.cpp:31]   --->   Operation 660 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 661 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 661 'fcmp' 'tmp_30' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 11> <Delay = 9.66>
ST_65 : Operation 662 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_11 to i32" [conv/conv.cpp:34]   --->   Operation 662 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 663 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv/conv.cpp:34]   --->   Operation 664 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 665 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_29, -1" [conv/conv.cpp:34]   --->   Operation 665 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 666 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv/conv.cpp:34]   --->   Operation 666 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv/conv.cpp:34]   --->   Operation 667 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 668 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 668 'fcmp' 'tmp_30' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_30" [conv/conv.cpp:34]   --->   Operation 669 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 670 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_11, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 670 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 671 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv/conv.cpp:35]   --->   Operation 671 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_65 : Operation 672 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_21) nounwind" [conv/conv.cpp:38]   --->   Operation 672 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 673 [1/1] (0.00ns)   --->   "br label %19" [conv/conv.cpp:14]   --->   Operation 673 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 5> <Delay = 1.76>
ST_66 : Operation 674 [1/1] (0.00ns)   --->   "%c_0_4 = phi i4 [ 0, %Row_Loop3 ], [ %add_ln11_4, %Col_Loop_end4 ]" [conv/conv.cpp:11]   --->   Operation 674 'phi' 'c_0_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 675 [1/1] (1.30ns)   --->   "%icmp_ln11_4 = icmp eq i4 %c_0_4, -5" [conv/conv.cpp:11]   --->   Operation 675 'icmp' 'icmp_ln11_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 676 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 676 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 677 [1/1] (1.73ns)   --->   "%add_ln11_4 = add i4 %c_0_4, 1" [conv/conv.cpp:11]   --->   Operation 677 'add' 'add_ln11_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 678 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_4, label %Row_Loop4, label %Col_Loop_begin4" [conv/conv.cpp:11]   --->   Operation 678 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 679 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 679 'specloopname' <Predicate = (!icmp_ln11_4)> <Delay = 0.00>
ST_66 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 680 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln11_4)> <Delay = 0.00>
ST_66 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_4, i4 0)" [conv/conv.cpp:35]   --->   Operation 681 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln11_4)> <Delay = 0.00>
ST_66 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i8 %tmp_86 to i10" [conv/conv.cpp:35]   --->   Operation 682 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln11_4)> <Delay = 0.00>
ST_66 : Operation 683 [1/1] (1.73ns)   --->   "%add_ln35_6 = add i10 %zext_ln35_12, -320" [conv/conv.cpp:35]   --->   Operation 683 'add' 'add_ln35_6' <Predicate = (!icmp_ln11_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 684 [1/1] (1.76ns)   --->   "br label %25" [conv/conv.cpp:14]   --->   Operation 684 'br' <Predicate = (!icmp_ln11_4)> <Delay = 1.76>
ST_66 : Operation 685 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_11) nounwind" [conv/conv.cpp:40]   --->   Operation 685 'specregionend' 'empty_43' <Predicate = (icmp_ln11_4)> <Delay = 0.00>
ST_66 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 686 'specregionbegin' 'tmp_19' <Predicate = (icmp_ln11_4)> <Delay = 0.00>
ST_66 : Operation 687 [1/1] (1.76ns)   --->   "br label %30" [conv/conv.cpp:11]   --->   Operation 687 'br' <Predicate = (icmp_ln11_4)> <Delay = 1.76>

State 67 <SV = 6> <Delay = 1.78>
ST_67 : Operation 688 [1/1] (0.00ns)   --->   "%f_0_4 = phi i5 [ 0, %Col_Loop_begin4 ], [ %add_ln14_4, %Filter2_Loop_end4 ]" [conv/conv.cpp:14]   --->   Operation 688 'phi' 'f_0_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 689 [1/1] (1.36ns)   --->   "%icmp_ln14_4 = icmp eq i5 %f_0_4, -16" [conv/conv.cpp:14]   --->   Operation 689 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 690 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 690 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 691 [1/1] (1.78ns)   --->   "%add_ln14_4 = add i5 %f_0_4, 1" [conv/conv.cpp:14]   --->   Operation 691 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 692 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_4, label %Col_Loop_end4, label %Filter2_Loop_begin4" [conv/conv.cpp:14]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 693 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 693 'specloopname' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_67 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 694 'specregionbegin' 'tmp_28' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_67 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i5 %f_0_4 to i64" [conv/conv.cpp:26]   --->   Operation 695 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_67 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i5 %f_0_4 to i11" [conv/conv.cpp:35]   --->   Operation 696 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_67 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i5 %f_0_4 to i10" [conv/conv.cpp:35]   --->   Operation 697 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_67 : Operation 698 [1/1] (1.73ns)   --->   "%add_ln35_9 = add i10 %add_ln35_6, %zext_ln35_18" [conv/conv.cpp:35]   --->   Operation 698 'add' 'add_ln35_9' <Predicate = (!icmp_ln14_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i10 %add_ln35_9 to i64" [conv/conv.cpp:35]   --->   Operation 699 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_67 : Operation 700 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [conv/conv.cpp:35]   --->   Operation 700 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln14_4)> <Delay = 0.00>
ST_67 : Operation 701 [1/1] (1.76ns)   --->   "br label %26" [conv/conv.cpp:18]   --->   Operation 701 'br' <Predicate = (!icmp_ln14_4)> <Delay = 1.76>
ST_67 : Operation 702 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_20) nounwind" [conv/conv.cpp:39]   --->   Operation 702 'specregionend' 'empty_45' <Predicate = (icmp_ln14_4)> <Delay = 0.00>
ST_67 : Operation 703 [1/1] (0.00ns)   --->   "br label %24" [conv/conv.cpp:11]   --->   Operation 703 'br' <Predicate = (icmp_ln14_4)> <Delay = 0.00>

State 68 <SV = 7> <Delay = 3.49>
ST_68 : Operation 704 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter2_Loop_begin4 ], [ %add_ln18_3, %W_Row_Loop_end4 ]" [conv/conv.cpp:18]   --->   Operation 704 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 705 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter2_Loop_begin4 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]" [conv/conv.cpp:26]   --->   Operation 705 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 706 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv/conv.cpp:18]   --->   Operation 706 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 707 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 707 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 708 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_4, 1" [conv/conv.cpp:18]   --->   Operation 708 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 709 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter2_Loop_end4, label %W_Row_Loop_begin4" [conv/conv.cpp:18]   --->   Operation 709 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 710 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 710 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 711 'specregionbegin' 'tmp_38' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i2 %wr_0_4 to i5" [conv/conv.cpp:26]   --->   Operation 712 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_97 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)" [conv/conv.cpp:26]   --->   Operation 713 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i4 %tmp_97 to i5" [conv/conv.cpp:26]   --->   Operation 714 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 715 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i5 %zext_ln26_46, %zext_ln26_45" [conv/conv.cpp:26]   --->   Operation 715 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i5 %sub_ln26_10 to i6" [conv/conv.cpp:26]   --->   Operation 716 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 717 [1/1] (0.00ns)   --->   "%or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %wr_0_4)" [conv/conv.cpp:26]   --->   Operation 717 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i3 %or_ln to i7" [conv/conv.cpp:26]   --->   Operation 718 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 719 [1/1] (3.49ns)   --->   "%mul_ln26_3 = mul i7 %zext_ln26_47, 13" [conv/conv.cpp:26]   --->   Operation 719 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln18_4)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 720 [1/1] (1.76ns)   --->   "br label %27" [conv/conv.cpp:21]   --->   Operation 720 'br' <Predicate = (!icmp_ln18_4)> <Delay = 1.76>
ST_68 : Operation 721 [1/1] (0.00ns)   --->   "%conv_bias_addr_4 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_14" [conv/conv.cpp:31]   --->   Operation 721 'getelementptr' 'conv_bias_addr_4' <Predicate = (icmp_ln18_4)> <Delay = 0.00>
ST_68 : Operation 722 [2/2] (3.25ns)   --->   "%conv_bias_load_4 = load float* %conv_bias_addr_4, align 4" [conv/conv.cpp:31]   --->   Operation 722 'load' 'conv_bias_load_4' <Predicate = (icmp_ln18_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 69 <SV = 8> <Delay = 5.33>
ST_69 : Operation 723 [1/1] (0.00ns)   --->   "%w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_2_4, %W_Col_Loop_end4 ]" [conv/conv.cpp:26]   --->   Operation 723 'phi' 'w_sum_1_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 724 [1/1] (0.00ns)   --->   "%wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_4, %W_Col_Loop_end4 ]" [conv/conv.cpp:21]   --->   Operation 724 'phi' 'wc_0_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_4 to i4" [conv/conv.cpp:21]   --->   Operation 725 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 726 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_4, -1" [conv/conv.cpp:21]   --->   Operation 726 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 727 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 727 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 728 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_4, 1" [conv/conv.cpp:21]   --->   Operation 728 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 729 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %W_Col_Loop_begin4" [conv/conv.cpp:21]   --->   Operation 729 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 730 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 730 'specloopname' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 731 'specregionbegin' 'tmp_44' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i2 %wc_0_4 to i6" [conv/conv.cpp:26]   --->   Operation 732 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 733 [1/1] (1.78ns)   --->   "%add_ln26_36 = add i6 %zext_ln26_62, %sext_ln26_4" [conv/conv.cpp:26]   --->   Operation 733 'add' 'add_ln26_36' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i6 %add_ln26_36 to i4" [conv/conv.cpp:26]   --->   Operation 734 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 735 [1/1] (0.00ns)   --->   "%p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_4, i3 0)" [conv/conv.cpp:26]   --->   Operation 735 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_103 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_36, i1 false)" [conv/conv.cpp:26]   --->   Operation 736 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 737 [1/1] (1.87ns)   --->   "%sub_ln26_14 = sub i7 %p_shl4, %tmp_103" [conv/conv.cpp:26]   --->   Operation 737 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln21_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 738 [1/1] (1.73ns)   --->   "%add_ln26_12 = add i4 %c_0_4, %zext_ln21_4" [conv/conv.cpp:26]   --->   Operation 738 'add' 'add_ln26_12' <Predicate = (!icmp_ln21_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i4 %add_ln26_12 to i7" [conv/conv.cpp:26]   --->   Operation 739 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 740 [1/1] (1.87ns)   --->   "%add_ln26_37 = add i7 %zext_ln26_65, %mul_ln26_3" [conv/conv.cpp:26]   --->   Operation 740 'add' 'add_ln26_37' <Predicate = (!icmp_ln21_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_104 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %add_ln26_37, i3 0)" [conv/conv.cpp:26]   --->   Operation 741 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i10 %tmp_104 to i11" [conv/conv.cpp:26]   --->   Operation 742 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln26_37, i1 false)" [conv/conv.cpp:26]   --->   Operation 743 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i8 %tmp_105 to i11" [conv/conv.cpp:26]   --->   Operation 744 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 745 [1/1] (1.73ns)   --->   "%sub_ln26_15 = sub i11 %zext_ln26_66, %zext_ln26_67" [conv/conv.cpp:26]   --->   Operation 745 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln21_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 746 [1/1] (1.76ns)   --->   "br label %28" [conv/conv.cpp:24]   --->   Operation 746 'br' <Predicate = (!icmp_ln21_4)> <Delay = 1.76>
ST_69 : Operation 747 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_38) nounwind" [conv/conv.cpp:29]   --->   Operation 747 'specregionend' 'empty_49' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_69 : Operation 748 [1/1] (0.00ns)   --->   "br label %26" [conv/conv.cpp:18]   --->   Operation 748 'br' <Predicate = (icmp_ln21_4)> <Delay = 0.00>

State 70 <SV = 9> <Delay = 6.76>
ST_70 : Operation 749 [1/1] (0.00ns)   --->   "%w_sum_2_4 = phi float [ %w_sum_1_4, %W_Col_Loop_begin4 ], [ %w_sum_3_4, %29 ]" [conv/conv.cpp:26]   --->   Operation 749 'phi' 'w_sum_2_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 750 [1/1] (0.00ns)   --->   "%ch_0_4 = phi i3 [ 0, %W_Col_Loop_begin4 ], [ %add_ln24_4, %29 ]" [conv/conv.cpp:24]   --->   Operation 750 'phi' 'ch_0_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 751 [1/1] (1.13ns)   --->   "%icmp_ln24_4 = icmp eq i3 %ch_0_4, -2" [conv/conv.cpp:24]   --->   Operation 751 'icmp' 'icmp_ln24_4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 752 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 752 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 753 [1/1] (1.65ns)   --->   "%add_ln24_4 = add i3 %ch_0_4, 1" [conv/conv.cpp:24]   --->   Operation 753 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 754 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_4, label %W_Col_Loop_end4, label %29" [conv/conv.cpp:24]   --->   Operation 754 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i3 %ch_0_4 to i7" [conv/conv.cpp:26]   --->   Operation 755 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_70 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i3 %ch_0_4 to i11" [conv/conv.cpp:26]   --->   Operation 756 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_70 : Operation 757 [1/1] (1.87ns)   --->   "%add_ln26_43 = add i7 %zext_ln26_37, %sub_ln26_14" [conv/conv.cpp:26]   --->   Operation 757 'add' 'add_ln26_43' <Predicate = (!icmp_ln24_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_126_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_43, i4 0)" [conv/conv.cpp:26]   --->   Operation 758 'bitconcatenate' 'tmp_126_cast' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_70 : Operation 759 [1/1] (1.63ns)   --->   "%add_ln26_44 = add i11 %zext_ln35_17, %tmp_126_cast" [conv/conv.cpp:26]   --->   Operation 759 'add' 'add_ln26_44' <Predicate = (!icmp_ln24_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i11 %add_ln26_44 to i64" [conv/conv.cpp:26]   --->   Operation 760 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_70 : Operation 761 [1/1] (0.00ns)   --->   "%conv_weights_addr_4 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_79" [conv/conv.cpp:26]   --->   Operation 761 'getelementptr' 'conv_weights_addr_4' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_70 : Operation 762 [1/1] (1.63ns)   --->   "%add_ln26_45 = add i11 %zext_ln26_78, %sub_ln26_15" [conv/conv.cpp:26]   --->   Operation 762 'add' 'add_ln26_45' <Predicate = (!icmp_ln24_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i11 %add_ln26_45 to i64" [conv/conv.cpp:26]   --->   Operation 763 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_70 : Operation 764 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_80" [conv/conv.cpp:26]   --->   Operation 764 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_70 : Operation 765 [2/2] (3.25ns)   --->   "%conv_weights_load_4 = load float* %conv_weights_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 765 'load' 'conv_weights_load_4' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_70 : Operation 766 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 766 'load' 'input_load_4' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_70 : Operation 767 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_44) nounwind" [conv/conv.cpp:28]   --->   Operation 767 'specregionend' 'empty_51' <Predicate = (icmp_ln24_4)> <Delay = 0.00>
ST_70 : Operation 768 [1/1] (0.00ns)   --->   "br label %27" [conv/conv.cpp:21]   --->   Operation 768 'br' <Predicate = (icmp_ln24_4)> <Delay = 0.00>

State 71 <SV = 10> <Delay = 15.6>
ST_71 : Operation 769 [1/2] (3.25ns)   --->   "%conv_weights_load_4 = load float* %conv_weights_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 769 'load' 'conv_weights_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_71 : Operation 770 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 770 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_71 : Operation 771 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_weights_load_4, %input_load_4" [conv/conv.cpp:26]   --->   Operation 771 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 11> <Delay = 12.3>
ST_72 : Operation 772 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_weights_load_4, %input_load_4" [conv/conv.cpp:26]   --->   Operation 772 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 12> <Delay = 10.5>
ST_73 : Operation 773 [4/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 773 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 13> <Delay = 10.5>
ST_74 : Operation 774 [3/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 774 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 14> <Delay = 10.5>
ST_75 : Operation 775 [2/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 775 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 15> <Delay = 10.5>
ST_76 : Operation 776 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 776 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 777 [1/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 777 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 778 [1/1] (0.00ns)   --->   "br label %28" [conv/conv.cpp:24]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 8> <Delay = 13.7>
ST_77 : Operation 779 [1/2] (3.25ns)   --->   "%conv_bias_load_4 = load float* %conv_bias_addr_4, align 4" [conv/conv.cpp:31]   --->   Operation 779 'load' 'conv_bias_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_77 : Operation 780 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4" [conv/conv.cpp:31]   --->   Operation 780 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 9> <Delay = 10.5>
ST_78 : Operation 781 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4" [conv/conv.cpp:31]   --->   Operation 781 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 10> <Delay = 10.5>
ST_79 : Operation 782 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4" [conv/conv.cpp:31]   --->   Operation 782 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 11> <Delay = 15.9>
ST_80 : Operation 783 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, %conv_bias_load_4" [conv/conv.cpp:31]   --->   Operation 783 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 784 [2/2] (5.43ns)   --->   "%tmp_37 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 784 'fcmp' 'tmp_37' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 12> <Delay = 9.66>
ST_81 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv/conv.cpp:34]   --->   Operation 785 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 786 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv/conv.cpp:34]   --->   Operation 787 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 788 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_36, -1" [conv/conv.cpp:34]   --->   Operation 788 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 789 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv/conv.cpp:34]   --->   Operation 789 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv/conv.cpp:34]   --->   Operation 790 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 791 [1/2] (5.43ns)   --->   "%tmp_37 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 791 'fcmp' 'tmp_37' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_37" [conv/conv.cpp:34]   --->   Operation 792 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 793 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 793 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 794 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv/conv.cpp:35]   --->   Operation 794 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_81 : Operation 795 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_28) nounwind" [conv/conv.cpp:38]   --->   Operation 795 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 796 [1/1] (0.00ns)   --->   "br label %25" [conv/conv.cpp:14]   --->   Operation 796 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 6> <Delay = 1.76>
ST_82 : Operation 797 [1/1] (0.00ns)   --->   "%c_0_5 = phi i4 [ 0, %Row_Loop4 ], [ %add_ln11_5, %Col_Loop_end5 ]" [conv/conv.cpp:11]   --->   Operation 797 'phi' 'c_0_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 798 [1/1] (1.30ns)   --->   "%icmp_ln11_5 = icmp eq i4 %c_0_5, -5" [conv/conv.cpp:11]   --->   Operation 798 'icmp' 'icmp_ln11_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 799 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 799 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 800 [1/1] (1.73ns)   --->   "%add_ln11_5 = add i4 %c_0_5, 1" [conv/conv.cpp:11]   --->   Operation 800 'add' 'add_ln11_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 801 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_5, label %Row_Loop5, label %Col_Loop_begin5" [conv/conv.cpp:11]   --->   Operation 801 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 802 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 802 'specloopname' <Predicate = (!icmp_ln11_5)> <Delay = 0.00>
ST_82 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 803 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln11_5)> <Delay = 0.00>
ST_82 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_5, i4 0)" [conv/conv.cpp:35]   --->   Operation 804 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln11_5)> <Delay = 0.00>
ST_82 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i8 %tmp_91 to i11" [conv/conv.cpp:35]   --->   Operation 805 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln11_5)> <Delay = 0.00>
ST_82 : Operation 806 [1/1] (1.63ns)   --->   "%add_ln35_8 = add i11 %zext_ln35_16, 880" [conv/conv.cpp:35]   --->   Operation 806 'add' 'add_ln35_8' <Predicate = (!icmp_ln11_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 807 [1/1] (1.76ns)   --->   "br label %31" [conv/conv.cpp:14]   --->   Operation 807 'br' <Predicate = (!icmp_ln11_5)> <Delay = 1.76>
ST_82 : Operation 808 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_19) nounwind" [conv/conv.cpp:40]   --->   Operation 808 'specregionend' 'empty_53' <Predicate = (icmp_ln11_5)> <Delay = 0.00>
ST_82 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 809 'specregionbegin' 'tmp_26' <Predicate = (icmp_ln11_5)> <Delay = 0.00>
ST_82 : Operation 810 [1/1] (1.76ns)   --->   "br label %36" [conv/conv.cpp:11]   --->   Operation 810 'br' <Predicate = (icmp_ln11_5)> <Delay = 1.76>

State 83 <SV = 7> <Delay = 1.78>
ST_83 : Operation 811 [1/1] (0.00ns)   --->   "%f_0_5 = phi i5 [ 0, %Col_Loop_begin5 ], [ %add_ln14_5, %Filter2_Loop_end5 ]" [conv/conv.cpp:14]   --->   Operation 811 'phi' 'f_0_5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 812 [1/1] (1.36ns)   --->   "%icmp_ln14_5 = icmp eq i5 %f_0_5, -16" [conv/conv.cpp:14]   --->   Operation 812 'icmp' 'icmp_ln14_5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 813 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 813 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 814 [1/1] (1.78ns)   --->   "%add_ln14_5 = add i5 %f_0_5, 1" [conv/conv.cpp:14]   --->   Operation 814 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 815 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_5, label %Col_Loop_end5, label %Filter2_Loop_begin5" [conv/conv.cpp:14]   --->   Operation 815 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 816 'specloopname' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_83 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 817 'specregionbegin' 'tmp_35' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_83 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i5 %f_0_5 to i64" [conv/conv.cpp:26]   --->   Operation 818 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_83 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i5 %f_0_5 to i11" [conv/conv.cpp:35]   --->   Operation 819 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_83 : Operation 820 [1/1] (1.63ns)   --->   "%add_ln35_11 = add i11 %add_ln35_8, %zext_ln35_21" [conv/conv.cpp:35]   --->   Operation 820 'add' 'add_ln35_11' <Predicate = (!icmp_ln14_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i11 %add_ln35_11 to i64" [conv/conv.cpp:35]   --->   Operation 821 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_83 : Operation 822 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_22" [conv/conv.cpp:35]   --->   Operation 822 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln14_5)> <Delay = 0.00>
ST_83 : Operation 823 [1/1] (1.76ns)   --->   "br label %32" [conv/conv.cpp:18]   --->   Operation 823 'br' <Predicate = (!icmp_ln14_5)> <Delay = 1.76>
ST_83 : Operation 824 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_27) nounwind" [conv/conv.cpp:39]   --->   Operation 824 'specregionend' 'empty_55' <Predicate = (icmp_ln14_5)> <Delay = 0.00>
ST_83 : Operation 825 [1/1] (0.00ns)   --->   "br label %30" [conv/conv.cpp:11]   --->   Operation 825 'br' <Predicate = (icmp_ln14_5)> <Delay = 0.00>

State 84 <SV = 8> <Delay = 5.14>
ST_84 : Operation 826 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter2_Loop_begin5 ], [ %add_ln18_4, %W_Row_Loop_end5 ]" [conv/conv.cpp:18]   --->   Operation 826 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 827 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter2_Loop_begin5 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]" [conv/conv.cpp:26]   --->   Operation 827 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_5 to i3" [conv/conv.cpp:18]   --->   Operation 828 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 829 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv/conv.cpp:18]   --->   Operation 829 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 830 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 830 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 831 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_5, 1" [conv/conv.cpp:18]   --->   Operation 831 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 832 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter2_Loop_end5, label %W_Row_Loop_begin5" [conv/conv.cpp:18]   --->   Operation 832 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 833 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 833 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_84 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 834 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_84 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i2 %wr_0_5 to i5" [conv/conv.cpp:26]   --->   Operation 835 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_84 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_102 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)" [conv/conv.cpp:26]   --->   Operation 836 'bitconcatenate' 'tmp_102' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_84 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i4 %tmp_102 to i5" [conv/conv.cpp:26]   --->   Operation 837 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_84 : Operation 838 [1/1] (1.73ns)   --->   "%sub_ln26_13 = sub i5 %zext_ln26_59, %zext_ln26_58" [conv/conv.cpp:26]   --->   Operation 838 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i5 %sub_ln26_13 to i6" [conv/conv.cpp:26]   --->   Operation 839 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_84 : Operation 840 [1/1] (1.65ns)   --->   "%add_ln26_5 = add i3 %zext_ln18_2, -3" [conv/conv.cpp:26]   --->   Operation 840 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i3 %add_ln26_5 to i7" [conv/conv.cpp:26]   --->   Operation 841 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_84 : Operation 842 [1/1] (3.49ns)   --->   "%mul_ln26_4 = mul i7 %zext_ln26_61, 13" [conv/conv.cpp:26]   --->   Operation 842 'mul' 'mul_ln26_4' <Predicate = (!icmp_ln18_5)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 843 [1/1] (1.76ns)   --->   "br label %33" [conv/conv.cpp:21]   --->   Operation 843 'br' <Predicate = (!icmp_ln18_5)> <Delay = 1.76>
ST_84 : Operation 844 [1/1] (0.00ns)   --->   "%conv_bias_addr_5 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_20" [conv/conv.cpp:31]   --->   Operation 844 'getelementptr' 'conv_bias_addr_5' <Predicate = (icmp_ln18_5)> <Delay = 0.00>
ST_84 : Operation 845 [2/2] (3.25ns)   --->   "%conv_bias_load_5 = load float* %conv_bias_addr_5, align 4" [conv/conv.cpp:31]   --->   Operation 845 'load' 'conv_bias_load_5' <Predicate = (icmp_ln18_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 85 <SV = 9> <Delay = 5.33>
ST_85 : Operation 846 [1/1] (0.00ns)   --->   "%w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_2_5, %W_Col_Loop_end5 ]" [conv/conv.cpp:26]   --->   Operation 846 'phi' 'w_sum_1_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 847 [1/1] (0.00ns)   --->   "%wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_5, %W_Col_Loop_end5 ]" [conv/conv.cpp:21]   --->   Operation 847 'phi' 'wc_0_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_5 to i4" [conv/conv.cpp:21]   --->   Operation 848 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 849 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_5, -1" [conv/conv.cpp:21]   --->   Operation 849 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 850 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 850 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 851 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_5, 1" [conv/conv.cpp:21]   --->   Operation 851 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 852 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %W_Col_Loop_begin5" [conv/conv.cpp:21]   --->   Operation 852 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 853 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 853 'specloopname' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 854 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i2 %wc_0_5 to i6" [conv/conv.cpp:26]   --->   Operation 855 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 856 [1/1] (1.78ns)   --->   "%add_ln26_41 = add i6 %zext_ln26_74, %sext_ln26_5" [conv/conv.cpp:26]   --->   Operation 856 'add' 'add_ln26_41' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = trunc i6 %add_ln26_41 to i4" [conv/conv.cpp:26]   --->   Operation 857 'trunc' 'trunc_ln26_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 858 [1/1] (0.00ns)   --->   "%p_shl5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_5, i3 0)" [conv/conv.cpp:26]   --->   Operation 858 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_108 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_41, i1 false)" [conv/conv.cpp:26]   --->   Operation 859 'bitconcatenate' 'tmp_108' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 860 [1/1] (1.87ns)   --->   "%sub_ln26_17 = sub i7 %p_shl5, %tmp_108" [conv/conv.cpp:26]   --->   Operation 860 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln21_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 861 [1/1] (1.73ns)   --->   "%add_ln26_13 = add i4 %c_0_5, %zext_ln21_5" [conv/conv.cpp:26]   --->   Operation 861 'add' 'add_ln26_13' <Predicate = (!icmp_ln21_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i4 %add_ln26_13 to i7" [conv/conv.cpp:26]   --->   Operation 862 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 863 [1/1] (1.87ns)   --->   "%add_ln26_42 = add i7 %zext_ln26_75, %mul_ln26_4" [conv/conv.cpp:26]   --->   Operation 863 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_109 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %add_ln26_42, i3 0)" [conv/conv.cpp:26]   --->   Operation 864 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i10 %tmp_109 to i11" [conv/conv.cpp:26]   --->   Operation 865 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln26_42, i1 false)" [conv/conv.cpp:26]   --->   Operation 866 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i8 %tmp_110 to i11" [conv/conv.cpp:26]   --->   Operation 867 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 868 [1/1] (1.73ns)   --->   "%sub_ln26_18 = sub i11 %zext_ln26_76, %zext_ln26_77" [conv/conv.cpp:26]   --->   Operation 868 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln21_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 869 [1/1] (1.76ns)   --->   "br label %34" [conv/conv.cpp:24]   --->   Operation 869 'br' <Predicate = (!icmp_ln21_5)> <Delay = 1.76>
ST_85 : Operation 870 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_43) nounwind" [conv/conv.cpp:29]   --->   Operation 870 'specregionend' 'empty_59' <Predicate = (icmp_ln21_5)> <Delay = 0.00>
ST_85 : Operation 871 [1/1] (0.00ns)   --->   "br label %32" [conv/conv.cpp:18]   --->   Operation 871 'br' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 86 <SV = 10> <Delay = 6.76>
ST_86 : Operation 872 [1/1] (0.00ns)   --->   "%w_sum_2_5 = phi float [ %w_sum_1_5, %W_Col_Loop_begin5 ], [ %w_sum_3_5, %35 ]" [conv/conv.cpp:26]   --->   Operation 872 'phi' 'w_sum_2_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 873 [1/1] (0.00ns)   --->   "%ch_0_5 = phi i3 [ 0, %W_Col_Loop_begin5 ], [ %add_ln24_5, %35 ]" [conv/conv.cpp:24]   --->   Operation 873 'phi' 'ch_0_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 874 [1/1] (1.13ns)   --->   "%icmp_ln24_5 = icmp eq i3 %ch_0_5, -2" [conv/conv.cpp:24]   --->   Operation 874 'icmp' 'icmp_ln24_5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 875 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 875 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 876 [1/1] (1.65ns)   --->   "%add_ln24_5 = add i3 %ch_0_5, 1" [conv/conv.cpp:24]   --->   Operation 876 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 877 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_5, label %W_Col_Loop_end5, label %35" [conv/conv.cpp:24]   --->   Operation 877 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i3 %ch_0_5 to i7" [conv/conv.cpp:26]   --->   Operation 878 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_86 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i3 %ch_0_5 to i11" [conv/conv.cpp:26]   --->   Operation 879 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_86 : Operation 880 [1/1] (1.87ns)   --->   "%add_ln26_48 = add i7 %zext_ln26_43, %sub_ln26_17" [conv/conv.cpp:26]   --->   Operation 880 'add' 'add_ln26_48' <Predicate = (!icmp_ln24_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_134_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_48, i4 0)" [conv/conv.cpp:26]   --->   Operation 881 'bitconcatenate' 'tmp_134_cast' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_86 : Operation 882 [1/1] (1.63ns)   --->   "%add_ln26_49 = add i11 %zext_ln35_21, %tmp_134_cast" [conv/conv.cpp:26]   --->   Operation 882 'add' 'add_ln26_49' <Predicate = (!icmp_ln24_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i11 %add_ln26_49 to i64" [conv/conv.cpp:26]   --->   Operation 883 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_86 : Operation 884 [1/1] (0.00ns)   --->   "%conv_weights_addr_5 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_88" [conv/conv.cpp:26]   --->   Operation 884 'getelementptr' 'conv_weights_addr_5' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_86 : Operation 885 [1/1] (1.63ns)   --->   "%add_ln26_50 = add i11 %zext_ln26_87, %sub_ln26_18" [conv/conv.cpp:26]   --->   Operation 885 'add' 'add_ln26_50' <Predicate = (!icmp_ln24_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i11 %add_ln26_50 to i64" [conv/conv.cpp:26]   --->   Operation 886 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_86 : Operation 887 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_89" [conv/conv.cpp:26]   --->   Operation 887 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_86 : Operation 888 [2/2] (3.25ns)   --->   "%conv_weights_load_5 = load float* %conv_weights_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 888 'load' 'conv_weights_load_5' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_86 : Operation 889 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 889 'load' 'input_load_5' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_86 : Operation 890 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_49) nounwind" [conv/conv.cpp:28]   --->   Operation 890 'specregionend' 'empty_61' <Predicate = (icmp_ln24_5)> <Delay = 0.00>
ST_86 : Operation 891 [1/1] (0.00ns)   --->   "br label %33" [conv/conv.cpp:21]   --->   Operation 891 'br' <Predicate = (icmp_ln24_5)> <Delay = 0.00>

State 87 <SV = 11> <Delay = 15.6>
ST_87 : Operation 892 [1/2] (3.25ns)   --->   "%conv_weights_load_5 = load float* %conv_weights_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 892 'load' 'conv_weights_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_87 : Operation 893 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 893 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_87 : Operation 894 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_weights_load_5, %input_load_5" [conv/conv.cpp:26]   --->   Operation 894 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 12> <Delay = 12.3>
ST_88 : Operation 895 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_weights_load_5, %input_load_5" [conv/conv.cpp:26]   --->   Operation 895 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 13> <Delay = 10.5>
ST_89 : Operation 896 [4/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 896 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 14> <Delay = 10.5>
ST_90 : Operation 897 [3/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 897 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 15> <Delay = 10.5>
ST_91 : Operation 898 [2/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 898 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 16> <Delay = 10.5>
ST_92 : Operation 899 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 899 'specloopname' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 900 [1/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 900 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 901 [1/1] (0.00ns)   --->   "br label %34" [conv/conv.cpp:24]   --->   Operation 901 'br' <Predicate = true> <Delay = 0.00>

State 93 <SV = 9> <Delay = 13.7>
ST_93 : Operation 902 [1/2] (3.25ns)   --->   "%conv_bias_load_5 = load float* %conv_bias_addr_5, align 4" [conv/conv.cpp:31]   --->   Operation 902 'load' 'conv_bias_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_93 : Operation 903 [4/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5" [conv/conv.cpp:31]   --->   Operation 903 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 10> <Delay = 10.5>
ST_94 : Operation 904 [3/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5" [conv/conv.cpp:31]   --->   Operation 904 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 11> <Delay = 10.5>
ST_95 : Operation 905 [2/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5" [conv/conv.cpp:31]   --->   Operation 905 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 12> <Delay = 15.9>
ST_96 : Operation 906 [1/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, %conv_bias_load_5" [conv/conv.cpp:31]   --->   Operation 906 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 907 [2/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 907 'fcmp' 'tmp_66' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 13> <Delay = 9.66>
ST_97 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv/conv.cpp:34]   --->   Operation 908 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 909 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv/conv.cpp:34]   --->   Operation 910 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 911 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_65, -1" [conv/conv.cpp:34]   --->   Operation 911 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 912 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv/conv.cpp:34]   --->   Operation 912 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv/conv.cpp:34]   --->   Operation 913 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 914 [1/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 914 'fcmp' 'tmp_66' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_66" [conv/conv.cpp:34]   --->   Operation 915 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 916 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 916 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 917 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv/conv.cpp:35]   --->   Operation 917 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_97 : Operation 918 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_35) nounwind" [conv/conv.cpp:38]   --->   Operation 918 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 919 [1/1] (0.00ns)   --->   "br label %31" [conv/conv.cpp:14]   --->   Operation 919 'br' <Predicate = true> <Delay = 0.00>

State 98 <SV = 7> <Delay = 1.76>
ST_98 : Operation 920 [1/1] (0.00ns)   --->   "%c_0_6 = phi i4 [ 0, %Row_Loop5 ], [ %add_ln11_6, %Col_Loop_end6 ]" [conv/conv.cpp:11]   --->   Operation 920 'phi' 'c_0_6' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 921 [1/1] (1.30ns)   --->   "%icmp_ln11_6 = icmp eq i4 %c_0_6, -5" [conv/conv.cpp:11]   --->   Operation 921 'icmp' 'icmp_ln11_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 922 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 922 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 923 [1/1] (1.73ns)   --->   "%add_ln11_6 = add i4 %c_0_6, 1" [conv/conv.cpp:11]   --->   Operation 923 'add' 'add_ln11_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 924 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_6, label %Row_Loop6, label %Col_Loop_begin6" [conv/conv.cpp:11]   --->   Operation 924 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 925 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 925 'specloopname' <Predicate = (!icmp_ln11_6)> <Delay = 0.00>
ST_98 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 926 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln11_6)> <Delay = 0.00>
ST_98 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_6, i4 0)" [conv/conv.cpp:35]   --->   Operation 927 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln11_6)> <Delay = 0.00>
ST_98 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i8 %tmp_96 to i11" [conv/conv.cpp:35]   --->   Operation 928 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln11_6)> <Delay = 0.00>
ST_98 : Operation 929 [1/1] (1.63ns)   --->   "%add_ln35_10 = add i11 %zext_ln35_20, -992" [conv/conv.cpp:35]   --->   Operation 929 'add' 'add_ln35_10' <Predicate = (!icmp_ln11_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 930 [1/1] (1.76ns)   --->   "br label %37" [conv/conv.cpp:14]   --->   Operation 930 'br' <Predicate = (!icmp_ln11_6)> <Delay = 1.76>
ST_98 : Operation 931 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_26) nounwind" [conv/conv.cpp:40]   --->   Operation 931 'specregionend' 'empty_63' <Predicate = (icmp_ln11_6)> <Delay = 0.00>
ST_98 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 932 'specregionbegin' 'tmp_33' <Predicate = (icmp_ln11_6)> <Delay = 0.00>
ST_98 : Operation 933 [1/1] (1.76ns)   --->   "br label %42" [conv/conv.cpp:11]   --->   Operation 933 'br' <Predicate = (icmp_ln11_6)> <Delay = 1.76>

State 99 <SV = 8> <Delay = 1.78>
ST_99 : Operation 934 [1/1] (0.00ns)   --->   "%f_0_6 = phi i5 [ 0, %Col_Loop_begin6 ], [ %add_ln14_6, %Filter2_Loop_end6 ]" [conv/conv.cpp:14]   --->   Operation 934 'phi' 'f_0_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 935 [1/1] (1.36ns)   --->   "%icmp_ln14_6 = icmp eq i5 %f_0_6, -16" [conv/conv.cpp:14]   --->   Operation 935 'icmp' 'icmp_ln14_6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 936 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 936 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 937 [1/1] (1.78ns)   --->   "%add_ln14_6 = add i5 %f_0_6, 1" [conv/conv.cpp:14]   --->   Operation 937 'add' 'add_ln14_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 938 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_6, label %Col_Loop_end6, label %Filter2_Loop_begin6" [conv/conv.cpp:14]   --->   Operation 938 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 939 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 939 'specloopname' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_99 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 940 'specregionbegin' 'tmp_42' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_99 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i5 %f_0_6 to i64" [conv/conv.cpp:26]   --->   Operation 941 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_99 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i5 %f_0_6 to i11" [conv/conv.cpp:35]   --->   Operation 942 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_99 : Operation 943 [1/1] (1.63ns)   --->   "%add_ln35_13 = add i11 %add_ln35_10, %zext_ln35_24" [conv/conv.cpp:35]   --->   Operation 943 'add' 'add_ln35_13' <Predicate = (!icmp_ln14_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i11 %add_ln35_13 to i64" [conv/conv.cpp:35]   --->   Operation 944 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_99 : Operation 945 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_25" [conv/conv.cpp:35]   --->   Operation 945 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln14_6)> <Delay = 0.00>
ST_99 : Operation 946 [1/1] (1.76ns)   --->   "br label %38" [conv/conv.cpp:18]   --->   Operation 946 'br' <Predicate = (!icmp_ln14_6)> <Delay = 1.76>
ST_99 : Operation 947 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_34) nounwind" [conv/conv.cpp:39]   --->   Operation 947 'specregionend' 'empty_65' <Predicate = (icmp_ln14_6)> <Delay = 0.00>
ST_99 : Operation 948 [1/1] (0.00ns)   --->   "br label %36" [conv/conv.cpp:11]   --->   Operation 948 'br' <Predicate = (icmp_ln14_6)> <Delay = 0.00>

State 100 <SV = 9> <Delay = 5.22>
ST_100 : Operation 949 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter2_Loop_begin6 ], [ %add_ln18_5, %W_Row_Loop_end6 ]" [conv/conv.cpp:18]   --->   Operation 949 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 950 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter2_Loop_begin6 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]" [conv/conv.cpp:26]   --->   Operation 950 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_6 to i4" [conv/conv.cpp:18]   --->   Operation 951 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 952 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv/conv.cpp:18]   --->   Operation 952 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 953 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 953 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 954 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_6, 1" [conv/conv.cpp:18]   --->   Operation 954 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 955 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter2_Loop_end6, label %W_Row_Loop_begin6" [conv/conv.cpp:18]   --->   Operation 955 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 956 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 956 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_100 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 957 'specregionbegin' 'tmp_48' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_100 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i2 %wr_0_6 to i5" [conv/conv.cpp:26]   --->   Operation 958 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_100 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_107 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)" [conv/conv.cpp:26]   --->   Operation 959 'bitconcatenate' 'tmp_107' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_100 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i4 %tmp_107 to i5" [conv/conv.cpp:26]   --->   Operation 960 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_100 : Operation 961 [1/1] (1.73ns)   --->   "%sub_ln26_16 = sub i5 %zext_ln26_72, %zext_ln26_71" [conv/conv.cpp:26]   --->   Operation 961 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i5 %sub_ln26_16 to i6" [conv/conv.cpp:26]   --->   Operation 962 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_100 : Operation 963 [1/1] (1.73ns)   --->   "%add_ln26_6 = add i4 %zext_ln18_3, 6" [conv/conv.cpp:26]   --->   Operation 963 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i4 %add_ln26_6 to i8" [conv/conv.cpp:26]   --->   Operation 964 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_100 : Operation 965 [1/1] (3.49ns)   --->   "%mul_ln26_5 = mul i8 %zext_ln26_73, 13" [conv/conv.cpp:26]   --->   Operation 965 'mul' 'mul_ln26_5' <Predicate = (!icmp_ln18_6)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 966 [1/1] (1.76ns)   --->   "br label %39" [conv/conv.cpp:21]   --->   Operation 966 'br' <Predicate = (!icmp_ln18_6)> <Delay = 1.76>
ST_100 : Operation 967 [1/1] (0.00ns)   --->   "%conv_bias_addr_6 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_26" [conv/conv.cpp:31]   --->   Operation 967 'getelementptr' 'conv_bias_addr_6' <Predicate = (icmp_ln18_6)> <Delay = 0.00>
ST_100 : Operation 968 [2/2] (3.25ns)   --->   "%conv_bias_load_6 = load float* %conv_bias_addr_6, align 4" [conv/conv.cpp:31]   --->   Operation 968 'load' 'conv_bias_load_6' <Predicate = (icmp_ln18_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 101 <SV = 10> <Delay = 5.28>
ST_101 : Operation 969 [1/1] (0.00ns)   --->   "%w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_2_6, %W_Col_Loop_end6 ]" [conv/conv.cpp:26]   --->   Operation 969 'phi' 'w_sum_1_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 970 [1/1] (0.00ns)   --->   "%wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_6, %W_Col_Loop_end6 ]" [conv/conv.cpp:21]   --->   Operation 970 'phi' 'wc_0_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_6 to i4" [conv/conv.cpp:21]   --->   Operation 971 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 972 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_6, -1" [conv/conv.cpp:21]   --->   Operation 972 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 973 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 973 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 974 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_6, 1" [conv/conv.cpp:21]   --->   Operation 974 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 975 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %W_Col_Loop_begin6" [conv/conv.cpp:21]   --->   Operation 975 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 976 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 976 'specloopname' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 977 'specregionbegin' 'tmp_54' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i2 %wc_0_6 to i6" [conv/conv.cpp:26]   --->   Operation 978 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 979 [1/1] (1.78ns)   --->   "%add_ln26_46 = add i6 %zext_ln26_84, %sext_ln26_6" [conv/conv.cpp:26]   --->   Operation 979 'add' 'add_ln26_46' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = trunc i6 %add_ln26_46 to i4" [conv/conv.cpp:26]   --->   Operation 980 'trunc' 'trunc_ln26_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 981 [1/1] (0.00ns)   --->   "%p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_6, i3 0)" [conv/conv.cpp:26]   --->   Operation 981 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_113 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_46, i1 false)" [conv/conv.cpp:26]   --->   Operation 982 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 983 [1/1] (1.87ns)   --->   "%sub_ln26_20 = sub i7 %p_shl6, %tmp_113" [conv/conv.cpp:26]   --->   Operation 983 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln21_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 984 [1/1] (1.73ns)   --->   "%add_ln26_14 = add i4 %c_0_6, %zext_ln21_6" [conv/conv.cpp:26]   --->   Operation 984 'add' 'add_ln26_14' <Predicate = (!icmp_ln21_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i4 %add_ln26_14 to i8" [conv/conv.cpp:26]   --->   Operation 985 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 986 [1/1] (1.91ns)   --->   "%add_ln26_47 = add i8 %zext_ln26_85, %mul_ln26_5" [conv/conv.cpp:26]   --->   Operation 986 'add' 'add_ln26_47' <Predicate = (!icmp_ln21_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 987 [1/1] (0.00ns)   --->   "%p_shl26_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_47, i3 0)" [conv/conv.cpp:26]   --->   Operation 987 'bitconcatenate' 'p_shl26_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_114 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_47, i1 false)" [conv/conv.cpp:26]   --->   Operation 988 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i9 %tmp_114 to i11" [conv/conv.cpp:26]   --->   Operation 989 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 990 [1/1] (1.63ns)   --->   "%sub_ln26_21 = sub i11 %p_shl26_cast, %zext_ln26_86" [conv/conv.cpp:26]   --->   Operation 990 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln21_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 991 [1/1] (1.76ns)   --->   "br label %40" [conv/conv.cpp:24]   --->   Operation 991 'br' <Predicate = (!icmp_ln21_6)> <Delay = 1.76>
ST_101 : Operation 992 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_48) nounwind" [conv/conv.cpp:29]   --->   Operation 992 'specregionend' 'empty_69' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_101 : Operation 993 [1/1] (0.00ns)   --->   "br label %38" [conv/conv.cpp:18]   --->   Operation 993 'br' <Predicate = (icmp_ln21_6)> <Delay = 0.00>

State 102 <SV = 11> <Delay = 6.76>
ST_102 : Operation 994 [1/1] (0.00ns)   --->   "%w_sum_2_6 = phi float [ %w_sum_1_6, %W_Col_Loop_begin6 ], [ %w_sum_3_6, %41 ]" [conv/conv.cpp:26]   --->   Operation 994 'phi' 'w_sum_2_6' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 995 [1/1] (0.00ns)   --->   "%ch_0_6 = phi i3 [ 0, %W_Col_Loop_begin6 ], [ %add_ln24_6, %41 ]" [conv/conv.cpp:24]   --->   Operation 995 'phi' 'ch_0_6' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 996 [1/1] (1.13ns)   --->   "%icmp_ln24_6 = icmp eq i3 %ch_0_6, -2" [conv/conv.cpp:24]   --->   Operation 996 'icmp' 'icmp_ln24_6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 997 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 997 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 998 [1/1] (1.65ns)   --->   "%add_ln24_6 = add i3 %ch_0_6, 1" [conv/conv.cpp:24]   --->   Operation 998 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 999 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_6, label %W_Col_Loop_end6, label %41" [conv/conv.cpp:24]   --->   Operation 999 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i3 %ch_0_6 to i7" [conv/conv.cpp:26]   --->   Operation 1000 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_102 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i3 %ch_0_6 to i11" [conv/conv.cpp:26]   --->   Operation 1001 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_102 : Operation 1002 [1/1] (1.87ns)   --->   "%add_ln26_53 = add i7 %zext_ln26_49, %sub_ln26_20" [conv/conv.cpp:26]   --->   Operation 1002 'add' 'add_ln26_53' <Predicate = (!icmp_ln24_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_142_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_53, i4 0)" [conv/conv.cpp:26]   --->   Operation 1003 'bitconcatenate' 'tmp_142_cast' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_102 : Operation 1004 [1/1] (1.63ns)   --->   "%add_ln26_54 = add i11 %zext_ln35_24, %tmp_142_cast" [conv/conv.cpp:26]   --->   Operation 1004 'add' 'add_ln26_54' <Predicate = (!icmp_ln24_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i11 %add_ln26_54 to i64" [conv/conv.cpp:26]   --->   Operation 1005 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_102 : Operation 1006 [1/1] (0.00ns)   --->   "%conv_weights_addr_6 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_97" [conv/conv.cpp:26]   --->   Operation 1006 'getelementptr' 'conv_weights_addr_6' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_102 : Operation 1007 [1/1] (1.63ns)   --->   "%add_ln26_55 = add i11 %zext_ln26_96, %sub_ln26_21" [conv/conv.cpp:26]   --->   Operation 1007 'add' 'add_ln26_55' <Predicate = (!icmp_ln24_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i11 %add_ln26_55 to i64" [conv/conv.cpp:26]   --->   Operation 1008 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_102 : Operation 1009 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_98" [conv/conv.cpp:26]   --->   Operation 1009 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_102 : Operation 1010 [2/2] (3.25ns)   --->   "%conv_weights_load_6 = load float* %conv_weights_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 1010 'load' 'conv_weights_load_6' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_102 : Operation 1011 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 1011 'load' 'input_load_6' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_102 : Operation 1012 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_54) nounwind" [conv/conv.cpp:28]   --->   Operation 1012 'specregionend' 'empty_71' <Predicate = (icmp_ln24_6)> <Delay = 0.00>
ST_102 : Operation 1013 [1/1] (0.00ns)   --->   "br label %39" [conv/conv.cpp:21]   --->   Operation 1013 'br' <Predicate = (icmp_ln24_6)> <Delay = 0.00>

State 103 <SV = 12> <Delay = 15.6>
ST_103 : Operation 1014 [1/2] (3.25ns)   --->   "%conv_weights_load_6 = load float* %conv_weights_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 1014 'load' 'conv_weights_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_103 : Operation 1015 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 1015 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_103 : Operation 1016 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_weights_load_6, %input_load_6" [conv/conv.cpp:26]   --->   Operation 1016 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 13> <Delay = 12.3>
ST_104 : Operation 1017 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_weights_load_6, %input_load_6" [conv/conv.cpp:26]   --->   Operation 1017 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 14> <Delay = 10.5>
ST_105 : Operation 1018 [4/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 1018 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 15> <Delay = 10.5>
ST_106 : Operation 1019 [3/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 1019 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 16> <Delay = 10.5>
ST_107 : Operation 1020 [2/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 1020 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 17> <Delay = 10.5>
ST_108 : Operation 1021 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1021 'specloopname' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1022 [1/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 1022 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1023 [1/1] (0.00ns)   --->   "br label %40" [conv/conv.cpp:24]   --->   Operation 1023 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 10> <Delay = 13.7>
ST_109 : Operation 1024 [1/2] (3.25ns)   --->   "%conv_bias_load_6 = load float* %conv_bias_addr_6, align 4" [conv/conv.cpp:31]   --->   Operation 1024 'load' 'conv_bias_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_109 : Operation 1025 [4/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6" [conv/conv.cpp:31]   --->   Operation 1025 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 11> <Delay = 10.5>
ST_110 : Operation 1026 [3/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6" [conv/conv.cpp:31]   --->   Operation 1026 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 12> <Delay = 10.5>
ST_111 : Operation 1027 [2/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6" [conv/conv.cpp:31]   --->   Operation 1027 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 13> <Delay = 15.9>
ST_112 : Operation 1028 [1/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, %conv_bias_load_6" [conv/conv.cpp:31]   --->   Operation 1028 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1029 [2/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1029 'fcmp' 'tmp_68' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 14> <Delay = 9.66>
ST_113 : Operation 1030 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv/conv.cpp:34]   --->   Operation 1030 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1031 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv/conv.cpp:34]   --->   Operation 1032 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1033 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_67, -1" [conv/conv.cpp:34]   --->   Operation 1033 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1034 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv/conv.cpp:34]   --->   Operation 1034 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv/conv.cpp:34]   --->   Operation 1035 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1036 [1/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1036 'fcmp' 'tmp_68' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_68" [conv/conv.cpp:34]   --->   Operation 1037 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1038 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1038 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 1039 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv/conv.cpp:35]   --->   Operation 1039 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_113 : Operation 1040 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_42) nounwind" [conv/conv.cpp:38]   --->   Operation 1040 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1041 [1/1] (0.00ns)   --->   "br label %37" [conv/conv.cpp:14]   --->   Operation 1041 'br' <Predicate = true> <Delay = 0.00>

State 114 <SV = 8> <Delay = 1.76>
ST_114 : Operation 1042 [1/1] (0.00ns)   --->   "%c_0_7 = phi i4 [ 0, %Row_Loop6 ], [ %add_ln11_7, %Col_Loop_end7 ]" [conv/conv.cpp:11]   --->   Operation 1042 'phi' 'c_0_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1043 [1/1] (1.30ns)   --->   "%icmp_ln11_7 = icmp eq i4 %c_0_7, -5" [conv/conv.cpp:11]   --->   Operation 1043 'icmp' 'icmp_ln11_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1044 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 1044 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1045 [1/1] (1.73ns)   --->   "%add_ln11_7 = add i4 %c_0_7, 1" [conv/conv.cpp:11]   --->   Operation 1045 'add' 'add_ln11_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1046 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_7, label %Row_Loop7, label %Col_Loop_begin7" [conv/conv.cpp:11]   --->   Operation 1046 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1047 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 1047 'specloopname' <Predicate = (!icmp_ln11_7)> <Delay = 0.00>
ST_114 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 1048 'specregionbegin' 'tmp_41' <Predicate = (!icmp_ln11_7)> <Delay = 0.00>
ST_114 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_7, i4 0)" [conv/conv.cpp:35]   --->   Operation 1049 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln11_7)> <Delay = 0.00>
ST_114 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i8 %tmp_101 to i11" [conv/conv.cpp:35]   --->   Operation 1050 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln11_7)> <Delay = 0.00>
ST_114 : Operation 1051 [1/1] (1.63ns)   --->   "%add_ln35_12 = add i11 %zext_ln35_23, -816" [conv/conv.cpp:35]   --->   Operation 1051 'add' 'add_ln35_12' <Predicate = (!icmp_ln11_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1052 [1/1] (1.76ns)   --->   "br label %43" [conv/conv.cpp:14]   --->   Operation 1052 'br' <Predicate = (!icmp_ln11_7)> <Delay = 1.76>
ST_114 : Operation 1053 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_33) nounwind" [conv/conv.cpp:40]   --->   Operation 1053 'specregionend' 'empty_73' <Predicate = (icmp_ln11_7)> <Delay = 0.00>
ST_114 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 1054 'specregionbegin' 'tmp_40' <Predicate = (icmp_ln11_7)> <Delay = 0.00>
ST_114 : Operation 1055 [1/1] (1.76ns)   --->   "br label %48" [conv/conv.cpp:11]   --->   Operation 1055 'br' <Predicate = (icmp_ln11_7)> <Delay = 1.76>

State 115 <SV = 9> <Delay = 1.78>
ST_115 : Operation 1056 [1/1] (0.00ns)   --->   "%f_0_7 = phi i5 [ 0, %Col_Loop_begin7 ], [ %add_ln14_7, %Filter2_Loop_end7 ]" [conv/conv.cpp:14]   --->   Operation 1056 'phi' 'f_0_7' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1057 [1/1] (1.36ns)   --->   "%icmp_ln14_7 = icmp eq i5 %f_0_7, -16" [conv/conv.cpp:14]   --->   Operation 1057 'icmp' 'icmp_ln14_7' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1058 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 1058 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1059 [1/1] (1.78ns)   --->   "%add_ln14_7 = add i5 %f_0_7, 1" [conv/conv.cpp:14]   --->   Operation 1059 'add' 'add_ln14_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1060 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_7, label %Col_Loop_end7, label %Filter2_Loop_begin7" [conv/conv.cpp:14]   --->   Operation 1060 'br' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1061 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1061 'specloopname' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_115 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1062 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_115 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i5 %f_0_7 to i64" [conv/conv.cpp:26]   --->   Operation 1063 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_115 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i5 %f_0_7 to i11" [conv/conv.cpp:35]   --->   Operation 1064 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_115 : Operation 1065 [1/1] (1.63ns)   --->   "%add_ln35_15 = add i11 %add_ln35_12, %zext_ln35_27" [conv/conv.cpp:35]   --->   Operation 1065 'add' 'add_ln35_15' <Predicate = (!icmp_ln14_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i11 %add_ln35_15 to i64" [conv/conv.cpp:35]   --->   Operation 1066 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_115 : Operation 1067 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_28" [conv/conv.cpp:35]   --->   Operation 1067 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln14_7)> <Delay = 0.00>
ST_115 : Operation 1068 [1/1] (1.76ns)   --->   "br label %44" [conv/conv.cpp:18]   --->   Operation 1068 'br' <Predicate = (!icmp_ln14_7)> <Delay = 1.76>
ST_115 : Operation 1069 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_41) nounwind" [conv/conv.cpp:39]   --->   Operation 1069 'specregionend' 'empty_75' <Predicate = (icmp_ln14_7)> <Delay = 0.00>
ST_115 : Operation 1070 [1/1] (0.00ns)   --->   "br label %42" [conv/conv.cpp:11]   --->   Operation 1070 'br' <Predicate = (icmp_ln14_7)> <Delay = 0.00>

State 116 <SV = 10> <Delay = 5.22>
ST_116 : Operation 1071 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter2_Loop_begin7 ], [ %add_ln18_6, %W_Row_Loop_end7 ]" [conv/conv.cpp:18]   --->   Operation 1071 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1072 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter2_Loop_begin7 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]" [conv/conv.cpp:26]   --->   Operation 1072 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_7 to i4" [conv/conv.cpp:18]   --->   Operation 1073 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1074 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv/conv.cpp:18]   --->   Operation 1074 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1075 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1075 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1076 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_7, 1" [conv/conv.cpp:18]   --->   Operation 1076 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1077 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter2_Loop_end7, label %W_Row_Loop_begin7" [conv/conv.cpp:18]   --->   Operation 1077 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1078 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1078 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_116 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1079 'specregionbegin' 'tmp_53' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_116 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i2 %wr_0_7 to i5" [conv/conv.cpp:26]   --->   Operation 1080 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_116 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_112 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)" [conv/conv.cpp:26]   --->   Operation 1081 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_116 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i4 %tmp_112 to i5" [conv/conv.cpp:26]   --->   Operation 1082 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_116 : Operation 1083 [1/1] (1.73ns)   --->   "%sub_ln26_19 = sub i5 %zext_ln26_82, %zext_ln26_81" [conv/conv.cpp:26]   --->   Operation 1083 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i5 %sub_ln26_19 to i6" [conv/conv.cpp:26]   --->   Operation 1084 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_116 : Operation 1085 [1/1] (1.73ns)   --->   "%add_ln26_7 = add i4 %zext_ln18_4, 7" [conv/conv.cpp:26]   --->   Operation 1085 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i4 %add_ln26_7 to i8" [conv/conv.cpp:26]   --->   Operation 1086 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_116 : Operation 1087 [1/1] (3.49ns)   --->   "%mul_ln26_6 = mul i8 %zext_ln26_83, 13" [conv/conv.cpp:26]   --->   Operation 1087 'mul' 'mul_ln26_6' <Predicate = (!icmp_ln18_7)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1088 [1/1] (1.76ns)   --->   "br label %45" [conv/conv.cpp:21]   --->   Operation 1088 'br' <Predicate = (!icmp_ln18_7)> <Delay = 1.76>
ST_116 : Operation 1089 [1/1] (0.00ns)   --->   "%conv_bias_addr_7 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_32" [conv/conv.cpp:31]   --->   Operation 1089 'getelementptr' 'conv_bias_addr_7' <Predicate = (icmp_ln18_7)> <Delay = 0.00>
ST_116 : Operation 1090 [2/2] (3.25ns)   --->   "%conv_bias_load_7 = load float* %conv_bias_addr_7, align 4" [conv/conv.cpp:31]   --->   Operation 1090 'load' 'conv_bias_load_7' <Predicate = (icmp_ln18_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 117 <SV = 11> <Delay = 5.28>
ST_117 : Operation 1091 [1/1] (0.00ns)   --->   "%w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_2_7, %W_Col_Loop_end7 ]" [conv/conv.cpp:26]   --->   Operation 1091 'phi' 'w_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1092 [1/1] (0.00ns)   --->   "%wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_7, %W_Col_Loop_end7 ]" [conv/conv.cpp:21]   --->   Operation 1092 'phi' 'wc_0_7' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i2 %wc_0_7 to i4" [conv/conv.cpp:21]   --->   Operation 1093 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1094 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_7, -1" [conv/conv.cpp:21]   --->   Operation 1094 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1095 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1095 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1096 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_7, 1" [conv/conv.cpp:21]   --->   Operation 1096 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1097 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %W_Col_Loop_begin7" [conv/conv.cpp:21]   --->   Operation 1097 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1098 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1098 'specloopname' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1099 'specregionbegin' 'tmp_58' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i2 %wc_0_7 to i6" [conv/conv.cpp:26]   --->   Operation 1100 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1101 [1/1] (1.78ns)   --->   "%add_ln26_51 = add i6 %zext_ln26_93, %sext_ln26_7" [conv/conv.cpp:26]   --->   Operation 1101 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = trunc i6 %add_ln26_51 to i4" [conv/conv.cpp:26]   --->   Operation 1102 'trunc' 'trunc_ln26_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1103 [1/1] (0.00ns)   --->   "%p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_7, i3 0)" [conv/conv.cpp:26]   --->   Operation 1103 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_117 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_51, i1 false)" [conv/conv.cpp:26]   --->   Operation 1104 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1105 [1/1] (1.87ns)   --->   "%sub_ln26_23 = sub i7 %p_shl7, %tmp_117" [conv/conv.cpp:26]   --->   Operation 1105 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln21_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1106 [1/1] (1.73ns)   --->   "%add_ln26_15 = add i4 %c_0_7, %zext_ln21_7" [conv/conv.cpp:26]   --->   Operation 1106 'add' 'add_ln26_15' <Predicate = (!icmp_ln21_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i4 %add_ln26_15 to i8" [conv/conv.cpp:26]   --->   Operation 1107 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1108 [1/1] (1.91ns)   --->   "%add_ln26_52 = add i8 %zext_ln26_94, %mul_ln26_6" [conv/conv.cpp:26]   --->   Operation 1108 'add' 'add_ln26_52' <Predicate = (!icmp_ln21_7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1109 [1/1] (0.00ns)   --->   "%p_shl30_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_52, i3 0)" [conv/conv.cpp:26]   --->   Operation 1109 'bitconcatenate' 'p_shl30_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_118 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_52, i1 false)" [conv/conv.cpp:26]   --->   Operation 1110 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i9 %tmp_118 to i11" [conv/conv.cpp:26]   --->   Operation 1111 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1112 [1/1] (1.63ns)   --->   "%sub_ln26_24 = sub i11 %p_shl30_cast, %zext_ln26_95" [conv/conv.cpp:26]   --->   Operation 1112 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln21_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1113 [1/1] (1.76ns)   --->   "br label %46" [conv/conv.cpp:24]   --->   Operation 1113 'br' <Predicate = (!icmp_ln21_7)> <Delay = 1.76>
ST_117 : Operation 1114 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_53) nounwind" [conv/conv.cpp:29]   --->   Operation 1114 'specregionend' 'empty_79' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_117 : Operation 1115 [1/1] (0.00ns)   --->   "br label %44" [conv/conv.cpp:18]   --->   Operation 1115 'br' <Predicate = (icmp_ln21_7)> <Delay = 0.00>

State 118 <SV = 12> <Delay = 6.76>
ST_118 : Operation 1116 [1/1] (0.00ns)   --->   "%w_sum_2_7 = phi float [ %w_sum_1_7, %W_Col_Loop_begin7 ], [ %w_sum_3_7, %47 ]" [conv/conv.cpp:26]   --->   Operation 1116 'phi' 'w_sum_2_7' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1117 [1/1] (0.00ns)   --->   "%ch_0_7 = phi i3 [ 0, %W_Col_Loop_begin7 ], [ %add_ln24_7, %47 ]" [conv/conv.cpp:24]   --->   Operation 1117 'phi' 'ch_0_7' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1118 [1/1] (1.13ns)   --->   "%icmp_ln24_7 = icmp eq i3 %ch_0_7, -2" [conv/conv.cpp:24]   --->   Operation 1118 'icmp' 'icmp_ln24_7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1119 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1119 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1120 [1/1] (1.65ns)   --->   "%add_ln24_7 = add i3 %ch_0_7, 1" [conv/conv.cpp:24]   --->   Operation 1120 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_7, label %W_Col_Loop_end7, label %47" [conv/conv.cpp:24]   --->   Operation 1121 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i3 %ch_0_7 to i7" [conv/conv.cpp:26]   --->   Operation 1122 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_118 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i3 %ch_0_7 to i11" [conv/conv.cpp:26]   --->   Operation 1123 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_118 : Operation 1124 [1/1] (1.87ns)   --->   "%add_ln26_58 = add i7 %zext_ln26_55, %sub_ln26_23" [conv/conv.cpp:26]   --->   Operation 1124 'add' 'add_ln26_58' <Predicate = (!icmp_ln24_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_149_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_58, i4 0)" [conv/conv.cpp:26]   --->   Operation 1125 'bitconcatenate' 'tmp_149_cast' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_118 : Operation 1126 [1/1] (1.63ns)   --->   "%add_ln26_59 = add i11 %zext_ln35_27, %tmp_149_cast" [conv/conv.cpp:26]   --->   Operation 1126 'add' 'add_ln26_59' <Predicate = (!icmp_ln24_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i11 %add_ln26_59 to i64" [conv/conv.cpp:26]   --->   Operation 1127 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_118 : Operation 1128 [1/1] (0.00ns)   --->   "%conv_weights_addr_7 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_106" [conv/conv.cpp:26]   --->   Operation 1128 'getelementptr' 'conv_weights_addr_7' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_118 : Operation 1129 [1/1] (1.63ns)   --->   "%add_ln26_60 = add i11 %zext_ln26_105, %sub_ln26_24" [conv/conv.cpp:26]   --->   Operation 1129 'add' 'add_ln26_60' <Predicate = (!icmp_ln24_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i11 %add_ln26_60 to i64" [conv/conv.cpp:26]   --->   Operation 1130 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_118 : Operation 1131 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_107" [conv/conv.cpp:26]   --->   Operation 1131 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_118 : Operation 1132 [2/2] (3.25ns)   --->   "%conv_weights_load_7 = load float* %conv_weights_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 1132 'load' 'conv_weights_load_7' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_118 : Operation 1133 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 1133 'load' 'input_load_7' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_118 : Operation 1134 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_58) nounwind" [conv/conv.cpp:28]   --->   Operation 1134 'specregionend' 'empty_81' <Predicate = (icmp_ln24_7)> <Delay = 0.00>
ST_118 : Operation 1135 [1/1] (0.00ns)   --->   "br label %45" [conv/conv.cpp:21]   --->   Operation 1135 'br' <Predicate = (icmp_ln24_7)> <Delay = 0.00>

State 119 <SV = 13> <Delay = 15.6>
ST_119 : Operation 1136 [1/2] (3.25ns)   --->   "%conv_weights_load_7 = load float* %conv_weights_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 1136 'load' 'conv_weights_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_119 : Operation 1137 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 1137 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_119 : Operation 1138 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_weights_load_7, %input_load_7" [conv/conv.cpp:26]   --->   Operation 1138 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 14> <Delay = 12.3>
ST_120 : Operation 1139 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_weights_load_7, %input_load_7" [conv/conv.cpp:26]   --->   Operation 1139 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 15> <Delay = 10.5>
ST_121 : Operation 1140 [4/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 1140 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 16> <Delay = 10.5>
ST_122 : Operation 1141 [3/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 1141 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 17> <Delay = 10.5>
ST_123 : Operation 1142 [2/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 1142 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 18> <Delay = 10.5>
ST_124 : Operation 1143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1144 [1/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 1144 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1145 [1/1] (0.00ns)   --->   "br label %46" [conv/conv.cpp:24]   --->   Operation 1145 'br' <Predicate = true> <Delay = 0.00>

State 125 <SV = 11> <Delay = 13.7>
ST_125 : Operation 1146 [1/2] (3.25ns)   --->   "%conv_bias_load_7 = load float* %conv_bias_addr_7, align 4" [conv/conv.cpp:31]   --->   Operation 1146 'load' 'conv_bias_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_125 : Operation 1147 [4/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7" [conv/conv.cpp:31]   --->   Operation 1147 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 12> <Delay = 10.5>
ST_126 : Operation 1148 [3/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7" [conv/conv.cpp:31]   --->   Operation 1148 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 13> <Delay = 10.5>
ST_127 : Operation 1149 [2/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7" [conv/conv.cpp:31]   --->   Operation 1149 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 14> <Delay = 15.9>
ST_128 : Operation 1150 [1/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, %conv_bias_load_7" [conv/conv.cpp:31]   --->   Operation 1150 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1151 [2/2] (5.43ns)   --->   "%tmp_70 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1151 'fcmp' 'tmp_70' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 15> <Delay = 9.66>
ST_129 : Operation 1152 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv/conv.cpp:34]   --->   Operation 1152 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1153 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1154 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv/conv.cpp:34]   --->   Operation 1154 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1155 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_69, -1" [conv/conv.cpp:34]   --->   Operation 1155 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1156 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv/conv.cpp:34]   --->   Operation 1156 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv/conv.cpp:34]   --->   Operation 1157 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1158 [1/2] (5.43ns)   --->   "%tmp_70 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1158 'fcmp' 'tmp_70' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_70" [conv/conv.cpp:34]   --->   Operation 1159 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1160 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1160 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1161 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv/conv.cpp:35]   --->   Operation 1161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_129 : Operation 1162 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_47) nounwind" [conv/conv.cpp:38]   --->   Operation 1162 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1163 [1/1] (0.00ns)   --->   "br label %43" [conv/conv.cpp:14]   --->   Operation 1163 'br' <Predicate = true> <Delay = 0.00>

State 130 <SV = 9> <Delay = 1.76>
ST_130 : Operation 1164 [1/1] (0.00ns)   --->   "%c_0_8 = phi i4 [ 0, %Row_Loop7 ], [ %add_ln11_8, %Col_Loop_end8 ]" [conv/conv.cpp:11]   --->   Operation 1164 'phi' 'c_0_8' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1165 [1/1] (1.30ns)   --->   "%icmp_ln11_8 = icmp eq i4 %c_0_8, -5" [conv/conv.cpp:11]   --->   Operation 1165 'icmp' 'icmp_ln11_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1166 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 1166 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1167 [1/1] (1.73ns)   --->   "%add_ln11_8 = add i4 %c_0_8, 1" [conv/conv.cpp:11]   --->   Operation 1167 'add' 'add_ln11_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_8, label %Row_Loop8, label %Col_Loop_begin8" [conv/conv.cpp:11]   --->   Operation 1168 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 1169 'specloopname' <Predicate = (!icmp_ln11_8)> <Delay = 0.00>
ST_130 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 1170 'specregionbegin' 'tmp_46' <Predicate = (!icmp_ln11_8)> <Delay = 0.00>
ST_130 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_8, i4 0)" [conv/conv.cpp:35]   --->   Operation 1171 'bitconcatenate' 'tmp_106' <Predicate = (!icmp_ln11_8)> <Delay = 0.00>
ST_130 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i8 %tmp_106 to i11" [conv/conv.cpp:35]   --->   Operation 1172 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln11_8)> <Delay = 0.00>
ST_130 : Operation 1173 [1/1] (1.63ns)   --->   "%add_ln35_14 = add i11 %zext_ln35_26, -640" [conv/conv.cpp:35]   --->   Operation 1173 'add' 'add_ln35_14' <Predicate = (!icmp_ln11_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1174 [1/1] (1.76ns)   --->   "br label %49" [conv/conv.cpp:14]   --->   Operation 1174 'br' <Predicate = (!icmp_ln11_8)> <Delay = 1.76>
ST_130 : Operation 1175 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_40) nounwind" [conv/conv.cpp:40]   --->   Operation 1175 'specregionend' 'empty_83' <Predicate = (icmp_ln11_8)> <Delay = 0.00>
ST_130 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 1176 'specregionbegin' 'tmp_45' <Predicate = (icmp_ln11_8)> <Delay = 0.00>
ST_130 : Operation 1177 [1/1] (1.76ns)   --->   "br label %54" [conv/conv.cpp:11]   --->   Operation 1177 'br' <Predicate = (icmp_ln11_8)> <Delay = 1.76>

State 131 <SV = 10> <Delay = 1.78>
ST_131 : Operation 1178 [1/1] (0.00ns)   --->   "%f_0_8 = phi i5 [ 0, %Col_Loop_begin8 ], [ %add_ln14_8, %Filter2_Loop_end8 ]" [conv/conv.cpp:14]   --->   Operation 1178 'phi' 'f_0_8' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1179 [1/1] (1.36ns)   --->   "%icmp_ln14_8 = icmp eq i5 %f_0_8, -16" [conv/conv.cpp:14]   --->   Operation 1179 'icmp' 'icmp_ln14_8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1180 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 1180 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1181 [1/1] (1.78ns)   --->   "%add_ln14_8 = add i5 %f_0_8, 1" [conv/conv.cpp:14]   --->   Operation 1181 'add' 'add_ln14_8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_8, label %Col_Loop_end8, label %Filter2_Loop_begin8" [conv/conv.cpp:14]   --->   Operation 1182 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1183 'specloopname' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_131 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1184 'specregionbegin' 'tmp_52' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_131 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i5 %f_0_8 to i64" [conv/conv.cpp:26]   --->   Operation 1185 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_131 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i5 %f_0_8 to i11" [conv/conv.cpp:35]   --->   Operation 1186 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_131 : Operation 1187 [1/1] (1.63ns)   --->   "%add_ln35_17 = add i11 %add_ln35_14, %zext_ln35_30" [conv/conv.cpp:35]   --->   Operation 1187 'add' 'add_ln35_17' <Predicate = (!icmp_ln14_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i11 %add_ln35_17 to i64" [conv/conv.cpp:35]   --->   Operation 1188 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_131 : Operation 1189 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_31" [conv/conv.cpp:35]   --->   Operation 1189 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln14_8)> <Delay = 0.00>
ST_131 : Operation 1190 [1/1] (1.76ns)   --->   "br label %50" [conv/conv.cpp:18]   --->   Operation 1190 'br' <Predicate = (!icmp_ln14_8)> <Delay = 1.76>
ST_131 : Operation 1191 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_46) nounwind" [conv/conv.cpp:39]   --->   Operation 1191 'specregionend' 'empty_85' <Predicate = (icmp_ln14_8)> <Delay = 0.00>
ST_131 : Operation 1192 [1/1] (0.00ns)   --->   "br label %48" [conv/conv.cpp:11]   --->   Operation 1192 'br' <Predicate = (icmp_ln14_8)> <Delay = 0.00>

State 132 <SV = 11> <Delay = 3.49>
ST_132 : Operation 1193 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter2_Loop_begin8 ], [ %add_ln18_7, %W_Row_Loop_end8 ]" [conv/conv.cpp:18]   --->   Operation 1193 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1194 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter2_Loop_begin8 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]" [conv/conv.cpp:26]   --->   Operation 1194 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1195 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv/conv.cpp:18]   --->   Operation 1195 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1196 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1196 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1197 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_8, 1" [conv/conv.cpp:18]   --->   Operation 1197 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter2_Loop_end8, label %W_Row_Loop_begin8" [conv/conv.cpp:18]   --->   Operation 1198 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1199 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1200 'specregionbegin' 'tmp_57' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i2 %wr_0_8 to i5" [conv/conv.cpp:26]   --->   Operation 1201 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_116 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)" [conv/conv.cpp:26]   --->   Operation 1202 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i4 %tmp_116 to i5" [conv/conv.cpp:26]   --->   Operation 1203 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1204 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i5 %zext_ln26_91, %zext_ln26_90" [conv/conv.cpp:26]   --->   Operation 1204 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i5 %sub_ln26_22 to i6" [conv/conv.cpp:26]   --->   Operation 1205 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1206 [1/1] (0.00ns)   --->   "%or_ln26_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %wr_0_8)" [conv/conv.cpp:26]   --->   Operation 1206 'bitconcatenate' 'or_ln26_1' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i4 %or_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 1207 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1208 [1/1] (3.49ns)   --->   "%mul_ln26_7 = mul i8 %zext_ln26_92, 13" [conv/conv.cpp:26]   --->   Operation 1208 'mul' 'mul_ln26_7' <Predicate = (!icmp_ln18_8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1209 [1/1] (1.76ns)   --->   "br label %51" [conv/conv.cpp:21]   --->   Operation 1209 'br' <Predicate = (!icmp_ln18_8)> <Delay = 1.76>
ST_132 : Operation 1210 [1/1] (0.00ns)   --->   "%conv_bias_addr_8 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_38" [conv/conv.cpp:31]   --->   Operation 1210 'getelementptr' 'conv_bias_addr_8' <Predicate = (icmp_ln18_8)> <Delay = 0.00>
ST_132 : Operation 1211 [2/2] (3.25ns)   --->   "%conv_bias_load_8 = load float* %conv_bias_addr_8, align 4" [conv/conv.cpp:31]   --->   Operation 1211 'load' 'conv_bias_load_8' <Predicate = (icmp_ln18_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 133 <SV = 12> <Delay = 5.28>
ST_133 : Operation 1212 [1/1] (0.00ns)   --->   "%w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_2_8, %W_Col_Loop_end8 ]" [conv/conv.cpp:26]   --->   Operation 1212 'phi' 'w_sum_1_8' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1213 [1/1] (0.00ns)   --->   "%wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_8, %W_Col_Loop_end8 ]" [conv/conv.cpp:21]   --->   Operation 1213 'phi' 'wc_0_8' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i2 %wc_0_8 to i4" [conv/conv.cpp:21]   --->   Operation 1214 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1215 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_8, -1" [conv/conv.cpp:21]   --->   Operation 1215 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1216 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1216 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1217 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_8, 1" [conv/conv.cpp:21]   --->   Operation 1217 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %W_Col_Loop_begin8" [conv/conv.cpp:21]   --->   Operation 1218 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1219 'specloopname' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1220 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i2 %wc_0_8 to i6" [conv/conv.cpp:26]   --->   Operation 1221 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1222 [1/1] (1.78ns)   --->   "%add_ln26_56 = add i6 %zext_ln26_102, %sext_ln26_8" [conv/conv.cpp:26]   --->   Operation 1222 'add' 'add_ln26_56' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i6 %add_ln26_56 to i4" [conv/conv.cpp:26]   --->   Operation 1223 'trunc' 'trunc_ln26_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1224 [1/1] (0.00ns)   --->   "%p_shl8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_8, i3 0)" [conv/conv.cpp:26]   --->   Operation 1224 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_120 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_56, i1 false)" [conv/conv.cpp:26]   --->   Operation 1225 'bitconcatenate' 'tmp_120' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1226 [1/1] (1.87ns)   --->   "%sub_ln26_26 = sub i7 %p_shl8, %tmp_120" [conv/conv.cpp:26]   --->   Operation 1226 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln21_8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1227 [1/1] (1.73ns)   --->   "%add_ln26_16 = add i4 %c_0_8, %zext_ln21_8" [conv/conv.cpp:26]   --->   Operation 1227 'add' 'add_ln26_16' <Predicate = (!icmp_ln21_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i4 %add_ln26_16 to i8" [conv/conv.cpp:26]   --->   Operation 1228 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1229 [1/1] (1.91ns)   --->   "%add_ln26_57 = add i8 %zext_ln26_103, %mul_ln26_7" [conv/conv.cpp:26]   --->   Operation 1229 'add' 'add_ln26_57' <Predicate = (!icmp_ln21_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1230 [1/1] (0.00ns)   --->   "%p_shl34_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_57, i3 0)" [conv/conv.cpp:26]   --->   Operation 1230 'bitconcatenate' 'p_shl34_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_121 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_57, i1 false)" [conv/conv.cpp:26]   --->   Operation 1231 'bitconcatenate' 'tmp_121' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i9 %tmp_121 to i11" [conv/conv.cpp:26]   --->   Operation 1232 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1233 [1/1] (1.63ns)   --->   "%sub_ln26_27 = sub i11 %p_shl34_cast, %zext_ln26_104" [conv/conv.cpp:26]   --->   Operation 1233 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln21_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1234 [1/1] (1.76ns)   --->   "br label %52" [conv/conv.cpp:24]   --->   Operation 1234 'br' <Predicate = (!icmp_ln21_8)> <Delay = 1.76>
ST_133 : Operation 1235 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_57) nounwind" [conv/conv.cpp:29]   --->   Operation 1235 'specregionend' 'empty_89' <Predicate = (icmp_ln21_8)> <Delay = 0.00>
ST_133 : Operation 1236 [1/1] (0.00ns)   --->   "br label %50" [conv/conv.cpp:18]   --->   Operation 1236 'br' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 134 <SV = 13> <Delay = 6.76>
ST_134 : Operation 1237 [1/1] (0.00ns)   --->   "%w_sum_2_8 = phi float [ %w_sum_1_8, %W_Col_Loop_begin8 ], [ %w_sum_3_8, %53 ]" [conv/conv.cpp:26]   --->   Operation 1237 'phi' 'w_sum_2_8' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1238 [1/1] (0.00ns)   --->   "%ch_0_8 = phi i3 [ 0, %W_Col_Loop_begin8 ], [ %add_ln24_8, %53 ]" [conv/conv.cpp:24]   --->   Operation 1238 'phi' 'ch_0_8' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1239 [1/1] (1.13ns)   --->   "%icmp_ln24_8 = icmp eq i3 %ch_0_8, -2" [conv/conv.cpp:24]   --->   Operation 1239 'icmp' 'icmp_ln24_8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1240 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1240 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1241 [1/1] (1.65ns)   --->   "%add_ln24_8 = add i3 %ch_0_8, 1" [conv/conv.cpp:24]   --->   Operation 1241 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_8, label %W_Col_Loop_end8, label %53" [conv/conv.cpp:24]   --->   Operation 1242 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i3 %ch_0_8 to i7" [conv/conv.cpp:26]   --->   Operation 1243 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_134 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i3 %ch_0_8 to i11" [conv/conv.cpp:26]   --->   Operation 1244 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_134 : Operation 1245 [1/1] (1.87ns)   --->   "%add_ln26_63 = add i7 %zext_ln26_60, %sub_ln26_26" [conv/conv.cpp:26]   --->   Operation 1245 'add' 'add_ln26_63' <Predicate = (!icmp_ln24_8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_156_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_63, i4 0)" [conv/conv.cpp:26]   --->   Operation 1246 'bitconcatenate' 'tmp_156_cast' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_134 : Operation 1247 [1/1] (1.63ns)   --->   "%add_ln26_64 = add i11 %zext_ln35_30, %tmp_156_cast" [conv/conv.cpp:26]   --->   Operation 1247 'add' 'add_ln26_64' <Predicate = (!icmp_ln24_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i11 %add_ln26_64 to i64" [conv/conv.cpp:26]   --->   Operation 1248 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_134 : Operation 1249 [1/1] (0.00ns)   --->   "%conv_weights_addr_8 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_115" [conv/conv.cpp:26]   --->   Operation 1249 'getelementptr' 'conv_weights_addr_8' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_134 : Operation 1250 [1/1] (1.63ns)   --->   "%add_ln26_65 = add i11 %zext_ln26_114, %sub_ln26_27" [conv/conv.cpp:26]   --->   Operation 1250 'add' 'add_ln26_65' <Predicate = (!icmp_ln24_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i11 %add_ln26_65 to i64" [conv/conv.cpp:26]   --->   Operation 1251 'zext' 'zext_ln26_116' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_134 : Operation 1252 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_116" [conv/conv.cpp:26]   --->   Operation 1252 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_134 : Operation 1253 [2/2] (3.25ns)   --->   "%conv_weights_load_8 = load float* %conv_weights_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1253 'load' 'conv_weights_load_8' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_134 : Operation 1254 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1254 'load' 'input_load_8' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_134 : Operation 1255 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_61) nounwind" [conv/conv.cpp:28]   --->   Operation 1255 'specregionend' 'empty_91' <Predicate = (icmp_ln24_8)> <Delay = 0.00>
ST_134 : Operation 1256 [1/1] (0.00ns)   --->   "br label %51" [conv/conv.cpp:21]   --->   Operation 1256 'br' <Predicate = (icmp_ln24_8)> <Delay = 0.00>

State 135 <SV = 14> <Delay = 15.6>
ST_135 : Operation 1257 [1/2] (3.25ns)   --->   "%conv_weights_load_8 = load float* %conv_weights_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1257 'load' 'conv_weights_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_135 : Operation 1258 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1258 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_135 : Operation 1259 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_weights_load_8, %input_load_8" [conv/conv.cpp:26]   --->   Operation 1259 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 15> <Delay = 12.3>
ST_136 : Operation 1260 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_weights_load_8, %input_load_8" [conv/conv.cpp:26]   --->   Operation 1260 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 16> <Delay = 10.5>
ST_137 : Operation 1261 [4/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1261 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 17> <Delay = 10.5>
ST_138 : Operation 1262 [3/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1262 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 18> <Delay = 10.5>
ST_139 : Operation 1263 [2/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1263 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 19> <Delay = 10.5>
ST_140 : Operation 1264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1264 'specloopname' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1265 [1/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1265 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1266 [1/1] (0.00ns)   --->   "br label %52" [conv/conv.cpp:24]   --->   Operation 1266 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 12> <Delay = 13.7>
ST_141 : Operation 1267 [1/2] (3.25ns)   --->   "%conv_bias_load_8 = load float* %conv_bias_addr_8, align 4" [conv/conv.cpp:31]   --->   Operation 1267 'load' 'conv_bias_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_141 : Operation 1268 [4/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8" [conv/conv.cpp:31]   --->   Operation 1268 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 13> <Delay = 10.5>
ST_142 : Operation 1269 [3/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8" [conv/conv.cpp:31]   --->   Operation 1269 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 14> <Delay = 10.5>
ST_143 : Operation 1270 [2/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8" [conv/conv.cpp:31]   --->   Operation 1270 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 15> <Delay = 15.9>
ST_144 : Operation 1271 [1/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, %conv_bias_load_8" [conv/conv.cpp:31]   --->   Operation 1271 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1272 [2/2] (5.43ns)   --->   "%tmp_72 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1272 'fcmp' 'tmp_72' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 16> <Delay = 9.66>
ST_145 : Operation 1273 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv/conv.cpp:34]   --->   Operation 1273 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1274 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv/conv.cpp:34]   --->   Operation 1275 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1276 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_71, -1" [conv/conv.cpp:34]   --->   Operation 1276 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1277 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv/conv.cpp:34]   --->   Operation 1277 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv/conv.cpp:34]   --->   Operation 1278 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1279 [1/2] (5.43ns)   --->   "%tmp_72 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1279 'fcmp' 'tmp_72' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_72" [conv/conv.cpp:34]   --->   Operation 1280 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1281 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1281 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1282 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv/conv.cpp:35]   --->   Operation 1282 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_145 : Operation 1283 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_52) nounwind" [conv/conv.cpp:38]   --->   Operation 1283 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1284 [1/1] (0.00ns)   --->   "br label %49" [conv/conv.cpp:14]   --->   Operation 1284 'br' <Predicate = true> <Delay = 0.00>

State 146 <SV = 10> <Delay = 1.76>
ST_146 : Operation 1285 [1/1] (0.00ns)   --->   "%c_0_9 = phi i4 [ 0, %Row_Loop8 ], [ %add_ln11_9, %Col_Loop_end9 ]" [conv/conv.cpp:11]   --->   Operation 1285 'phi' 'c_0_9' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1286 [1/1] (1.30ns)   --->   "%icmp_ln11_9 = icmp eq i4 %c_0_9, -5" [conv/conv.cpp:11]   --->   Operation 1286 'icmp' 'icmp_ln11_9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1287 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 1287 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1288 [1/1] (1.73ns)   --->   "%add_ln11_9 = add i4 %c_0_9, 1" [conv/conv.cpp:11]   --->   Operation 1288 'add' 'add_ln11_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1289 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_9, label %Row_Loop9, label %Col_Loop_begin9" [conv/conv.cpp:11]   --->   Operation 1289 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 1290 'specloopname' <Predicate = (!icmp_ln11_9)> <Delay = 0.00>
ST_146 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 1291 'specregionbegin' 'tmp_51' <Predicate = (!icmp_ln11_9)> <Delay = 0.00>
ST_146 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_9, i4 0)" [conv/conv.cpp:35]   --->   Operation 1292 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln11_9)> <Delay = 0.00>
ST_146 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i8 %tmp_111 to i10" [conv/conv.cpp:35]   --->   Operation 1293 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln11_9)> <Delay = 0.00>
ST_146 : Operation 1294 [1/1] (1.73ns)   --->   "%add_ln35_16 = add i10 %zext_ln35_29, -464" [conv/conv.cpp:35]   --->   Operation 1294 'add' 'add_ln35_16' <Predicate = (!icmp_ln11_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1295 [1/1] (1.76ns)   --->   "br label %55" [conv/conv.cpp:14]   --->   Operation 1295 'br' <Predicate = (!icmp_ln11_9)> <Delay = 1.76>
ST_146 : Operation 1296 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_45) nounwind" [conv/conv.cpp:40]   --->   Operation 1296 'specregionend' 'empty_93' <Predicate = (icmp_ln11_9)> <Delay = 0.00>
ST_146 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 1297 'specregionbegin' 'tmp_50' <Predicate = (icmp_ln11_9)> <Delay = 0.00>
ST_146 : Operation 1298 [1/1] (1.76ns)   --->   "br label %60" [conv/conv.cpp:11]   --->   Operation 1298 'br' <Predicate = (icmp_ln11_9)> <Delay = 1.76>

State 147 <SV = 11> <Delay = 1.78>
ST_147 : Operation 1299 [1/1] (0.00ns)   --->   "%f_0_9 = phi i5 [ 0, %Col_Loop_begin9 ], [ %add_ln14_9, %Filter2_Loop_end9 ]" [conv/conv.cpp:14]   --->   Operation 1299 'phi' 'f_0_9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1300 [1/1] (1.36ns)   --->   "%icmp_ln14_9 = icmp eq i5 %f_0_9, -16" [conv/conv.cpp:14]   --->   Operation 1300 'icmp' 'icmp_ln14_9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1301 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 1301 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1302 [1/1] (1.78ns)   --->   "%add_ln14_9 = add i5 %f_0_9, 1" [conv/conv.cpp:14]   --->   Operation 1302 'add' 'add_ln14_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1303 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_9, label %Col_Loop_end9, label %Filter2_Loop_begin9" [conv/conv.cpp:14]   --->   Operation 1303 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1304 'specloopname' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1305 'specregionbegin' 'tmp_56' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i5 %f_0_9 to i64" [conv/conv.cpp:26]   --->   Operation 1306 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i5 %f_0_9 to i11" [conv/conv.cpp:35]   --->   Operation 1307 'zext' 'zext_ln35_33' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i5 %f_0_9 to i10" [conv/conv.cpp:35]   --->   Operation 1308 'zext' 'zext_ln35_34' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1309 [1/1] (1.73ns)   --->   "%add_ln35_19 = add i10 %zext_ln35_34, %add_ln35_16" [conv/conv.cpp:35]   --->   Operation 1309 'add' 'add_ln35_19' <Predicate = (!icmp_ln14_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i10 %add_ln35_19 to i11" [conv/conv.cpp:35]   --->   Operation 1310 'sext' 'sext_ln35' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i11 %sext_ln35 to i64" [conv/conv.cpp:35]   --->   Operation 1311 'zext' 'zext_ln35_35' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1312 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_35" [conv/conv.cpp:35]   --->   Operation 1312 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1313 [1/1] (1.76ns)   --->   "br label %56" [conv/conv.cpp:18]   --->   Operation 1313 'br' <Predicate = (!icmp_ln14_9)> <Delay = 1.76>
ST_147 : Operation 1314 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_51) nounwind" [conv/conv.cpp:39]   --->   Operation 1314 'specregionend' 'empty_95' <Predicate = (icmp_ln14_9)> <Delay = 0.00>
ST_147 : Operation 1315 [1/1] (0.00ns)   --->   "br label %54" [conv/conv.cpp:11]   --->   Operation 1315 'br' <Predicate = (icmp_ln14_9)> <Delay = 0.00>

State 148 <SV = 12> <Delay = 5.22>
ST_148 : Operation 1316 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter2_Loop_begin9 ], [ %add_ln18_8, %W_Row_Loop_end9 ]" [conv/conv.cpp:18]   --->   Operation 1316 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1317 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter2_Loop_begin9 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]" [conv/conv.cpp:26]   --->   Operation 1317 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_9 to i4" [conv/conv.cpp:18]   --->   Operation 1318 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1319 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv/conv.cpp:18]   --->   Operation 1319 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1320 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1320 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1321 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_9, 1" [conv/conv.cpp:18]   --->   Operation 1321 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter2_Loop_end9, label %W_Row_Loop_begin9" [conv/conv.cpp:18]   --->   Operation 1322 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1323 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_148 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1324 'specregionbegin' 'tmp_60' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_148 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i2 %wr_0_9 to i5" [conv/conv.cpp:26]   --->   Operation 1325 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_148 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_119 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)" [conv/conv.cpp:26]   --->   Operation 1326 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_148 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i4 %tmp_119 to i5" [conv/conv.cpp:26]   --->   Operation 1327 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_148 : Operation 1328 [1/1] (1.73ns)   --->   "%sub_ln26_25 = sub i5 %zext_ln26_100, %zext_ln26_99" [conv/conv.cpp:26]   --->   Operation 1328 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i5 %sub_ln26_25 to i6" [conv/conv.cpp:26]   --->   Operation 1329 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_148 : Operation 1330 [1/1] (1.73ns)   --->   "%add_ln26_9 = add i4 %zext_ln18_5, -7" [conv/conv.cpp:26]   --->   Operation 1330 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i4 %add_ln26_9 to i8" [conv/conv.cpp:26]   --->   Operation 1331 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_148 : Operation 1332 [1/1] (3.49ns)   --->   "%mul_ln26_8 = mul i8 %zext_ln26_101, 13" [conv/conv.cpp:26]   --->   Operation 1332 'mul' 'mul_ln26_8' <Predicate = (!icmp_ln18_9)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1333 [1/1] (1.76ns)   --->   "br label %57" [conv/conv.cpp:21]   --->   Operation 1333 'br' <Predicate = (!icmp_ln18_9)> <Delay = 1.76>
ST_148 : Operation 1334 [1/1] (0.00ns)   --->   "%conv_bias_addr_9 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_44" [conv/conv.cpp:31]   --->   Operation 1334 'getelementptr' 'conv_bias_addr_9' <Predicate = (icmp_ln18_9)> <Delay = 0.00>
ST_148 : Operation 1335 [2/2] (3.25ns)   --->   "%conv_bias_load_9 = load float* %conv_bias_addr_9, align 4" [conv/conv.cpp:31]   --->   Operation 1335 'load' 'conv_bias_load_9' <Predicate = (icmp_ln18_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 149 <SV = 13> <Delay = 5.28>
ST_149 : Operation 1336 [1/1] (0.00ns)   --->   "%w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_2_9, %W_Col_Loop_end9 ]" [conv/conv.cpp:26]   --->   Operation 1336 'phi' 'w_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1337 [1/1] (0.00ns)   --->   "%wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_9, %W_Col_Loop_end9 ]" [conv/conv.cpp:21]   --->   Operation 1337 'phi' 'wc_0_9' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i2 %wc_0_9 to i4" [conv/conv.cpp:21]   --->   Operation 1338 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1339 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_9, -1" [conv/conv.cpp:21]   --->   Operation 1339 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1340 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1340 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1341 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_9, 1" [conv/conv.cpp:21]   --->   Operation 1341 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1342 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %W_Col_Loop_begin9" [conv/conv.cpp:21]   --->   Operation 1342 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1343 'specloopname' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1344 'specregionbegin' 'tmp_63' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i2 %wc_0_9 to i6" [conv/conv.cpp:26]   --->   Operation 1345 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1346 [1/1] (1.78ns)   --->   "%add_ln26_61 = add i6 %zext_ln26_111, %sext_ln26_9" [conv/conv.cpp:26]   --->   Operation 1346 'add' 'add_ln26_61' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = trunc i6 %add_ln26_61 to i4" [conv/conv.cpp:26]   --->   Operation 1347 'trunc' 'trunc_ln26_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1348 [1/1] (0.00ns)   --->   "%p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_9, i3 0)" [conv/conv.cpp:26]   --->   Operation 1348 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_123 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_61, i1 false)" [conv/conv.cpp:26]   --->   Operation 1349 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1350 [1/1] (1.87ns)   --->   "%sub_ln26_29 = sub i7 %p_shl9, %tmp_123" [conv/conv.cpp:26]   --->   Operation 1350 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln21_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1351 [1/1] (1.73ns)   --->   "%add_ln26_17 = add i4 %c_0_9, %zext_ln21_9" [conv/conv.cpp:26]   --->   Operation 1351 'add' 'add_ln26_17' <Predicate = (!icmp_ln21_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i4 %add_ln26_17 to i8" [conv/conv.cpp:26]   --->   Operation 1352 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1353 [1/1] (1.91ns)   --->   "%add_ln26_62 = add i8 %zext_ln26_112, %mul_ln26_8" [conv/conv.cpp:26]   --->   Operation 1353 'add' 'add_ln26_62' <Predicate = (!icmp_ln21_9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1354 [1/1] (0.00ns)   --->   "%p_shl38_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_62, i3 0)" [conv/conv.cpp:26]   --->   Operation 1354 'bitconcatenate' 'p_shl38_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_124 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_62, i1 false)" [conv/conv.cpp:26]   --->   Operation 1355 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i9 %tmp_124 to i11" [conv/conv.cpp:26]   --->   Operation 1356 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1357 [1/1] (1.63ns)   --->   "%sub_ln26_30 = sub i11 %p_shl38_cast, %zext_ln26_113" [conv/conv.cpp:26]   --->   Operation 1357 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln21_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1358 [1/1] (1.76ns)   --->   "br label %58" [conv/conv.cpp:24]   --->   Operation 1358 'br' <Predicate = (!icmp_ln21_9)> <Delay = 1.76>
ST_149 : Operation 1359 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_60) nounwind" [conv/conv.cpp:29]   --->   Operation 1359 'specregionend' 'empty_99' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_149 : Operation 1360 [1/1] (0.00ns)   --->   "br label %56" [conv/conv.cpp:18]   --->   Operation 1360 'br' <Predicate = (icmp_ln21_9)> <Delay = 0.00>

State 150 <SV = 14> <Delay = 6.76>
ST_150 : Operation 1361 [1/1] (0.00ns)   --->   "%w_sum_2_9 = phi float [ %w_sum_1_9, %W_Col_Loop_begin9 ], [ %w_sum_3_9, %59 ]" [conv/conv.cpp:26]   --->   Operation 1361 'phi' 'w_sum_2_9' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1362 [1/1] (0.00ns)   --->   "%ch_0_9 = phi i3 [ 0, %W_Col_Loop_begin9 ], [ %add_ln24_9, %59 ]" [conv/conv.cpp:24]   --->   Operation 1362 'phi' 'ch_0_9' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1363 [1/1] (1.13ns)   --->   "%icmp_ln24_9 = icmp eq i3 %ch_0_9, -2" [conv/conv.cpp:24]   --->   Operation 1363 'icmp' 'icmp_ln24_9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1364 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1364 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1365 [1/1] (1.65ns)   --->   "%add_ln24_9 = add i3 %ch_0_9, 1" [conv/conv.cpp:24]   --->   Operation 1365 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1366 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_9, label %W_Col_Loop_end9, label %59" [conv/conv.cpp:24]   --->   Operation 1366 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i3 %ch_0_9 to i7" [conv/conv.cpp:26]   --->   Operation 1367 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_150 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i3 %ch_0_9 to i11" [conv/conv.cpp:26]   --->   Operation 1368 'zext' 'zext_ln26_120' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_150 : Operation 1369 [1/1] (1.87ns)   --->   "%add_ln26_68 = add i7 %zext_ln26_63, %sub_ln26_29" [conv/conv.cpp:26]   --->   Operation 1369 'add' 'add_ln26_68' <Predicate = (!icmp_ln24_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_162_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_68, i4 0)" [conv/conv.cpp:26]   --->   Operation 1370 'bitconcatenate' 'tmp_162_cast' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_150 : Operation 1371 [1/1] (1.63ns)   --->   "%add_ln26_69 = add i11 %zext_ln35_33, %tmp_162_cast" [conv/conv.cpp:26]   --->   Operation 1371 'add' 'add_ln26_69' <Predicate = (!icmp_ln24_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln26_121 = zext i11 %add_ln26_69 to i64" [conv/conv.cpp:26]   --->   Operation 1372 'zext' 'zext_ln26_121' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_150 : Operation 1373 [1/1] (0.00ns)   --->   "%conv_weights_addr_9 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_121" [conv/conv.cpp:26]   --->   Operation 1373 'getelementptr' 'conv_weights_addr_9' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_150 : Operation 1374 [1/1] (1.63ns)   --->   "%add_ln26_70 = add i11 %zext_ln26_120, %sub_ln26_30" [conv/conv.cpp:26]   --->   Operation 1374 'add' 'add_ln26_70' <Predicate = (!icmp_ln24_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln26_122 = zext i11 %add_ln26_70 to i64" [conv/conv.cpp:26]   --->   Operation 1375 'zext' 'zext_ln26_122' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_150 : Operation 1376 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_122" [conv/conv.cpp:26]   --->   Operation 1376 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_150 : Operation 1377 [2/2] (3.25ns)   --->   "%conv_weights_load_9 = load float* %conv_weights_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1377 'load' 'conv_weights_load_9' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_150 : Operation 1378 [2/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1378 'load' 'input_load_9' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_150 : Operation 1379 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_63) nounwind" [conv/conv.cpp:28]   --->   Operation 1379 'specregionend' 'empty_101' <Predicate = (icmp_ln24_9)> <Delay = 0.00>
ST_150 : Operation 1380 [1/1] (0.00ns)   --->   "br label %57" [conv/conv.cpp:21]   --->   Operation 1380 'br' <Predicate = (icmp_ln24_9)> <Delay = 0.00>

State 151 <SV = 15> <Delay = 15.6>
ST_151 : Operation 1381 [1/2] (3.25ns)   --->   "%conv_weights_load_9 = load float* %conv_weights_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1381 'load' 'conv_weights_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_151 : Operation 1382 [1/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1382 'load' 'input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_151 : Operation 1383 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_weights_load_9, %input_load_9" [conv/conv.cpp:26]   --->   Operation 1383 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 16> <Delay = 12.3>
ST_152 : Operation 1384 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_weights_load_9, %input_load_9" [conv/conv.cpp:26]   --->   Operation 1384 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 17> <Delay = 10.5>
ST_153 : Operation 1385 [4/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1385 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 18> <Delay = 10.5>
ST_154 : Operation 1386 [3/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1386 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 19> <Delay = 10.5>
ST_155 : Operation 1387 [2/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1387 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 20> <Delay = 10.5>
ST_156 : Operation 1388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1388 'specloopname' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1389 [1/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1389 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1390 [1/1] (0.00ns)   --->   "br label %58" [conv/conv.cpp:24]   --->   Operation 1390 'br' <Predicate = true> <Delay = 0.00>

State 157 <SV = 13> <Delay = 13.7>
ST_157 : Operation 1391 [1/2] (3.25ns)   --->   "%conv_bias_load_9 = load float* %conv_bias_addr_9, align 4" [conv/conv.cpp:31]   --->   Operation 1391 'load' 'conv_bias_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_157 : Operation 1392 [4/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9" [conv/conv.cpp:31]   --->   Operation 1392 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 14> <Delay = 10.5>
ST_158 : Operation 1393 [3/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9" [conv/conv.cpp:31]   --->   Operation 1393 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 15> <Delay = 10.5>
ST_159 : Operation 1394 [2/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9" [conv/conv.cpp:31]   --->   Operation 1394 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 16> <Delay = 15.9>
ST_160 : Operation 1395 [1/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, %conv_bias_load_9" [conv/conv.cpp:31]   --->   Operation 1395 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1396 [2/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1396 'fcmp' 'tmp_74' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 17> <Delay = 9.66>
ST_161 : Operation 1397 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv/conv.cpp:34]   --->   Operation 1397 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1398 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv/conv.cpp:34]   --->   Operation 1399 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1400 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_73, -1" [conv/conv.cpp:34]   --->   Operation 1400 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1401 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv/conv.cpp:34]   --->   Operation 1401 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv/conv.cpp:34]   --->   Operation 1402 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1403 [1/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1403 'fcmp' 'tmp_74' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_74" [conv/conv.cpp:34]   --->   Operation 1404 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1405 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1405 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1406 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv/conv.cpp:35]   --->   Operation 1406 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_161 : Operation 1407 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_56) nounwind" [conv/conv.cpp:38]   --->   Operation 1407 'specregionend' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1408 [1/1] (0.00ns)   --->   "br label %55" [conv/conv.cpp:14]   --->   Operation 1408 'br' <Predicate = true> <Delay = 0.00>

State 162 <SV = 11> <Delay = 1.76>
ST_162 : Operation 1409 [1/1] (0.00ns)   --->   "%c_0_10 = phi i4 [ 0, %Row_Loop9 ], [ %add_ln11_10, %Col_Loop_end10 ]" [conv/conv.cpp:11]   --->   Operation 1409 'phi' 'c_0_10' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1410 [1/1] (1.30ns)   --->   "%icmp_ln11_10 = icmp eq i4 %c_0_10, -5" [conv/conv.cpp:11]   --->   Operation 1410 'icmp' 'icmp_ln11_10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1411 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 1411 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1412 [1/1] (1.73ns)   --->   "%add_ln11_10 = add i4 %c_0_10, 1" [conv/conv.cpp:11]   --->   Operation 1412 'add' 'add_ln11_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1413 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_10, label %Row_Loop_end, label %Col_Loop_begin10" [conv/conv.cpp:11]   --->   Operation 1413 'br' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 1414 'specloopname' <Predicate = (!icmp_ln11_10)> <Delay = 0.00>
ST_162 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 1415 'specregionbegin' 'tmp_55' <Predicate = (!icmp_ln11_10)> <Delay = 0.00>
ST_162 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_0_10, i4 0)" [conv/conv.cpp:35]   --->   Operation 1416 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln11_10)> <Delay = 0.00>
ST_162 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i8 %tmp_115 to i10" [conv/conv.cpp:35]   --->   Operation 1417 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln11_10)> <Delay = 0.00>
ST_162 : Operation 1418 [1/1] (1.73ns)   --->   "%add_ln35_18 = add i10 %zext_ln35_32, -288" [conv/conv.cpp:35]   --->   Operation 1418 'add' 'add_ln35_18' <Predicate = (!icmp_ln11_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1419 [1/1] (1.76ns)   --->   "br label %61" [conv/conv.cpp:14]   --->   Operation 1419 'br' <Predicate = (!icmp_ln11_10)> <Delay = 1.76>
ST_162 : Operation 1420 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_50) nounwind" [conv/conv.cpp:40]   --->   Operation 1420 'specregionend' 'empty_103' <Predicate = (icmp_ln11_10)> <Delay = 0.00>
ST_162 : Operation 1421 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 1421 'ret' <Predicate = (icmp_ln11_10)> <Delay = 0.00>

State 163 <SV = 12> <Delay = 1.78>
ST_163 : Operation 1422 [1/1] (0.00ns)   --->   "%f_0_10 = phi i5 [ 0, %Col_Loop_begin10 ], [ %add_ln14_10, %Filter2_Loop_end10 ]" [conv/conv.cpp:14]   --->   Operation 1422 'phi' 'f_0_10' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1423 [1/1] (1.36ns)   --->   "%icmp_ln14_10 = icmp eq i5 %f_0_10, -16" [conv/conv.cpp:14]   --->   Operation 1423 'icmp' 'icmp_ln14_10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1424 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 1424 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1425 [1/1] (1.78ns)   --->   "%add_ln14_10 = add i5 %f_0_10, 1" [conv/conv.cpp:14]   --->   Operation 1425 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1426 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_10, label %Col_Loop_end10, label %Filter2_Loop_begin10" [conv/conv.cpp:14]   --->   Operation 1426 'br' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1427 'specloopname' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:15]   --->   Operation 1428 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i5 %f_0_10 to i64" [conv/conv.cpp:26]   --->   Operation 1429 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i5 %f_0_10 to i11" [conv/conv.cpp:35]   --->   Operation 1430 'zext' 'zext_ln35_36' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i5 %f_0_10 to i10" [conv/conv.cpp:35]   --->   Operation 1431 'zext' 'zext_ln35_37' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1432 [1/1] (1.73ns)   --->   "%add_ln35_20 = add i10 %zext_ln35_37, %add_ln35_18" [conv/conv.cpp:35]   --->   Operation 1432 'add' 'add_ln35_20' <Predicate = (!icmp_ln14_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i10 %add_ln35_20 to i11" [conv/conv.cpp:35]   --->   Operation 1433 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i11 %sext_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 1434 'zext' 'zext_ln35_38' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1435 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_38" [conv/conv.cpp:35]   --->   Operation 1435 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1436 [1/1] (1.76ns)   --->   "br label %62" [conv/conv.cpp:18]   --->   Operation 1436 'br' <Predicate = (!icmp_ln14_10)> <Delay = 1.76>
ST_163 : Operation 1437 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_55) nounwind" [conv/conv.cpp:39]   --->   Operation 1437 'specregionend' 'empty_105' <Predicate = (icmp_ln14_10)> <Delay = 0.00>
ST_163 : Operation 1438 [1/1] (0.00ns)   --->   "br label %60" [conv/conv.cpp:11]   --->   Operation 1438 'br' <Predicate = (icmp_ln14_10)> <Delay = 0.00>

State 164 <SV = 13> <Delay = 5.22>
ST_164 : Operation 1439 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter2_Loop_begin10 ], [ %add_ln18_9, %W_Row_Loop_end10 ]" [conv/conv.cpp:18]   --->   Operation 1439 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1440 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter2_Loop_begin10 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]" [conv/conv.cpp:26]   --->   Operation 1440 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_10 to i4" [conv/conv.cpp:18]   --->   Operation 1441 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1442 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv/conv.cpp:18]   --->   Operation 1442 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1443 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1443 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1444 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_10, 1" [conv/conv.cpp:18]   --->   Operation 1444 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1445 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter2_Loop_end10, label %W_Row_Loop_begin10" [conv/conv.cpp:18]   --->   Operation 1445 'br' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1446 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_164 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1447 'specregionbegin' 'tmp_62' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_164 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i2 %wr_0_10 to i5" [conv/conv.cpp:26]   --->   Operation 1448 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_164 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_122 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)" [conv/conv.cpp:26]   --->   Operation 1449 'bitconcatenate' 'tmp_122' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_164 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i4 %tmp_122 to i5" [conv/conv.cpp:26]   --->   Operation 1450 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_164 : Operation 1451 [1/1] (1.73ns)   --->   "%sub_ln26_28 = sub i5 %zext_ln26_109, %zext_ln26_108" [conv/conv.cpp:26]   --->   Operation 1451 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i5 %sub_ln26_28 to i6" [conv/conv.cpp:26]   --->   Operation 1452 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_164 : Operation 1453 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i4 %zext_ln18_6, -6" [conv/conv.cpp:26]   --->   Operation 1453 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1454 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i4 %add_ln26_10 to i8" [conv/conv.cpp:26]   --->   Operation 1454 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_164 : Operation 1455 [1/1] (3.49ns)   --->   "%mul_ln26_9 = mul i8 %zext_ln26_110, 13" [conv/conv.cpp:26]   --->   Operation 1455 'mul' 'mul_ln26_9' <Predicate = (!icmp_ln18_10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1456 [1/1] (1.76ns)   --->   "br label %63" [conv/conv.cpp:21]   --->   Operation 1456 'br' <Predicate = (!icmp_ln18_10)> <Delay = 1.76>
ST_164 : Operation 1457 [1/1] (0.00ns)   --->   "%conv_bias_addr_10 = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26_50" [conv/conv.cpp:31]   --->   Operation 1457 'getelementptr' 'conv_bias_addr_10' <Predicate = (icmp_ln18_10)> <Delay = 0.00>
ST_164 : Operation 1458 [2/2] (3.25ns)   --->   "%conv_bias_load_10 = load float* %conv_bias_addr_10, align 4" [conv/conv.cpp:31]   --->   Operation 1458 'load' 'conv_bias_load_10' <Predicate = (icmp_ln18_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 165 <SV = 14> <Delay = 5.28>
ST_165 : Operation 1459 [1/1] (0.00ns)   --->   "%w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_2_10, %W_Col_Loop_end10 ]" [conv/conv.cpp:26]   --->   Operation 1459 'phi' 'w_sum_1_10' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1460 [1/1] (0.00ns)   --->   "%wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_10, %W_Col_Loop_end10 ]" [conv/conv.cpp:21]   --->   Operation 1460 'phi' 'wc_0_10' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i2 %wc_0_10 to i4" [conv/conv.cpp:21]   --->   Operation 1461 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1462 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_10, -1" [conv/conv.cpp:21]   --->   Operation 1462 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1463 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1463 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1464 [1/1] (1.56ns)   --->   "%add_ln21_10 = add i2 %wc_0_10, 1" [conv/conv.cpp:21]   --->   Operation 1464 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1465 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %W_Col_Loop_begin10" [conv/conv.cpp:21]   --->   Operation 1465 'br' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1466 'specloopname' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1467 'specregionbegin' 'tmp_64' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i2 %wc_0_10 to i6" [conv/conv.cpp:26]   --->   Operation 1468 'zext' 'zext_ln26_117' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1469 [1/1] (1.78ns)   --->   "%add_ln26_66 = add i6 %zext_ln26_117, %sext_ln26_10" [conv/conv.cpp:26]   --->   Operation 1469 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = trunc i6 %add_ln26_66 to i4" [conv/conv.cpp:26]   --->   Operation 1470 'trunc' 'trunc_ln26_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1471 [1/1] (0.00ns)   --->   "%p_shl10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_10, i3 0)" [conv/conv.cpp:26]   --->   Operation 1471 'bitconcatenate' 'p_shl10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_125 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_66, i1 false)" [conv/conv.cpp:26]   --->   Operation 1472 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1473 [1/1] (1.87ns)   --->   "%sub_ln26_31 = sub i7 %p_shl10, %tmp_125" [conv/conv.cpp:26]   --->   Operation 1473 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln21_10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1474 [1/1] (1.73ns)   --->   "%add_ln26_18 = add i4 %c_0_10, %zext_ln21_10" [conv/conv.cpp:26]   --->   Operation 1474 'add' 'add_ln26_18' <Predicate = (!icmp_ln21_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i4 %add_ln26_18 to i8" [conv/conv.cpp:26]   --->   Operation 1475 'zext' 'zext_ln26_118' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1476 [1/1] (1.91ns)   --->   "%add_ln26_67 = add i8 %zext_ln26_118, %mul_ln26_9" [conv/conv.cpp:26]   --->   Operation 1476 'add' 'add_ln26_67' <Predicate = (!icmp_ln21_10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1477 [1/1] (0.00ns)   --->   "%p_shl42_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_67, i3 0)" [conv/conv.cpp:26]   --->   Operation 1477 'bitconcatenate' 'p_shl42_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_126 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_67, i1 false)" [conv/conv.cpp:26]   --->   Operation 1478 'bitconcatenate' 'tmp_126' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i9 %tmp_126 to i11" [conv/conv.cpp:26]   --->   Operation 1479 'zext' 'zext_ln26_119' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1480 [1/1] (1.63ns)   --->   "%sub_ln26_32 = sub i11 %p_shl42_cast, %zext_ln26_119" [conv/conv.cpp:26]   --->   Operation 1480 'sub' 'sub_ln26_32' <Predicate = (!icmp_ln21_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1481 [1/1] (1.76ns)   --->   "br label %64" [conv/conv.cpp:24]   --->   Operation 1481 'br' <Predicate = (!icmp_ln21_10)> <Delay = 1.76>
ST_165 : Operation 1482 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_62) nounwind" [conv/conv.cpp:29]   --->   Operation 1482 'specregionend' 'empty_109' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_165 : Operation 1483 [1/1] (0.00ns)   --->   "br label %62" [conv/conv.cpp:18]   --->   Operation 1483 'br' <Predicate = (icmp_ln21_10)> <Delay = 0.00>

State 166 <SV = 15> <Delay = 6.76>
ST_166 : Operation 1484 [1/1] (0.00ns)   --->   "%w_sum_2_10 = phi float [ %w_sum_1_10, %W_Col_Loop_begin10 ], [ %w_sum_3_s, %65 ]" [conv/conv.cpp:26]   --->   Operation 1484 'phi' 'w_sum_2_10' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1485 [1/1] (0.00ns)   --->   "%ch_0_10 = phi i3 [ 0, %W_Col_Loop_begin10 ], [ %add_ln24_10, %65 ]" [conv/conv.cpp:24]   --->   Operation 1485 'phi' 'ch_0_10' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1486 [1/1] (1.13ns)   --->   "%icmp_ln24_10 = icmp eq i3 %ch_0_10, -2" [conv/conv.cpp:24]   --->   Operation 1486 'icmp' 'icmp_ln24_10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1487 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1487 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1488 [1/1] (1.65ns)   --->   "%add_ln24_10 = add i3 %ch_0_10, 1" [conv/conv.cpp:24]   --->   Operation 1488 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1489 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_10, label %W_Col_Loop_end10, label %65" [conv/conv.cpp:24]   --->   Operation 1489 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1490 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i3 %ch_0_10 to i7" [conv/conv.cpp:26]   --->   Operation 1490 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_166 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln26_123 = zext i3 %ch_0_10 to i11" [conv/conv.cpp:26]   --->   Operation 1491 'zext' 'zext_ln26_123' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_166 : Operation 1492 [1/1] (1.87ns)   --->   "%add_ln26_71 = add i7 %zext_ln26_64, %sub_ln26_31" [conv/conv.cpp:26]   --->   Operation 1492 'add' 'add_ln26_71' <Predicate = (!icmp_ln24_10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_164_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_71, i4 0)" [conv/conv.cpp:26]   --->   Operation 1493 'bitconcatenate' 'tmp_164_cast' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_166 : Operation 1494 [1/1] (1.63ns)   --->   "%add_ln26_72 = add i11 %zext_ln35_36, %tmp_164_cast" [conv/conv.cpp:26]   --->   Operation 1494 'add' 'add_ln26_72' <Predicate = (!icmp_ln24_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln26_124 = zext i11 %add_ln26_72 to i64" [conv/conv.cpp:26]   --->   Operation 1495 'zext' 'zext_ln26_124' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_166 : Operation 1496 [1/1] (0.00ns)   --->   "%conv_weights_addr_10 = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_124" [conv/conv.cpp:26]   --->   Operation 1496 'getelementptr' 'conv_weights_addr_10' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_166 : Operation 1497 [1/1] (1.63ns)   --->   "%add_ln26_73 = add i11 %zext_ln26_123, %sub_ln26_32" [conv/conv.cpp:26]   --->   Operation 1497 'add' 'add_ln26_73' <Predicate = (!icmp_ln24_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln26_125 = zext i11 %add_ln26_73 to i64" [conv/conv.cpp:26]   --->   Operation 1498 'zext' 'zext_ln26_125' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_166 : Operation 1499 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_125" [conv/conv.cpp:26]   --->   Operation 1499 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_166 : Operation 1500 [2/2] (3.25ns)   --->   "%conv_weights_load_10 = load float* %conv_weights_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1500 'load' 'conv_weights_load_10' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_166 : Operation 1501 [2/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1501 'load' 'input_load_10' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_166 : Operation 1502 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_64) nounwind" [conv/conv.cpp:28]   --->   Operation 1502 'specregionend' 'empty_111' <Predicate = (icmp_ln24_10)> <Delay = 0.00>
ST_166 : Operation 1503 [1/1] (0.00ns)   --->   "br label %63" [conv/conv.cpp:21]   --->   Operation 1503 'br' <Predicate = (icmp_ln24_10)> <Delay = 0.00>

State 167 <SV = 16> <Delay = 15.6>
ST_167 : Operation 1504 [1/2] (3.25ns)   --->   "%conv_weights_load_10 = load float* %conv_weights_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1504 'load' 'conv_weights_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_167 : Operation 1505 [1/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1505 'load' 'input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_167 : Operation 1506 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_weights_load_10, %input_load_10" [conv/conv.cpp:26]   --->   Operation 1506 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 17> <Delay = 12.3>
ST_168 : Operation 1507 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_weights_load_10, %input_load_10" [conv/conv.cpp:26]   --->   Operation 1507 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 18> <Delay = 10.5>
ST_169 : Operation 1508 [4/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1508 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 19> <Delay = 10.5>
ST_170 : Operation 1509 [3/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1509 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 20> <Delay = 10.5>
ST_171 : Operation 1510 [2/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1510 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 21> <Delay = 10.5>
ST_172 : Operation 1511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1511 'specloopname' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1512 [1/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1512 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1513 [1/1] (0.00ns)   --->   "br label %64" [conv/conv.cpp:24]   --->   Operation 1513 'br' <Predicate = true> <Delay = 0.00>

State 173 <SV = 14> <Delay = 13.7>
ST_173 : Operation 1514 [1/2] (3.25ns)   --->   "%conv_bias_load_10 = load float* %conv_bias_addr_10, align 4" [conv/conv.cpp:31]   --->   Operation 1514 'load' 'conv_bias_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_173 : Operation 1515 [4/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10" [conv/conv.cpp:31]   --->   Operation 1515 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 15> <Delay = 10.5>
ST_174 : Operation 1516 [3/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10" [conv/conv.cpp:31]   --->   Operation 1516 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 16> <Delay = 10.5>
ST_175 : Operation 1517 [2/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10" [conv/conv.cpp:31]   --->   Operation 1517 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 17> <Delay = 15.9>
ST_176 : Operation 1518 [1/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, %conv_bias_load_10" [conv/conv.cpp:31]   --->   Operation 1518 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1519 [2/2] (5.43ns)   --->   "%tmp_76 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1519 'fcmp' 'tmp_76' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 18> <Delay = 9.66>
ST_177 : Operation 1520 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv/conv.cpp:34]   --->   Operation 1520 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1521 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv/conv.cpp:34]   --->   Operation 1522 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1523 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_75, -1" [conv/conv.cpp:34]   --->   Operation 1523 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1524 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv/conv.cpp:34]   --->   Operation 1524 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv/conv.cpp:34]   --->   Operation 1525 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1526 [1/2] (5.43ns)   --->   "%tmp_76 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1526 'fcmp' 'tmp_76' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_76" [conv/conv.cpp:34]   --->   Operation 1527 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1528 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1528 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_177 : Operation 1529 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv/conv.cpp:35]   --->   Operation 1529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_177 : Operation 1530 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_59) nounwind" [conv/conv.cpp:38]   --->   Operation 1530 'specregionend' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1531 [1/1] (0.00ns)   --->   "br label %61" [conv/conv.cpp:14]   --->   Operation 1531 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_0_0', conv/conv.cpp:11) with incoming values : ('add_ln11', conv/conv.cpp:11) [11]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_0', conv/conv.cpp:14) with incoming values : ('add_ln14', conv/conv.cpp:14) [23]  (1.77 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('f_0_0', conv/conv.cpp:14) with incoming values : ('add_ln14', conv/conv.cpp:14) [23]  (0 ns)
	'add' operation ('add_ln35_1', conv/conv.cpp:35) [34]  (1.92 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_bias_addr', conv/conv.cpp:31) [113]  (0 ns)
	'load' operation ('conv_bias_load', conv/conv.cpp:31) on array 'conv_bias' [114]  (3.25 ns)

 <State 5>: 5.38ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv/conv.cpp:21) with incoming values : ('add_ln21', conv/conv.cpp:21) [58]  (0 ns)
	'add' operation ('add_ln26_1', conv/conv.cpp:26) [73]  (1.74 ns)
	'add' operation ('add_ln26_20', conv/conv.cpp:26) [75]  (1.83 ns)
	'sub' operation ('sub_ln26_3', conv/conv.cpp:26) [80]  (1.82 ns)

 <State 6>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_0', conv/conv.cpp:24) with incoming values : ('add_ln24', conv/conv.cpp:24) [84]  (0 ns)
	'add' operation ('add_ln26_23', conv/conv.cpp:26) [93]  (1.87 ns)
	'add' operation ('add_ln26_24', conv/conv.cpp:26) [95]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr', conv/conv.cpp:26) [97]  (0 ns)
	'load' operation ('conv_weights_load', conv/conv.cpp:26) on array 'conv_weights' [101]  (3.25 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load', conv/conv.cpp:26) on array 'conv_weights' [101]  (3.25 ns)
	'fmul' operation ('tmp_18', conv/conv.cpp:26) [103]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_18', conv/conv.cpp:26) [103]  (12.4 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [104]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [104]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [104]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [104]  (10.5 ns)

 <State 13>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load', conv/conv.cpp:31) on array 'conv_bias' [114]  (3.25 ns)
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [115]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [115]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [115]  (10.5 ns)

 <State 16>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [115]  (10.5 ns)
	'fcmp' operation ('tmp_9', conv/conv.cpp:34) [122]  (5.43 ns)

 <State 17>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', conv/conv.cpp:34) [122]  (5.43 ns)
	'and' operation ('and_ln34', conv/conv.cpp:34) [123]  (0 ns)
	'select' operation ('select_ln34', conv/conv.cpp:34) [124]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34', conv/conv.cpp:34 on array 'conv_out' [125]  (3.25 ns)

 <State 18>: 1.82ns
The critical path consists of the following:
	'phi' operation ('c_0_1', conv/conv.cpp:11) with incoming values : ('add_ln11_1', conv/conv.cpp:11) [136]  (0 ns)
	'add' operation ('add_ln35', conv/conv.cpp:35) [146]  (1.82 ns)

 <State 19>: 1.82ns
The critical path consists of the following:
	'phi' operation ('f_0_1', conv/conv.cpp:14) with incoming values : ('add_ln14_1', conv/conv.cpp:14) [149]  (0 ns)
	'add' operation ('add_ln35_3', conv/conv.cpp:35) [160]  (1.82 ns)

 <State 20>: 5.05ns
The critical path consists of the following:
	'phi' operation ('wr_0_1', conv/conv.cpp:26) with incoming values : ('add_ln26', conv/conv.cpp:26) [165]  (0 ns)
	'add' operation ('add_ln26', conv/conv.cpp:26) [169]  (1.56 ns)
	'mul' operation ('mul_ln26', conv/conv.cpp:26) [180]  (3.49 ns)

 <State 21>: 5.38ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv/conv.cpp:21) with incoming values : ('add_ln21_1', conv/conv.cpp:21) [184]  (0 ns)
	'add' operation ('add_ln26_4', conv/conv.cpp:26) [199]  (1.74 ns)
	'add' operation ('add_ln26_22', conv/conv.cpp:26) [201]  (1.83 ns)
	'sub' operation ('sub_ln26_6', conv/conv.cpp:26) [206]  (1.82 ns)

 <State 22>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_1', conv/conv.cpp:24) with incoming values : ('add_ln24_1', conv/conv.cpp:24) [210]  (0 ns)
	'add' operation ('add_ln26_28', conv/conv.cpp:26) [219]  (1.87 ns)
	'add' operation ('add_ln26_29', conv/conv.cpp:26) [221]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_1', conv/conv.cpp:26) [223]  (0 ns)
	'load' operation ('conv_weights_load_1', conv/conv.cpp:26) on array 'conv_weights' [227]  (3.25 ns)

 <State 23>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_1', conv/conv.cpp:26) on array 'conv_weights' [227]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [229]  (12.4 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [229]  (12.4 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [230]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [230]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [230]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [230]  (10.5 ns)

 <State 29>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_1', conv/conv.cpp:31) on array 'conv_bias' [240]  (3.25 ns)
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [241]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [241]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [241]  (10.5 ns)

 <State 32>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [241]  (10.5 ns)
	'fcmp' operation ('tmp_15', conv/conv.cpp:34) [248]  (5.43 ns)

 <State 33>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', conv/conv.cpp:34) [248]  (5.43 ns)
	'and' operation ('and_ln34_1', conv/conv.cpp:34) [249]  (0 ns)
	'select' operation ('select_ln34_1', conv/conv.cpp:34) [250]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_1', conv/conv.cpp:34 on array 'conv_out' [251]  (3.25 ns)

 <State 34>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_2', conv/conv.cpp:14) with incoming values : ('add_ln14_2', conv/conv.cpp:14) [275]  (1.77 ns)

 <State 35>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_2', conv/conv.cpp:14) with incoming values : ('add_ln14_2', conv/conv.cpp:14) [275]  (0 ns)
	'add' operation ('add_ln14_2', conv/conv.cpp:14) [278]  (1.78 ns)

 <State 36>: 5.14ns
The critical path consists of the following:
	'phi' operation ('wr_0_2', conv/conv.cpp:18) with incoming values : ('add_ln18_1', conv/conv.cpp:18) [291]  (0 ns)
	'add' operation ('add_ln26_2', conv/conv.cpp:26) [306]  (1.65 ns)
	'mul' operation ('mul_ln26_1', conv/conv.cpp:26) [308]  (3.49 ns)

 <State 37>: 5.34ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv/conv.cpp:21) with incoming values : ('add_ln21_2', conv/conv.cpp:21) [312]  (0 ns)
	'add' operation ('add_ln26_8', conv/conv.cpp:26) [327]  (1.74 ns)
	'add' operation ('add_ln26_27', conv/conv.cpp:26) [329]  (1.87 ns)
	'sub' operation ('sub_ln26_9', conv/conv.cpp:26) [334]  (1.73 ns)

 <State 38>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_2', conv/conv.cpp:24) with incoming values : ('add_ln24_2', conv/conv.cpp:24) [338]  (0 ns)
	'add' operation ('add_ln26_33', conv/conv.cpp:26) [347]  (1.87 ns)
	'add' operation ('add_ln26_34', conv/conv.cpp:26) [349]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_2', conv/conv.cpp:26) [351]  (0 ns)
	'load' operation ('conv_weights_load_2', conv/conv.cpp:26) on array 'conv_weights' [355]  (3.25 ns)

 <State 39>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_2', conv/conv.cpp:26) on array 'conv_weights' [355]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [357]  (12.4 ns)

 <State 40>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [357]  (12.4 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [358]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [358]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [358]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [358]  (10.5 ns)

 <State 45>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_2', conv/conv.cpp:31) on array 'conv_bias' [368]  (3.25 ns)
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [369]  (10.5 ns)

 <State 46>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [369]  (10.5 ns)

 <State 47>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [369]  (10.5 ns)

 <State 48>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [369]  (10.5 ns)
	'fcmp' operation ('tmp_23', conv/conv.cpp:34) [376]  (5.43 ns)

 <State 49>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', conv/conv.cpp:34) [376]  (5.43 ns)
	'and' operation ('and_ln34_2', conv/conv.cpp:34) [377]  (0 ns)
	'select' operation ('select_ln34_2', conv/conv.cpp:34) [378]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_2', conv/conv.cpp:34 on array 'conv_out' [379]  (3.25 ns)

 <State 50>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_3', conv/conv.cpp:14) with incoming values : ('add_ln14_3', conv/conv.cpp:14) [403]  (1.77 ns)

 <State 51>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_3', conv/conv.cpp:14) with incoming values : ('add_ln14_3', conv/conv.cpp:14) [403]  (0 ns)
	'add' operation ('add_ln14_3', conv/conv.cpp:14) [406]  (1.78 ns)

 <State 52>: 5.14ns
The critical path consists of the following:
	'phi' operation ('wr_0_3', conv/conv.cpp:18) with incoming values : ('add_ln18_2', conv/conv.cpp:18) [419]  (0 ns)
	'add' operation ('add_ln26_3', conv/conv.cpp:26) [434]  (1.65 ns)
	'mul' operation ('mul_ln26_2', conv/conv.cpp:26) [436]  (3.49 ns)

 <State 53>: 5.34ns
The critical path consists of the following:
	'phi' operation ('wc_0_3', conv/conv.cpp:21) with incoming values : ('add_ln21_3', conv/conv.cpp:21) [440]  (0 ns)
	'add' operation ('add_ln26_11', conv/conv.cpp:26) [455]  (1.74 ns)
	'add' operation ('add_ln26_32', conv/conv.cpp:26) [457]  (1.87 ns)
	'sub' operation ('sub_ln26_12', conv/conv.cpp:26) [462]  (1.73 ns)

 <State 54>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_3', conv/conv.cpp:24) with incoming values : ('add_ln24_3', conv/conv.cpp:24) [466]  (0 ns)
	'add' operation ('add_ln26_38', conv/conv.cpp:26) [475]  (1.87 ns)
	'add' operation ('add_ln26_39', conv/conv.cpp:26) [477]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_3', conv/conv.cpp:26) [479]  (0 ns)
	'load' operation ('conv_weights_load_3', conv/conv.cpp:26) on array 'conv_weights' [483]  (3.25 ns)

 <State 55>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_3', conv/conv.cpp:26) on array 'conv_weights' [483]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv/conv.cpp:26) [485]  (12.4 ns)

 <State 56>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv/conv.cpp:26) [485]  (12.4 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [486]  (10.5 ns)

 <State 58>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [486]  (10.5 ns)

 <State 59>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [486]  (10.5 ns)

 <State 60>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [486]  (10.5 ns)

 <State 61>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_3', conv/conv.cpp:31) on array 'conv_bias' [496]  (3.25 ns)
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [497]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [497]  (10.5 ns)

 <State 63>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [497]  (10.5 ns)

 <State 64>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [497]  (10.5 ns)
	'fcmp' operation ('tmp_30', conv/conv.cpp:34) [504]  (5.43 ns)

 <State 65>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', conv/conv.cpp:34) [504]  (5.43 ns)
	'and' operation ('and_ln34_3', conv/conv.cpp:34) [505]  (0 ns)
	'select' operation ('select_ln34_3', conv/conv.cpp:34) [506]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_3', conv/conv.cpp:34 on array 'conv_out' [507]  (3.25 ns)

 <State 66>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_4', conv/conv.cpp:14) with incoming values : ('add_ln14_4', conv/conv.cpp:14) [531]  (1.77 ns)

 <State 67>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_4', conv/conv.cpp:14) with incoming values : ('add_ln14_4', conv/conv.cpp:14) [531]  (0 ns)
	'add' operation ('add_ln14_4', conv/conv.cpp:14) [534]  (1.78 ns)

 <State 68>: 3.49ns
The critical path consists of the following:
	'phi' operation ('wr_0_4', conv/conv.cpp:18) with incoming values : ('add_ln18_3', conv/conv.cpp:18) [547]  (0 ns)
	'mul' operation ('mul_ln26_3', conv/conv.cpp:26) [563]  (3.49 ns)

 <State 69>: 5.34ns
The critical path consists of the following:
	'phi' operation ('wc_0_4', conv/conv.cpp:21) with incoming values : ('add_ln21_4', conv/conv.cpp:21) [567]  (0 ns)
	'add' operation ('add_ln26_12', conv/conv.cpp:26) [582]  (1.74 ns)
	'add' operation ('add_ln26_37', conv/conv.cpp:26) [584]  (1.87 ns)
	'sub' operation ('sub_ln26_15', conv/conv.cpp:26) [589]  (1.73 ns)

 <State 70>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_4', conv/conv.cpp:24) with incoming values : ('add_ln24_4', conv/conv.cpp:24) [593]  (0 ns)
	'add' operation ('add_ln26_43', conv/conv.cpp:26) [602]  (1.87 ns)
	'add' operation ('add_ln26_44', conv/conv.cpp:26) [604]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_4', conv/conv.cpp:26) [606]  (0 ns)
	'load' operation ('conv_weights_load_4', conv/conv.cpp:26) on array 'conv_weights' [610]  (3.25 ns)

 <State 71>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_4', conv/conv.cpp:26) on array 'conv_weights' [610]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv/conv.cpp:26) [612]  (12.4 ns)

 <State 72>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv/conv.cpp:26) [612]  (12.4 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [613]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [613]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [613]  (10.5 ns)

 <State 76>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [613]  (10.5 ns)

 <State 77>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_4', conv/conv.cpp:31) on array 'conv_bias' [623]  (3.25 ns)
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [624]  (10.5 ns)

 <State 78>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [624]  (10.5 ns)

 <State 79>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [624]  (10.5 ns)

 <State 80>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [624]  (10.5 ns)
	'fcmp' operation ('tmp_37', conv/conv.cpp:34) [631]  (5.43 ns)

 <State 81>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', conv/conv.cpp:34) [631]  (5.43 ns)
	'and' operation ('and_ln34_4', conv/conv.cpp:34) [632]  (0 ns)
	'select' operation ('select_ln34_4', conv/conv.cpp:34) [633]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_4', conv/conv.cpp:34 on array 'conv_out' [634]  (3.25 ns)

 <State 82>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_5', conv/conv.cpp:14) with incoming values : ('add_ln14_5', conv/conv.cpp:14) [658]  (1.77 ns)

 <State 83>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_5', conv/conv.cpp:14) with incoming values : ('add_ln14_5', conv/conv.cpp:14) [658]  (0 ns)
	'add' operation ('add_ln14_5', conv/conv.cpp:14) [661]  (1.78 ns)

 <State 84>: 5.14ns
The critical path consists of the following:
	'phi' operation ('wr_0_5', conv/conv.cpp:18) with incoming values : ('add_ln18_4', conv/conv.cpp:18) [673]  (0 ns)
	'add' operation ('add_ln26_5', conv/conv.cpp:26) [688]  (1.65 ns)
	'mul' operation ('mul_ln26_4', conv/conv.cpp:26) [690]  (3.49 ns)

 <State 85>: 5.34ns
The critical path consists of the following:
	'phi' operation ('wc_0_5', conv/conv.cpp:21) with incoming values : ('add_ln21_5', conv/conv.cpp:21) [694]  (0 ns)
	'add' operation ('add_ln26_13', conv/conv.cpp:26) [709]  (1.74 ns)
	'add' operation ('add_ln26_42', conv/conv.cpp:26) [711]  (1.87 ns)
	'sub' operation ('sub_ln26_18', conv/conv.cpp:26) [716]  (1.73 ns)

 <State 86>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_5', conv/conv.cpp:24) with incoming values : ('add_ln24_5', conv/conv.cpp:24) [720]  (0 ns)
	'add' operation ('add_ln26_48', conv/conv.cpp:26) [729]  (1.87 ns)
	'add' operation ('add_ln26_49', conv/conv.cpp:26) [731]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_5', conv/conv.cpp:26) [733]  (0 ns)
	'load' operation ('conv_weights_load_5', conv/conv.cpp:26) on array 'conv_weights' [737]  (3.25 ns)

 <State 87>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_5', conv/conv.cpp:26) on array 'conv_weights' [737]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv/conv.cpp:26) [739]  (12.4 ns)

 <State 88>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv/conv.cpp:26) [739]  (12.4 ns)

 <State 89>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [740]  (10.5 ns)

 <State 90>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [740]  (10.5 ns)

 <State 91>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [740]  (10.5 ns)

 <State 92>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [740]  (10.5 ns)

 <State 93>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_5', conv/conv.cpp:31) on array 'conv_bias' [750]  (3.25 ns)
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [751]  (10.5 ns)

 <State 94>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [751]  (10.5 ns)

 <State 95>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [751]  (10.5 ns)

 <State 96>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [751]  (10.5 ns)
	'fcmp' operation ('tmp_66', conv/conv.cpp:34) [758]  (5.43 ns)

 <State 97>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_66', conv/conv.cpp:34) [758]  (5.43 ns)
	'and' operation ('and_ln34_5', conv/conv.cpp:34) [759]  (0 ns)
	'select' operation ('select_ln34_5', conv/conv.cpp:34) [760]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_5', conv/conv.cpp:34 on array 'conv_out' [761]  (3.25 ns)

 <State 98>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_6', conv/conv.cpp:14) with incoming values : ('add_ln14_6', conv/conv.cpp:14) [785]  (1.77 ns)

 <State 99>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_6', conv/conv.cpp:14) with incoming values : ('add_ln14_6', conv/conv.cpp:14) [785]  (0 ns)
	'add' operation ('add_ln14_6', conv/conv.cpp:14) [788]  (1.78 ns)

 <State 100>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_6', conv/conv.cpp:18) with incoming values : ('add_ln18_5', conv/conv.cpp:18) [800]  (0 ns)
	'add' operation ('add_ln26_6', conv/conv.cpp:26) [815]  (1.74 ns)
	'mul' operation ('mul_ln26_5', conv/conv.cpp:26) [817]  (3.49 ns)

 <State 101>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_6', conv/conv.cpp:21) with incoming values : ('add_ln21_6', conv/conv.cpp:21) [821]  (0 ns)
	'add' operation ('add_ln26_14', conv/conv.cpp:26) [836]  (1.74 ns)
	'add' operation ('add_ln26_47', conv/conv.cpp:26) [838]  (1.92 ns)
	'sub' operation ('sub_ln26_21', conv/conv.cpp:26) [842]  (1.64 ns)

 <State 102>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_6', conv/conv.cpp:24) with incoming values : ('add_ln24_6', conv/conv.cpp:24) [846]  (0 ns)
	'add' operation ('add_ln26_53', conv/conv.cpp:26) [855]  (1.87 ns)
	'add' operation ('add_ln26_54', conv/conv.cpp:26) [857]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_6', conv/conv.cpp:26) [859]  (0 ns)
	'load' operation ('conv_weights_load_6', conv/conv.cpp:26) on array 'conv_weights' [863]  (3.25 ns)

 <State 103>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_6', conv/conv.cpp:26) on array 'conv_weights' [863]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv/conv.cpp:26) [865]  (12.4 ns)

 <State 104>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv/conv.cpp:26) [865]  (12.4 ns)

 <State 105>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [866]  (10.5 ns)

 <State 106>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [866]  (10.5 ns)

 <State 107>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [866]  (10.5 ns)

 <State 108>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [866]  (10.5 ns)

 <State 109>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_6', conv/conv.cpp:31) on array 'conv_bias' [876]  (3.25 ns)
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [877]  (10.5 ns)

 <State 110>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [877]  (10.5 ns)

 <State 111>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [877]  (10.5 ns)

 <State 112>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [877]  (10.5 ns)
	'fcmp' operation ('tmp_68', conv/conv.cpp:34) [884]  (5.43 ns)

 <State 113>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_68', conv/conv.cpp:34) [884]  (5.43 ns)
	'and' operation ('and_ln34_6', conv/conv.cpp:34) [885]  (0 ns)
	'select' operation ('select_ln34_6', conv/conv.cpp:34) [886]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_6', conv/conv.cpp:34 on array 'conv_out' [887]  (3.25 ns)

 <State 114>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_7', conv/conv.cpp:14) with incoming values : ('add_ln14_7', conv/conv.cpp:14) [911]  (1.77 ns)

 <State 115>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_7', conv/conv.cpp:14) with incoming values : ('add_ln14_7', conv/conv.cpp:14) [911]  (0 ns)
	'add' operation ('add_ln14_7', conv/conv.cpp:14) [914]  (1.78 ns)

 <State 116>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_7', conv/conv.cpp:18) with incoming values : ('add_ln18_6', conv/conv.cpp:18) [926]  (0 ns)
	'add' operation ('add_ln26_7', conv/conv.cpp:26) [941]  (1.74 ns)
	'mul' operation ('mul_ln26_6', conv/conv.cpp:26) [943]  (3.49 ns)

 <State 117>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_7', conv/conv.cpp:21) with incoming values : ('add_ln21_7', conv/conv.cpp:21) [947]  (0 ns)
	'add' operation ('add_ln26_15', conv/conv.cpp:26) [962]  (1.74 ns)
	'add' operation ('add_ln26_52', conv/conv.cpp:26) [964]  (1.92 ns)
	'sub' operation ('sub_ln26_24', conv/conv.cpp:26) [968]  (1.64 ns)

 <State 118>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_7', conv/conv.cpp:24) with incoming values : ('add_ln24_7', conv/conv.cpp:24) [972]  (0 ns)
	'add' operation ('add_ln26_58', conv/conv.cpp:26) [981]  (1.87 ns)
	'add' operation ('add_ln26_59', conv/conv.cpp:26) [983]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_7', conv/conv.cpp:26) [985]  (0 ns)
	'load' operation ('conv_weights_load_7', conv/conv.cpp:26) on array 'conv_weights' [989]  (3.25 ns)

 <State 119>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_7', conv/conv.cpp:26) on array 'conv_weights' [989]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv/conv.cpp:26) [991]  (12.4 ns)

 <State 120>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv/conv.cpp:26) [991]  (12.4 ns)

 <State 121>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [992]  (10.5 ns)

 <State 122>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [992]  (10.5 ns)

 <State 123>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [992]  (10.5 ns)

 <State 124>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [992]  (10.5 ns)

 <State 125>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_7', conv/conv.cpp:31) on array 'conv_bias' [1002]  (3.25 ns)
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [1003]  (10.5 ns)

 <State 126>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [1003]  (10.5 ns)

 <State 127>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [1003]  (10.5 ns)

 <State 128>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [1003]  (10.5 ns)
	'fcmp' operation ('tmp_70', conv/conv.cpp:34) [1010]  (5.43 ns)

 <State 129>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_70', conv/conv.cpp:34) [1010]  (5.43 ns)
	'and' operation ('and_ln34_7', conv/conv.cpp:34) [1011]  (0 ns)
	'select' operation ('select_ln34_7', conv/conv.cpp:34) [1012]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_7', conv/conv.cpp:34 on array 'conv_out' [1013]  (3.25 ns)

 <State 130>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_8', conv/conv.cpp:14) with incoming values : ('add_ln14_8', conv/conv.cpp:14) [1037]  (1.77 ns)

 <State 131>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_8', conv/conv.cpp:14) with incoming values : ('add_ln14_8', conv/conv.cpp:14) [1037]  (0 ns)
	'add' operation ('add_ln14_8', conv/conv.cpp:14) [1040]  (1.78 ns)

 <State 132>: 3.49ns
The critical path consists of the following:
	'phi' operation ('wr_0_8', conv/conv.cpp:18) with incoming values : ('add_ln18_7', conv/conv.cpp:18) [1052]  (0 ns)
	'mul' operation ('mul_ln26_7', conv/conv.cpp:26) [1068]  (3.49 ns)

 <State 133>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_8', conv/conv.cpp:21) with incoming values : ('add_ln21_8', conv/conv.cpp:21) [1072]  (0 ns)
	'add' operation ('add_ln26_16', conv/conv.cpp:26) [1087]  (1.74 ns)
	'add' operation ('add_ln26_57', conv/conv.cpp:26) [1089]  (1.92 ns)
	'sub' operation ('sub_ln26_27', conv/conv.cpp:26) [1093]  (1.64 ns)

 <State 134>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_8', conv/conv.cpp:24) with incoming values : ('add_ln24_8', conv/conv.cpp:24) [1097]  (0 ns)
	'add' operation ('add_ln26_63', conv/conv.cpp:26) [1106]  (1.87 ns)
	'add' operation ('add_ln26_64', conv/conv.cpp:26) [1108]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_8', conv/conv.cpp:26) [1110]  (0 ns)
	'load' operation ('conv_weights_load_8', conv/conv.cpp:26) on array 'conv_weights' [1114]  (3.25 ns)

 <State 135>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_8', conv/conv.cpp:26) on array 'conv_weights' [1114]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv/conv.cpp:26) [1116]  (12.4 ns)

 <State 136>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv/conv.cpp:26) [1116]  (12.4 ns)

 <State 137>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [1117]  (10.5 ns)

 <State 138>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [1117]  (10.5 ns)

 <State 139>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [1117]  (10.5 ns)

 <State 140>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [1117]  (10.5 ns)

 <State 141>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_8', conv/conv.cpp:31) on array 'conv_bias' [1127]  (3.25 ns)
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [1128]  (10.5 ns)

 <State 142>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [1128]  (10.5 ns)

 <State 143>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [1128]  (10.5 ns)

 <State 144>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [1128]  (10.5 ns)
	'fcmp' operation ('tmp_72', conv/conv.cpp:34) [1135]  (5.43 ns)

 <State 145>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_72', conv/conv.cpp:34) [1135]  (5.43 ns)
	'and' operation ('and_ln34_8', conv/conv.cpp:34) [1136]  (0 ns)
	'select' operation ('select_ln34_8', conv/conv.cpp:34) [1137]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_8', conv/conv.cpp:34 on array 'conv_out' [1138]  (3.25 ns)

 <State 146>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_9', conv/conv.cpp:14) with incoming values : ('add_ln14_9', conv/conv.cpp:14) [1162]  (1.77 ns)

 <State 147>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_9', conv/conv.cpp:14) with incoming values : ('add_ln14_9', conv/conv.cpp:14) [1162]  (0 ns)
	'add' operation ('add_ln14_9', conv/conv.cpp:14) [1165]  (1.78 ns)

 <State 148>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_9', conv/conv.cpp:18) with incoming values : ('add_ln18_8', conv/conv.cpp:18) [1179]  (0 ns)
	'add' operation ('add_ln26_9', conv/conv.cpp:26) [1194]  (1.74 ns)
	'mul' operation ('mul_ln26_8', conv/conv.cpp:26) [1196]  (3.49 ns)

 <State 149>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_9', conv/conv.cpp:21) with incoming values : ('add_ln21_9', conv/conv.cpp:21) [1200]  (0 ns)
	'add' operation ('add_ln26_17', conv/conv.cpp:26) [1215]  (1.74 ns)
	'add' operation ('add_ln26_62', conv/conv.cpp:26) [1217]  (1.92 ns)
	'sub' operation ('sub_ln26_30', conv/conv.cpp:26) [1221]  (1.64 ns)

 <State 150>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_9', conv/conv.cpp:24) with incoming values : ('add_ln24_9', conv/conv.cpp:24) [1225]  (0 ns)
	'add' operation ('add_ln26_68', conv/conv.cpp:26) [1234]  (1.87 ns)
	'add' operation ('add_ln26_69', conv/conv.cpp:26) [1236]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_9', conv/conv.cpp:26) [1238]  (0 ns)
	'load' operation ('conv_weights_load_9', conv/conv.cpp:26) on array 'conv_weights' [1242]  (3.25 ns)

 <State 151>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_9', conv/conv.cpp:26) on array 'conv_weights' [1242]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv/conv.cpp:26) [1244]  (12.4 ns)

 <State 152>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv/conv.cpp:26) [1244]  (12.4 ns)

 <State 153>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [1245]  (10.5 ns)

 <State 154>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [1245]  (10.5 ns)

 <State 155>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [1245]  (10.5 ns)

 <State 156>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [1245]  (10.5 ns)

 <State 157>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_9', conv/conv.cpp:31) on array 'conv_bias' [1255]  (3.25 ns)
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [1256]  (10.5 ns)

 <State 158>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [1256]  (10.5 ns)

 <State 159>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [1256]  (10.5 ns)

 <State 160>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [1256]  (10.5 ns)
	'fcmp' operation ('tmp_74', conv/conv.cpp:34) [1263]  (5.43 ns)

 <State 161>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_74', conv/conv.cpp:34) [1263]  (5.43 ns)
	'and' operation ('and_ln34_9', conv/conv.cpp:34) [1264]  (0 ns)
	'select' operation ('select_ln34_9', conv/conv.cpp:34) [1265]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_9', conv/conv.cpp:34 on array 'conv_out' [1266]  (3.25 ns)

 <State 162>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f_0_10', conv/conv.cpp:14) with incoming values : ('add_ln14_10', conv/conv.cpp:14) [1290]  (1.77 ns)

 <State 163>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f_0_10', conv/conv.cpp:14) with incoming values : ('add_ln14_10', conv/conv.cpp:14) [1290]  (0 ns)
	'add' operation ('add_ln14_10', conv/conv.cpp:14) [1293]  (1.78 ns)

 <State 164>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr_0_10', conv/conv.cpp:18) with incoming values : ('add_ln18_9', conv/conv.cpp:18) [1307]  (0 ns)
	'add' operation ('add_ln26_10', conv/conv.cpp:26) [1322]  (1.74 ns)
	'mul' operation ('mul_ln26_9', conv/conv.cpp:26) [1324]  (3.49 ns)

 <State 165>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_10', conv/conv.cpp:21) with incoming values : ('add_ln21_10', conv/conv.cpp:21) [1328]  (0 ns)
	'add' operation ('add_ln26_18', conv/conv.cpp:26) [1343]  (1.74 ns)
	'add' operation ('add_ln26_67', conv/conv.cpp:26) [1345]  (1.92 ns)
	'sub' operation ('sub_ln26_32', conv/conv.cpp:26) [1349]  (1.64 ns)

 <State 166>: 6.76ns
The critical path consists of the following:
	'phi' operation ('ch_0_10', conv/conv.cpp:24) with incoming values : ('add_ln24_10', conv/conv.cpp:24) [1353]  (0 ns)
	'add' operation ('add_ln26_71', conv/conv.cpp:26) [1362]  (1.87 ns)
	'add' operation ('add_ln26_72', conv/conv.cpp:26) [1364]  (1.64 ns)
	'getelementptr' operation ('conv_weights_addr_10', conv/conv.cpp:26) [1366]  (0 ns)
	'load' operation ('conv_weights_load_10', conv/conv.cpp:26) on array 'conv_weights' [1370]  (3.25 ns)

 <State 167>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_load_10', conv/conv.cpp:26) on array 'conv_weights' [1370]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv/conv.cpp:26) [1372]  (12.4 ns)

 <State 168>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv/conv.cpp:26) [1372]  (12.4 ns)

 <State 169>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1373]  (10.5 ns)

 <State 170>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1373]  (10.5 ns)

 <State 171>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1373]  (10.5 ns)

 <State 172>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1373]  (10.5 ns)

 <State 173>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_bias_load_10', conv/conv.cpp:31) on array 'conv_bias' [1383]  (3.25 ns)
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1384]  (10.5 ns)

 <State 174>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1384]  (10.5 ns)

 <State 175>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1384]  (10.5 ns)

 <State 176>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1384]  (10.5 ns)
	'fcmp' operation ('tmp_76', conv/conv.cpp:34) [1391]  (5.43 ns)

 <State 177>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_76', conv/conv.cpp:34) [1391]  (5.43 ns)
	'and' operation ('and_ln34_10', conv/conv.cpp:34) [1392]  (0 ns)
	'select' operation ('select_ln34_10', conv/conv.cpp:34) [1393]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_10', conv/conv.cpp:34 on array 'conv_out' [1394]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
