#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Feb 20 15:13:40 2024
# Process ID: 69638
# Current directory: /thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1
# Command line: vivado -log module6_hw_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source module6_hw_wrapper.tcl -notrace
# Log file: /thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/module6_hw_wrapper.vdi
# Journal file: /thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/vivado.jou
# Running On: m210-linux-12.thayer.dartmouth.edu, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 8, Host memory: 33490 MB
#-----------------------------------------------------------
source module6_hw_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2701.449 ; gain = 0.000 ; free physical = 20139 ; free virtual = 33756
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/thayerfs/apps/xilinx/Vivado/current/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2701.449 ; gain = 0.000 ; free physical = 20113 ; free virtual = 33730
Command: link_design -top module6_hw_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_0_0/module6_hw_axi_gpio_0_0.dcp' for cell 'module6_hw_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_1_0/module6_hw_axi_gpio_1_0.dcp' for cell 'module6_hw_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_2_0/module6_hw_axi_gpio_2_0.dcp' for cell 'module6_hw_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_3_0/module6_hw_axi_gpio_3_0.dcp' for cell 'module6_hw_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_timer_0_0/module6_hw_axi_timer_0_0.dcp' for cell 'module6_hw_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_processing_system7_0_0/module6_hw_processing_system7_0_0.dcp' for cell 'module6_hw_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_rst_ps7_0_50M_0/module6_hw_rst_ps7_0_50M_0.dcp' for cell 'module6_hw_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_xadc_wiz_0_0/module6_hw_xadc_wiz_0_0.dcp' for cell 'module6_hw_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_xbar_0/module6_hw_xbar_0.dcp' for cell 'module6_hw_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_auto_pc_0/module6_hw_auto_pc_0.dcp' for cell 'module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2701.449 ; gain = 0.000 ; free physical = 19804 ; free virtual = 33421
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_processing_system7_0_0/module6_hw_processing_system7_0_0.xdc] for cell 'module6_hw_i/processing_system7_0/inst'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_processing_system7_0_0/module6_hw_processing_system7_0_0.xdc] for cell 'module6_hw_i/processing_system7_0/inst'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_timer_0_0/module6_hw_axi_timer_0_0.xdc] for cell 'module6_hw_i/axi_timer_0/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_timer_0_0/module6_hw_axi_timer_0_0.xdc] for cell 'module6_hw_i/axi_timer_0/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_rst_ps7_0_50M_0/module6_hw_rst_ps7_0_50M_0_board.xdc] for cell 'module6_hw_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_rst_ps7_0_50M_0/module6_hw_rst_ps7_0_50M_0_board.xdc] for cell 'module6_hw_i/rst_ps7_0_50M/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_rst_ps7_0_50M_0/module6_hw_rst_ps7_0_50M_0.xdc] for cell 'module6_hw_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_rst_ps7_0_50M_0/module6_hw_rst_ps7_0_50M_0.xdc] for cell 'module6_hw_i/rst_ps7_0_50M/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_xadc_wiz_0_0/module6_hw_xadc_wiz_0_0.xdc] for cell 'module6_hw_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_xadc_wiz_0_0/module6_hw_xadc_wiz_0_0.xdc] for cell 'module6_hw_i/xadc_wiz_0/inst'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_0_0/module6_hw_axi_gpio_0_0_board.xdc] for cell 'module6_hw_i/axi_gpio_0/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_0_0/module6_hw_axi_gpio_0_0_board.xdc] for cell 'module6_hw_i/axi_gpio_0/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_0_0/module6_hw_axi_gpio_0_0.xdc] for cell 'module6_hw_i/axi_gpio_0/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_0_0/module6_hw_axi_gpio_0_0.xdc] for cell 'module6_hw_i/axi_gpio_0/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_1_0/module6_hw_axi_gpio_1_0_board.xdc] for cell 'module6_hw_i/axi_gpio_1/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_1_0/module6_hw_axi_gpio_1_0_board.xdc] for cell 'module6_hw_i/axi_gpio_1/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_1_0/module6_hw_axi_gpio_1_0.xdc] for cell 'module6_hw_i/axi_gpio_1/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_1_0/module6_hw_axi_gpio_1_0.xdc] for cell 'module6_hw_i/axi_gpio_1/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_2_0/module6_hw_axi_gpio_2_0_board.xdc] for cell 'module6_hw_i/axi_gpio_2/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_2_0/module6_hw_axi_gpio_2_0_board.xdc] for cell 'module6_hw_i/axi_gpio_2/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_2_0/module6_hw_axi_gpio_2_0.xdc] for cell 'module6_hw_i/axi_gpio_2/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_2_0/module6_hw_axi_gpio_2_0.xdc] for cell 'module6_hw_i/axi_gpio_2/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_3_0/module6_hw_axi_gpio_3_0_board.xdc] for cell 'module6_hw_i/axi_gpio_3/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_3_0/module6_hw_axi_gpio_3_0_board.xdc] for cell 'module6_hw_i/axi_gpio_3/U0'
Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_3_0/module6_hw_axi_gpio_3_0.xdc] for cell 'module6_hw_i/axi_gpio_3/U0'
Finished Parsing XDC File [/thayerfs/home/f004hf2/workspace/module6/module6.gen/sources_1/bd/module6_hw/ip/module6_hw_axi_gpio_3_0/module6_hw_axi_gpio_3_0.xdc] for cell 'module6_hw_i/axi_gpio_3/U0'
Parsing XDC File [/thayerfs/home/f004hf2/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/thayerfs/home/f004hf2/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2915.602 ; gain = 0.000 ; free physical = 19694 ; free virtual = 33310
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 2915.602 ; gain = 214.152 ; free physical = 19694 ; free virtual = 33310
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:01 . Memory (MB): peak = 2915.602 ; gain = 0.000 ; free physical = 19677 ; free virtual = 33295

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19b146fe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2958.367 ; gain = 42.766 ; free physical = 19310 ; free virtual = 32941

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13ab49743

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 109 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a0d38ae1

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1563980e0

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 94 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1563980e0

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1563980e0

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b3e3e886

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              51  |             109  |                                              8  |
|  Constant propagation         |               2  |               6  |                                              0  |
|  Sweep                        |               4  |              94  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
Ending Logic Optimization Task | Checksum: 1f107d8c5

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f107d8c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f107d8c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
Ending Netlist Obfuscation Task | Checksum: 1f107d8c5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.414 ; gain = 0.000 ; free physical = 19073 ; free virtual = 32704
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3207.414 ; gain = 291.812 ; free physical = 19073 ; free virtual = 32704
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3247.434 ; gain = 0.000 ; free physical = 19068 ; free virtual = 32702
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/module6_hw_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file module6_hw_wrapper_drc_opted.rpt -pb module6_hw_wrapper_drc_opted.pb -rpx module6_hw_wrapper_drc_opted.rpx
Command: report_drc -file module6_hw_wrapper_drc_opted.rpt -pb module6_hw_wrapper_drc_opted.pb -rpx module6_hw_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/module6_hw_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18988 ; free virtual = 32623
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15ddb7bfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18988 ; free virtual = 32623
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18988 ; free virtual = 32623

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f8e65956

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 19020 ; free virtual = 32658

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1436580c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 19030 ; free virtual = 32669

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1436580c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 19030 ; free virtual = 32669
Phase 1 Placer Initialization | Checksum: 1436580c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 19029 ; free virtual = 32669

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14d82eb0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 19009 ; free virtual = 32649

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12aa643f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 19015 ; free virtual = 32655

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12aa643f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 19015 ; free virtual = 32655

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 57 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 0 LUT, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18999 ; free virtual = 32642

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1d2971d25

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18999 ; free virtual = 32642
Phase 2.4 Global Placement Core | Checksum: 14caeb9a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18998 ; free virtual = 32641
Phase 2 Global Placement | Checksum: 14caeb9a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18998 ; free virtual = 32641

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16cb985f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18998 ; free virtual = 32641

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1830b449a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18996 ; free virtual = 32640

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120e13a57

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18996 ; free virtual = 32640

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: df999505

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18996 ; free virtual = 32640

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15055824b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18993 ; free virtual = 32637

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10e5b8ffe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18993 ; free virtual = 32637

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14fa6e95c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18993 ; free virtual = 32637
Phase 3 Detail Placement | Checksum: 14fa6e95c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18993 ; free virtual = 32637

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a014ea8d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.913 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10fb2b543

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e288649a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635
Phase 4.1.1.1 BUFG Insertion | Checksum: a014ea8d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.913. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 124f8bb52

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635
Phase 4.1 Post Commit Optimization | Checksum: 124f8bb52

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 124f8bb52

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 124f8bb52

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635
Phase 4.3 Placer Reporting | Checksum: 124f8bb52

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1f3f77f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635
Ending Placer Task | Checksum: fc5743fc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18991 ; free virtual = 32635
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18982 ; free virtual = 32632
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/module6_hw_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file module6_hw_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18982 ; free virtual = 32628
INFO: [runtcl-4] Executing : report_utilization -file module6_hw_wrapper_utilization_placed.rpt -pb module6_hw_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file module6_hw_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18990 ; free virtual = 32636
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18960 ; free virtual = 32612
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/module6_hw_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 238e9215 ConstDB: 0 ShapeSum: d8c8b1e7 RouteDB: 0
Post Restoration Checksum: NetGraph: 143cfa9c NumContArr: f117802c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 105547ac8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18906 ; free virtual = 32555

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 105547ac8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18910 ; free virtual = 32559

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 105547ac8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18877 ; free virtual = 32526

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 105547ac8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.156 ; gain = 0.000 ; free physical = 18877 ; free virtual = 32526
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24a101a88

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3377.836 ; gain = 2.680 ; free physical = 18875 ; free virtual = 32525
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.925 | TNS=0.000  | WHS=-0.188 | THS=-31.607|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2530
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2530
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a4fbe979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.836 ; gain = 5.680 ; free physical = 18870 ; free virtual = 32520

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a4fbe979

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3380.836 ; gain = 5.680 ; free physical = 18870 ; free virtual = 32520
Phase 3 Initial Routing | Checksum: e05481ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18870 ; free virtual = 32520

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.965 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c9dc495c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18870 ; free virtual = 32520

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.965 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c3f6b18c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18870 ; free virtual = 32520
Phase 4 Rip-up And Reroute | Checksum: 1c3f6b18c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18870 ; free virtual = 32520

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c3f6b18c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18870 ; free virtual = 32520

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c3f6b18c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18870 ; free virtual = 32520
Phase 5 Delay and Skew Optimization | Checksum: 1c3f6b18c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18870 ; free virtual = 32520

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 185f46b58

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18872 ; free virtual = 32522
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.080 | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a6e0402d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18872 ; free virtual = 32522
Phase 6 Post Hold Fix | Checksum: 1a6e0402d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18872 ; free virtual = 32522

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10797 %
  Global Horizontal Routing Utilization  = 1.36052 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20b14ba79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.852 ; gain = 37.695 ; free physical = 18872 ; free virtual = 32522

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20b14ba79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3414.852 ; gain = 39.695 ; free physical = 18872 ; free virtual = 32522

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23e187660

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3462.875 ; gain = 87.719 ; free physical = 18871 ; free virtual = 32521

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.080 | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23e187660

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3462.875 ; gain = 87.719 ; free physical = 18871 ; free virtual = 32521
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3462.875 ; gain = 87.719 ; free physical = 18904 ; free virtual = 32554

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3462.875 ; gain = 87.719 ; free physical = 18904 ; free virtual = 32554
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3462.875 ; gain = 0.000 ; free physical = 18898 ; free virtual = 32554
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/module6_hw_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file module6_hw_wrapper_drc_routed.rpt -pb module6_hw_wrapper_drc_routed.pb -rpx module6_hw_wrapper_drc_routed.rpx
Command: report_drc -file module6_hw_wrapper_drc_routed.rpt -pb module6_hw_wrapper_drc_routed.pb -rpx module6_hw_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/module6_hw_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file module6_hw_wrapper_methodology_drc_routed.rpt -pb module6_hw_wrapper_methodology_drc_routed.pb -rpx module6_hw_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file module6_hw_wrapper_methodology_drc_routed.rpt -pb module6_hw_wrapper_methodology_drc_routed.pb -rpx module6_hw_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /thayerfs/home/f004hf2/workspace/module6/module6.runs/impl_1/module6_hw_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file module6_hw_wrapper_power_routed.rpt -pb module6_hw_wrapper_power_summary_routed.pb -rpx module6_hw_wrapper_power_routed.rpx
Command: report_power -file module6_hw_wrapper_power_routed.rpt -pb module6_hw_wrapper_power_summary_routed.pb -rpx module6_hw_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file module6_hw_wrapper_route_status.rpt -pb module6_hw_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file module6_hw_wrapper_timing_summary_routed.rpt -pb module6_hw_wrapper_timing_summary_routed.pb -rpx module6_hw_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file module6_hw_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file module6_hw_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file module6_hw_wrapper_bus_skew_routed.rpt -pb module6_hw_wrapper_bus_skew_routed.pb -rpx module6_hw_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force module6_hw_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./module6_hw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3733.965 ; gain = 230.418 ; free physical = 18848 ; free virtual = 32509
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 15:16:01 2024...
