# Multicycle-Processor-Implementation
A multicycle 16-bit processor with a 5-stage pipeline (fetch, decode, execute, memory access, write-back). Supports R, I, J, and S-type instructions with arithmetic, logic, load/store, and branching. Includes full datapath/control design and testing for ISA validation.
