# LogicLabFinalProject

In this project, we simulated and synthetized a simple traffic light with verilog
