// Seed: 3078318092
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_2._id_1 = 0;
  output wire id_1;
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd35
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  logic [id_3 : -1 'b0] id_4;
  ;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_3 = id_3;
endmodule
module module_2 #(
    parameter id_1 = 32'd21
) (
    input tri0  id_0,
    input uwire _id_1,
    input wor   id_2,
    input tri   id_3
);
  parameter integer id_5 = -1'b0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire [1 : id_1] id_6;
endmodule
