{"version":"1.1.0","info":[["/home/jacob/Documents/github/Pantheon/display/display.v",[[[[[["display",[[11,0],[22,2]],[[11,7],[11,14]],[],["module"]],[84,9]],[[["iClk_50",[[12,4],[12,11]],[[12,4],[12,11]],["display"],["port"]],["nRst",[[24,18],[24,24]],[[24,20],[24,24]],["display"],["port","iClk_50"]],["oVGA_R",[[14,4],[14,10]],[[14,4],[14,10]],["display"],["port","nRst"]],["oVGA_G",[[26,24],[26,32]],[[26,26],[26,32]],["display"],["port","oVGA_R"]],["oVGA_B",[[26,32],[26,40]],[[26,34],[26,40]],["display"],["port","oVGA_G"]],["oVGA_Clk",[[17,4],[17,12]],[[17,4],[17,12]],["display"],["port","oVGA_B"]],["oVGA_Blank",[[27,20],[27,32]],[[27,22],[27,32]],["display"],["port","oVGA_Clk"]],["oVGA_HSync",[[27,32],[27,44]],[[27,34],[27,44]],["display"],["port","oVGA_Blank"]],["oVGA_VSync",[[27,44],[27,56]],[[27,46],[27,56]],["display"],["port","oVGA_HSync"]],["oVGA_Sync",[[27,56],[27,67]],[[27,58],[27,67]],["display"],["port","oVGA_VSync"]],["iClk_50",[[24,6],[24,18]],[[24,11],[24,18]],["display"],["port","wire"]],["oVGA_R",[[26,7],[26,24]],[[26,18],[26,24]],["display"],["port","wire"]],["oVGA_Clk",[[27,7],[27,20]],[[27,12],[27,20]],["display"],["port","wire"]],["R",[[29,0],[29,11]],[[29,10],[29,11]],["display"],["variable","reg"]],["G",[[29,0],[29,14]],[[29,13],[29,14]],["display"],["variable","R"]],["B",[[29,0],[29,17]],[[29,16],[29,17]],["display"],["variable","G"]],["row",[[30,0],[30,14]],[[30,11],[30,14]],["display"],["variable","wire"]],["col",[[30,0],[30,19]],[[30,16],[30,19]],["display"],["variable","row"]],["vga",[[33,0],[51,1]],[[33,15],[33,18]],["display"],["instance","vga_controller"]],["line",[[53,0],[53,15]],[[53,11],[53,15]],["display"],["variable","wire"]],["char",[[54,0],[54,14]],[[54,10],[54,14]],["display"],["variable","reg"]],["buffer_data",[[55,0],[55,23]],[[55,12],[55,23]],["display"],["variable","wire"]],["fonts",[[57,0],[61,1]],[[57,9],[57,14]],["display"],["instance","font_rom"]],["buffer",[[63,0],[71,1]],[[63,13],[63,19]],["display"],["instance","frame_buffer"]]]]]]],null,0]],["/home/jacob/Documents/github/Pantheon/display/font_rom.v",[[[[[["font_rom",[[11,0],[15,2]],[[11,7],[11,15]],[],["module"]],[29,9]],[[["iChar",[[12,4],[12,9]],[[12,4],[12,9]],["font_rom"],["port"]],["iRow",[[13,4],[13,8]],[[13,4],[13,8]],["font_rom"],["port","iChar"]],["oLine",[[14,4],[14,9]],[[14,4],[14,9]],["font_rom"],["port","iRow"]],["iChar",[[17,6],[17,22]],[[17,17],[17,22]],["font_rom"],["port","wire"]],["iRow",[[18,6],[18,21]],[[18,17],[18,21]],["font_rom"],["port","wire"]],["oLine",[[19,7],[19,23]],[[19,18],[19,23]],["font_rom"],["port","wire"]],["font_mem",[[21,0],[21,27]],[[21,10],[21,18]],["font_rom"],["variable","reg"]]]]]]],null,0]],["/home/jacob/Documents/github/Pantheon/display/frame_buffer.v",[[[[[["frame_buffer",[[11,0],[15,2]],[[11,7],[11,19]],[],["module"]],[59,9]],[[["iClk",[[12,4],[12,8]],[[12,4],[12,8]],["frame_buffer"],["port"]],["nRst",[[17,15],[17,21]],[[17,17],[17,21]],["frame_buffer"],["port","iClk"]],["iWriteEn",[[17,21],[17,31]],[[17,23],[17,31]],["frame_buffer"],["port","nRst"]],["iWAddr",[[13,4],[13,10]],[[13,4],[13,10]],["frame_buffer"],["port","iWriteEn"]],["iRAddr",[[18,24],[18,32]],[[18,26],[18,32]],["frame_buffer"],["port","iWAddr"]],["iData",[[14,4],[14,9]],[[14,4],[14,9]],["frame_buffer"],["port","iRAddr"]],["oData",[[14,11],[14,16]],[[14,11],[14,16]],["frame_buffer"],["port","iData"]],["iClk",[[17,6],[17,15]],[[17,11],[17,15]],["frame_buffer"],["port","wire"]],["iWAddr",[[18,6],[18,24]],[[18,18],[18,24]],["frame_buffer"],["port","wire"]],["iData",[[19,6],[19,23]],[[19,18],[19,23]],["frame_buffer"],["port","wire"]],["oData",[[20,7],[20,24]],[[20,19],[20,24]],["frame_buffer"],["port","wire"]],["N",[[22,0],[22,20]],[[22,11],[22,12]],["frame_buffer"],["localparam"]],["buffer",[[25,0],[25,23]],[[25,11],[25,17]],["frame_buffer"],["variable","reg"]]]]]]],null,0]],["/home/jacob/Documents/github/Pantheon/display/vga_controller.v",[[[[[["vga_controller",[[15,0],[29,2]],[[15,7],[15,21]],[],["module"]],[109,0]],[[["iClk_50",[[16,4],[16,11]],[[16,4],[16,11]],["vga_controller"],["port"]],["nRst",[[31,18],[31,24]],[[31,20],[31,24]],["vga_controller"],["port","iClk_50"]],["iRed",[[18,4],[18,8]],[[18,4],[18,8]],["vga_controller"],["port","nRst"]],["iBlue",[[33,22],[33,29]],[[33,24],[33,29]],["vga_controller"],["port","iRed"]],["iGreen",[[33,29],[33,37]],[[33,31],[33,37]],["vga_controller"],["port","iBlue"]],["oRow",[[19,4],[19,8]],[[19,4],[19,8]],["vga_controller"],["port","iGreen"]],["oCol",[[34,22],[34,28]],[[34,24],[34,28]],["vga_controller"],["port","oRow"]],["oVGA_R",[[21,4],[21,10]],[[21,4],[21,10]],["vga_controller"],["port","oCol"]],["oVGA_G",[[36,24],[36,32]],[[36,26],[36,32]],["vga_controller"],["port","oVGA_R"]],["oVGA_B",[[36,32],[36,40]],[[36,34],[36,40]],["vga_controller"],["port","oVGA_G"]],["oVGA_Clk",[[24,4],[24,12]],[[24,4],[24,12]],["vga_controller"],["port","oVGA_B"]],["oVGA_Blank",[[37,20],[37,32]],[[37,22],[37,32]],["vga_controller"],["port","oVGA_Clk"]],["oVGA_HSync",[[37,32],[37,44]],[[37,34],[37,44]],["vga_controller"],["port","oVGA_Blank"]],["oVGA_VSync",[[37,44],[37,56]],[[37,46],[37,56]],["vga_controller"],["port","oVGA_HSync"]],["oVGA_Sync",[[37,56],[37,67]],[[37,58],[37,67]],["vga_controller"],["port","oVGA_VSync"]],["iClk_50",[[31,6],[31,18]],[[31,11],[31,18]],["vga_controller"],["port","wire"]],["iRed",[[33,6],[33,22]],[[33,18],[33,22]],["vga_controller"],["port","wire"]],["oRow",[[34,7],[34,22]],[[34,18],[34,22]],["vga_controller"],["port","wire"]],["oVGA_R",[[36,7],[36,24]],[[36,18],[36,24]],["vga_controller"],["port","wire"]],["oVGA_Clk",[[37,7],[37,20]],[[37,12],[37,20]],["vga_controller"],["port","wire"]],["COL_VA",[[40,0],[40,27]],[[40,10],[40,16]],["vga_controller"],["parameter"]],["COL_FP",[[42,0],[42,26]],[[42,10],[42,16]],["vga_controller"],["parameter"]],["COL_SP",[[44,0],[44,26]],[[44,10],[44,16]],["vga_controller"],["parameter"]],["COL_BP",[[46,0],[46,26]],[[46,10],[46,16]],["vga_controller"],["parameter"]],["COL_LN",[[48,0],[48,55]],[[48,10],[48,16]],["vga_controller"],["parameter"]],["ROW_VA",[[50,0],[50,27]],[[50,10],[50,16]],["vga_controller"],["parameter"]],["ROW_FP",[[51,0],[51,26]],[[51,10],[51,16]],["vga_controller"],["parameter"]],["ROW_SP",[[52,0],[52,25]],[[52,10],[52,16]],["vga_controller"],["parameter"]],["ROW_BP",[[53,0],[53,26]],[[53,10],[53,16]],["vga_controller"],["parameter"]],["ROW_LN",[[54,0],[54,55]],[[54,10],[54,16]],["vga_controller"],["parameter"]],["row",[[57,0],[57,13]],[[57,10],[57,13]],["vga_controller"],["variable","reg"]],["col",[[57,0],[57,18]],[[57,15],[57,18]],["vga_controller"],["variable","row"]],["Clk_25",[[64,0],[64,10]],[[64,4],[64,10]],["vga_controller"],["variable","reg"]],["hSync",[[71,0],[71,10]],[[71,5],[71,10]],["vga_controller"],["variable","wire"]],["vSync",[[71,0],[71,17]],[[71,12],[71,17]],["vga_controller"],["variable","hSync"]],["visible",[[82,0],[82,12]],[[82,5],[82,12]],["vga_controller"],["variable","wire"]]]]]]],null,0]],["/home/jacob/Documents/github/Pantheon/iverilog/counter_tb.v",[[[[[["count_up_tb",[[0,0],[0,21]],[[0,7],[0,18]],[],["module"]],[26,9]],[[["count",[[1,0],[1,16]],[[1,11],[1,16]],["count_up_tb"],["variable","wire"]],["clk",[[2,0],[2,7]],[[2,4],[2,7]],["count_up_tb"],["variable","reg"]],["reset",[[2,0],[2,13]],[[2,8],[2,13]],["count_up_tb"],["variable","clk"]],["DUT",[[4,0],[4,51]],[[4,9],[4,12]],["count_up_tb"],["instance","count_up"]]]]]]],null,0]],["/home/jacob/Documents/github/Pantheon/iverilog/counter.v",[[[[[["count_up",[[0,0],[0,35]],[[0,7],[0,15]],[],["module"]],[21,9]],[[["clk",[[1,6],[1,9]],[[1,6],[1,9]],["count_up"],["port"]],["reset",[[0,21],[0,26]],[[0,21],[0,26]],["count_up"],["port","clk"]],["count",[[0,28],[0,33]],[[0,28],[0,33]],["count_up"],["port","reset"]],["reset",[[2,6],[2,11]],[[2,6],[2,11]],["count_up"],["port"]],["count",[[3,7],[3,18]],[[3,13],[3,18]],["count_up"],["port"]],["counter",[[4,0],[4,17]],[[4,10],[4,17]],["count_up"],["variable","reg"]]]]]]],null,0]],["/home/jacob/Documents/github/Pantheon/processor/control/control.v",[[[[[["Control",[[13,0],[43,2]],[[13,7],[13,14]],[],["module"]],[243,9]],[[["iClk",[[16,4],[16,8]],[[16,4],[16,8]],["Control"],["port"]],["nRst",[[47,15],[47,21]],[[47,17],[47,21]],["Control"],["port","iClk"]],["iRdy",[[47,21],[47,27]],[[47,23],[47,27]],["Control"],["port","nRst"]],["oMemDRead",[[18,4],[18,13]],[[18,4],[18,13]],["Control"],["port","iRdy"]],["oMemDWrite",[[49,21],[49,33]],[[49,23],[49,33]],["Control"],["port","oMemDRead"]],["oMemIRead",[[20,4],[20,13]],[[20,4],[20,13]],["Control"],["port","oMemDWrite"]],["iMemIns",[[20,15],[20,22]],[[20,15],[20,22]],["Control"],["port","oMemIRead"]],["oPipe_nRst",[[22,4],[22,14]],[[22,4],[22,14]],["Control"],["port","iMemIns"]],["oPC_nRst",[[24,4],[24,12]],[[24,4],[24,12]],["Control"],["port","oPipe_nRst"]],["oPC_en",[[56,20],[56,28]],[[56,22],[56,28]],["Control"],["port","oPC_nRst"]],["oPC_tmpEn",[[56,28],[56,39]],[[56,30],[56,39]],["Control"],["port","oPC_en"]],["oPC_load",[[56,39],[56,49]],[[56,41],[56,49]],["Control"],["port","oPC_tmpEn"]],["oPC_offset",[[56,49],[56,61]],[[56,51],[56,61]],["Control"],["port","oPC_load"]],["oRF_Write",[[26,4],[26,13]],[[26,4],[26,13]],["Control"],["port","oPC_offset"]],["oRF_AddrA",[[27,4],[27,13]],[[27,4],[27,13]],["Control"],["port","oRF_Write"]],["oRF_AddrB",[[59,27],[59,38]],[[59,29],[59,38]],["Control"],["port","oRF_AddrA"]],["oRF_AddrC",[[59,38],[59,49]],[[59,40],[59,49]],["Control"],["port","oRF_AddrB"]],["oRWB_en",[[29,4],[29,11]],[[29,4],[29,11]],["Control"],["port","oRF_AddrC"]],["oFunc3",[[31,4],[31,10]],[[31,4],[31,10]],["Control"],["port","oRWB_en"]],["oFunc7",[[31,12],[31,18]],[[31,12],[31,18]],["Control"],["port","oFunc3"]],["oRA_en",[[33,4],[33,10]],[[33,4],[33,10]],["Control"],["port","oFunc7"]],["oRB_en",[[67,18],[67,26]],[[67,20],[67,26]],["Control"],["port","oRA_en"]],["oRZH_en",[[34,4],[34,11]],[[34,4],[34,11]],["Control"],["port","oRB_en"]],["oRZL_en",[[68,19],[68,28]],[[68,21],[68,28]],["Control"],["port","oRZH_en"]],["oRAS_en",[[68,28],[68,37]],[[68,30],[68,37]],["Control"],["port","oRZL_en"]],["iBR_BEQ",[[36,4],[36,11]],[[36,4],[36,11]],["Control"],["port","oRAS_en"]],["iBR_BNE",[[70,18],[70,27]],[[70,20],[70,27]],["Control"],["port","iBR_BEQ"]],["iBR_BLT",[[70,27],[70,36]],[[70,29],[70,36]],["Control"],["port","iBR_BNE"]],["iBR_BGE",[[70,36],[70,45]],[[70,38],[70,45]],["Control"],["port","iBR_BLT"]],["iBR_BLTU",[[70,45],[70,55]],[[70,47],[70,55]],["Control"],["port","iBR_BGE"]],["iBR_BGEU",[[70,55],[70,65]],[[70,57],[70,65]],["Control"],["port","iBR_BLTU"]],["oREP_en",[[38,4],[38,11]],[[38,4],[38,11]],["Control"],["port","iBR_BGEU"]],["oMUX_BIS",[[40,4],[40,12]],[[40,4],[40,12]],["Control"],["port","oREP_en"]],["oMUX_RZHS",[[74,20],[74,31]],[[74,22],[74,31]],["Control"],["port","oMUX_BIS"]],["oMUX_WBM",[[74,31],[74,41]],[[74,33],[74,41]],["Control"],["port","oMUX_RZHS"]],["oMUX_MAP",[[74,41],[74,51]],[[74,43],[74,51]],["Control"],["port","oMUX_WBM"]],["oMUX_ASS",[[74,51],[74,61]],[[74,53],[74,61]],["Control"],["port","oMUX_MAP"]],["oMUX_WBP",[[74,61],[74,71]],[[74,63],[74,71]],["Control"],["port","oMUX_ASS"]],["oMUX_WBE",[[74,71],[74,81]],[[74,73],[74,81]],["Control"],["port","oMUX_WBP"]],["oImm32",[[42,4],[42,10]],[[42,4],[42,10]],["Control"],["port","oMUX_WBE"]],["iClk",[[47,6],[47,15]],[[47,11],[47,15]],["Control"],["port","wire"]],["oMemDRead",[[49,7],[49,21]],[[49,12],[49,21]],["Control"],["port","wire"]],["oMemIRead",[[51,7],[51,21]],[[51,12],[51,21]],["Control"],["port","wire"]],["iMemIns",[[52,6],[52,25]],[[52,18],[52,25]],["Control"],["port","wire"]],["oPipe_nRst",[[54,7],[54,22]],[[54,12],[54,22]],["Control"],["port","wire"]],["oPC_nRst",[[56,7],[56,20]],[[56,12],[56,20]],["Control"],["port","wire"]],["oRF_Write",[[58,7],[58,21]],[[58,12],[58,21]],["Control"],["port","wire"]],["oRF_AddrA",[[59,7],[59,27]],[[59,18],[59,27]],["Control"],["port","wire"]],["oRWB_en",[[61,7],[61,19]],[[61,12],[61,19]],["Control"],["port","wire"]],["oFunc3",[[63,7],[63,24]],[[63,18],[63,24]],["Control"],["port","wire"]],["oFunc7",[[64,7],[64,24]],[[64,18],[64,24]],["Control"],["port","wire"]],["oALU_Ctrl",[[66,7],[66,27]],[[66,18],[66,27]],["Control"],["port","wire"]],["oRA_en",[[67,7],[67,18]],[[67,12],[67,18]],["Control"],["port","wire"]],["oRZH_en",[[68,7],[68,19]],[[68,12],[68,19]],["Control"],["port","wire"]],["iBR_BEQ",[[70,6],[70,18]],[[70,11],[70,18]],["Control"],["port","wire"]],["oREP_en",[[72,7],[72,19]],[[72,12],[72,19]],["Control"],["port","wire"]],["oMUX_BIS",[[74,7],[74,20]],[[74,12],[74,20]],["Control"],["port","wire"]],["oImm32",[[76,7],[76,25]],[[76,19],[76,25]],["Control"],["port","wire"]],["Cycle",[[79,0],[79,15]],[[79,10],[79,15]],["Control"],["variable","reg"]],["IR_en",[[82,0],[82,10]],[[82,5],[82,10]],["Control"],["variable","wire"]],["IR_out",[[83,0],[83,18]],[[83,12],[83,18]],["Control"],["variable","wire"]],["ID_RA",[[86,0],[86,16]],[[86,11],[86,16]],["Control"],["variable","wire"]],["ID_RB",[[86,0],[86,23]],[[86,18],[86,23]],["Control"],["variable","ID_RA"]],["ID_RC",[[86,0],[86,30]],[[86,25],[86,30]],["Control"],["variable","ID_RB"]],["ID_OpCode",[[87,0],[87,20]],[[87,11],[87,20]],["Control"],["variable","wire"]],["ID_ImmI",[[88,0],[88,19]],[[88,12],[88,19]],["Control"],["variable","wire"]],["ID_ImmU",[[88,0],[88,28]],[[88,21],[88,28]],["Control"],["variable","ID_ImmI"]],["ID_ImmJ",[[88,0],[88,37]],[[88,30],[88,37]],["Control"],["variable","ID_ImmU"]],["ID_ImmB",[[88,0],[88,46]],[[88,39],[88,46]],["Control"],["variable","ID_ImmJ"]],["ID_ImmS",[[88,0],[88,55]],[[88,48],[88,55]],["Control"],["variable","ID_ImmB"]],["ID_Func3",[[89,0],[89,19]],[[89,11],[89,19]],["Control"],["variable","wire"]],["ID_Func7",[[90,0],[90,19]],[[90,11],[90,19]],["Control"],["variable","wire"]],["OP_ALUI",[[93,0],[93,12]],[[93,5],[93,12]],["Control"],["variable","wire"]],["OP_ALUR",[[93,0],[93,21]],[[93,14],[93,21]],["Control"],["variable","OP_ALUI"]],["OP_STORE",[[93,0],[93,31]],[[93,23],[93,31]],["Control"],["variable","OP_ALUR"]],["OP_LOAD",[[93,0],[93,40]],[[93,33],[93,40]],["Control"],["variable","OP_STORE"]],["OP_FENCE",[[93,0],[94,13]],[[94,5],[94,13]],["Control"],["variable","OP_LOAD"]],["OP_JAL",[[93,0],[94,21]],[[94,15],[94,21]],["Control"],["variable","OP_FENCE"]],["OP_JALR",[[93,0],[94,30]],[[94,23],[94,30]],["Control"],["variable","OP_JAL"]],["OP_BRANCH",[[93,0],[94,41]],[[94,32],[94,41]],["Control"],["variable","OP_JALR"]],["OP_SYSCALL",[[93,0],[95,15]],[[95,5],[95,15]],["Control"],["variable","OP_BRANCH"]],["OP_LUI",[[93,0],[95,23]],[[95,17],[95,23]],["Control"],["variable","OP_SYSCALL"]],["OP_AUIPC",[[93,0],[95,33]],[[95,25],[95,33]],["Control"],["variable","OP_LUI"]],["BR_BEQ",[[97,0],[97,11]],[[97,5],[97,11]],["Control"],["variable","wire"]],["BR_BNE",[[97,0],[97,19]],[[97,13],[97,19]],["Control"],["variable","BR_BEQ"]],["BR_BLT",[[97,0],[97,27]],[[97,21],[97,27]],["Control"],["variable","BR_BNE"]],["BR_BGE",[[97,0],[97,35]],[[97,29],[97,35]],["Control"],["variable","BR_BLT"]],["BR_BLTU",[[97,0],[97,44]],[[97,37],[97,44]],["Control"],["variable","BR_BGE"]],["BR_BGEU",[[97,0],[97,53]],[[97,46],[97,53]],["Control"],["variable","BR_BLTU"]],["BR_TRUE",[[98,0],[98,12]],[[98,5],[98,12]],["Control"],["variable","wire"]],["IR",[[112,0],[112,74]],[[112,6],[112,8]],["Control"],["instance","REG32"]],["decoder",[[115,0],[128,1]],[[115,12],[115,19]],["Control"],["instance","isa_decoder"]]]]]],["/home/jacob/Documents/github/Pantheon/processor/control/ISA.vh"]],null,0]],["/home/jacob/Documents/github/Pantheon/processor/control/isa_decoder.v",[[null,null,null,null,[["ISA_OP_ALUR",[[29,0],[30,0]],[[29,8],[29,19]],["source.systemverilog"],["macro"]],["ISA_OP_ALUI",[[30,0],[31,0]],[[30,8],[30,19]],["source.systemverilog"],["macro"]],["ISA_F7_ADD",[[32,0],[33,0]],[[32,8],[32,18]],["source.systemverilog"],["macro"]],["ISA_F7_SUB",[[33,0],[34,0]],[[33,8],[33,18]],["source.systemverilog"],["macro"]],["ISA_F7_SLL",[[34,0],[35,0]],[[34,8],[34,18]],["source.systemverilog"],["macro"]],["ISA_F7_SLT",[[35,0],[36,0]],[[35,8],[35,18]],["source.systemverilog"],["macro"]],["ISA_F7_SLTU",[[36,0],[37,0]],[[36,8],[36,19]],["source.systemverilog"],["macro"]],["ISA_F7_XOR",[[37,0],[38,0]],[[37,8],[37,18]],["source.systemverilog"],["macro"]],["ISA_F7_SRL",[[38,0],[39,0]],[[38,8],[38,18]],["source.systemverilog"],["macro"]],["ISA_F7_SRA",[[39,0],[40,0]],[[39,8],[39,18]],["source.systemverilog"],["macro"]],["ISA_F7_OR",[[40,0],[41,0]],[[40,8],[40,17]],["source.systemverilog"],["macro"]],["ISA_F7_AND",[[41,0],[42,0]],[[41,8],[41,18]],["source.systemverilog"],["macro"]],["ISA_F7_MUL",[[43,0],[45,0]],[[43,8],[43,18]],["source.systemverilog"],["macro"]],["ISA_IM_SLLI",[[46,0],[47,0]],[[46,8],[46,19]],["source.systemverilog"],["macro"]],["ISA_IM_SRLI",[[47,0],[48,0]],[[47,8],[47,19]],["source.systemverilog"],["macro"]],["ISA_IM_SRAI",[[48,0],[50,0]],[[48,8],[48,19]],["source.systemverilog"],["macro"]],["ISA_F3_ADD",[[51,0],[52,0]],[[51,8],[51,18]],["source.systemverilog"],["macro"]],["ISA_F3_SUB",[[52,0],[53,0]],[[52,8],[52,18]],["source.systemverilog"],["macro"]],["ISA_F3_SLL",[[53,0],[54,0]],[[53,8],[53,18]],["source.systemverilog"],["macro"]],["ISA_F3_SLT",[[54,0],[55,0]],[[54,8],[54,18]],["source.systemverilog"],["macro"]],["ISA_F3_SLTU",[[55,0],[56,0]],[[55,8],[55,19]],["source.systemverilog"],["macro"]],["ISA_F3_XOR",[[56,0],[57,0]],[[56,8],[56,18]],["source.systemverilog"],["macro"]],["ISA_F3_SRL",[[57,0],[58,0]],[[57,8],[57,18]],["source.systemverilog"],["macro"]],["ISA_F3_SRA",[[58,0],[59,0]],[[58,8],[58,18]],["source.systemverilog"],["macro"]],["ISA_F3_OR",[[59,0],[60,0]],[[59,8],[59,17]],["source.systemverilog"],["macro"]],["ISA_F3_AND",[[60,0],[61,0]],[[60,8],[60,18]],["source.systemverilog"],["macro"]],["ISA_F3_MUL",[[62,0],[63,0]],[[62,8],[62,18]],["source.systemverilog"],["macro"]],["ISA_F3_MULH",[[63,0],[64,0]],[[63,8],[63,19]],["source.systemverilog"],["macro"]],["ISA_F3_MULSU",[[64,0],[65,0]],[[64,8],[64,20]],["source.systemverilog"],["macro"]],["ISA_F3_MULU",[[65,0],[66,0]],[[65,8],[65,19]],["source.systemverilog"],["macro"]],["ISA_F3_DIV",[[66,0],[67,0]],[[66,8],[66,18]],["source.systemverilog"],["macro"]],["ISA_F3_DIVU",[[67,0],[68,0]],[[67,8],[67,19]],["source.systemverilog"],["macro"]],["ISA_F3_REM",[[68,0],[69,0]],[[68,8],[68,18]],["source.systemverilog"],["macro"]],["ISA_F3_REMU",[[69,0],[71,0]],[[69,8],[69,19]],["source.systemverilog"],["macro"]],["ISA_OP_STORE",[[75,0],[77,0]],[[75,8],[75,20]],["source.systemverilog"],["macro"]],["ISA_F3_SB",[[78,0],[79,0]],[[78,8],[78,17]],["source.systemverilog"],["macro"]],["ISA_F3_SH",[[79,0],[80,0]],[[79,8],[79,17]],["source.systemverilog"],["macro"]],["ISA_F3_SW",[[80,0],[82,0]],[[80,8],[80,17]],["source.systemverilog"],["macro"]],["ISA_OP_LOAD",[[86,0],[88,0]],[[86,8],[86,19]],["source.systemverilog"],["macro"]],["ISA_F3_LB",[[89,0],[90,0]],[[89,8],[89,17]],["source.systemverilog"],["macro"]],["ISA_F3_LH",[[90,0],[91,0]],[[90,8],[90,17]],["source.systemverilog"],["macro"]],["ISA_F3_LW",[[91,0],[92,0]],[[91,8],[91,17]],["source.systemverilog"],["macro"]],["ISA_F3_LBU",[[92,0],[93,0]],[[92,8],[92,18]],["source.systemverilog"],["macro"]],["ISA_F3_LHU",[[93,0],[95,0]],[[93,8],[93,18]],["source.systemverilog"],["macro"]],["ISA_OP_FENCE",[[99,0],[101,0]],[[99,8],[99,20]],["source.systemverilog"],["macro"]],["ISA_F3_FENCE",[[101,0],[102,0]],[[101,8],[101,20]],["source.systemverilog"],["macro"]],["ISA_F3_FENCEI",[[102,0],[104,0]],[[102,8],[102,21]],["source.systemverilog"],["macro"]],["ISA_OP_JAL",[[108,0],[109,0]],[[108,8],[108,18]],["source.systemverilog"],["macro"]],["ISA_OP_JALR",[[110,0],[112,0]],[[110,8],[110,19]],["source.systemverilog"],["macro"]],["ISA_OP_BRANCH",[[113,0],[114,0]],[[113,8],[113,21]],["source.systemverilog"],["macro"]],["ISA_F3_BEQ",[[114,0],[115,0]],[[114,8],[114,18]],["source.systemverilog"],["macro"]],["ISA_F3_BNE",[[115,0],[116,0]],[[115,8],[115,18]],["source.systemverilog"],["macro"]],["ISA_F3_BLT",[[116,0],[117,0]],[[116,8],[116,18]],["source.systemverilog"],["macro"]],["ISA_F3_BGE",[[117,0],[118,0]],[[117,8],[117,18]],["source.systemverilog"],["macro"]],["ISA_F3_BLTU",[[118,0],[119,0]],[[118,8],[118,19]],["source.systemverilog"],["macro"]],["ISA_F3_BGEU",[[119,0],[121,0]],[[119,8],[119,19]],["source.systemverilog"],["macro"]],["ISA_OP_SYSCALL",[[125,0],[127,0]],[[125,8],[125,22]],["source.systemverilog"],["macro"]],["ISA_IM_ECALL",[[128,0],[129,0]],[[128,8],[128,20]],["source.systemverilog"],["macro"]],["ISA_IM_EBREAK",[[129,0],[131,0]],[[129,8],[129,21]],["source.systemverilog"],["macro"]],["ISA_F3_ECALL",[[132,0],[133,0]],[[132,8],[132,20]],["source.systemverilog"],["macro"]],["ISA_F3_EBREAK",[[133,0],[134,0]],[[133,8],[133,21]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRW",[[134,0],[135,0]],[[134,8],[134,20]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRS",[[135,0],[136,0]],[[135,8],[135,20]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRC",[[136,0],[137,0]],[[136,8],[136,20]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRWI",[[137,0],[138,0]],[[137,8],[137,21]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRCI",[[138,0],[139,0]],[[138,8],[138,21]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRSI",[[139,0],[142,0]],[[139,8],[139,21]],["source.systemverilog"],["macro"]],["ISA_OP_LUI",[[143,0],[144,0]],[[143,8],[143,18]],["source.systemverilog"],["macro"]],["ISA_OP_AUIPC",[[144,0],[148,0]],[[144,8],[144,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/jacob/Documents/github/Pantheon/processor/control/ISA.vh",[[null,null,null,null,[["ISA_OP_ALUR",[[29,0],[30,0]],[[29,8],[29,19]],["source.systemverilog"],["macro"]],["ISA_OP_ALUI",[[30,0],[31,0]],[[30,8],[30,19]],["source.systemverilog"],["macro"]],["ISA_F7_ADD",[[32,0],[33,0]],[[32,8],[32,18]],["source.systemverilog"],["macro"]],["ISA_F7_SUB",[[33,0],[34,0]],[[33,8],[33,18]],["source.systemverilog"],["macro"]],["ISA_F7_SLL",[[34,0],[35,0]],[[34,8],[34,18]],["source.systemverilog"],["macro"]],["ISA_F7_SLT",[[35,0],[36,0]],[[35,8],[35,18]],["source.systemverilog"],["macro"]],["ISA_F7_SLTU",[[36,0],[37,0]],[[36,8],[36,19]],["source.systemverilog"],["macro"]],["ISA_F7_XOR",[[37,0],[38,0]],[[37,8],[37,18]],["source.systemverilog"],["macro"]],["ISA_F7_SRL",[[38,0],[39,0]],[[38,8],[38,18]],["source.systemverilog"],["macro"]],["ISA_F7_SRA",[[39,0],[40,0]],[[39,8],[39,18]],["source.systemverilog"],["macro"]],["ISA_F7_OR",[[40,0],[41,0]],[[40,8],[40,17]],["source.systemverilog"],["macro"]],["ISA_F7_AND",[[41,0],[42,0]],[[41,8],[41,18]],["source.systemverilog"],["macro"]],["ISA_F7_MUL",[[43,0],[45,0]],[[43,8],[43,18]],["source.systemverilog"],["macro"]],["ISA_IM_SLLI",[[46,0],[47,0]],[[46,8],[46,19]],["source.systemverilog"],["macro"]],["ISA_IM_SRLI",[[47,0],[48,0]],[[47,8],[47,19]],["source.systemverilog"],["macro"]],["ISA_IM_SRAI",[[48,0],[50,0]],[[48,8],[48,19]],["source.systemverilog"],["macro"]],["ISA_F3_ADD",[[51,0],[52,0]],[[51,8],[51,18]],["source.systemverilog"],["macro"]],["ISA_F3_SUB",[[52,0],[53,0]],[[52,8],[52,18]],["source.systemverilog"],["macro"]],["ISA_F3_SLL",[[53,0],[54,0]],[[53,8],[53,18]],["source.systemverilog"],["macro"]],["ISA_F3_SLT",[[54,0],[55,0]],[[54,8],[54,18]],["source.systemverilog"],["macro"]],["ISA_F3_SLTU",[[55,0],[56,0]],[[55,8],[55,19]],["source.systemverilog"],["macro"]],["ISA_F3_XOR",[[56,0],[57,0]],[[56,8],[56,18]],["source.systemverilog"],["macro"]],["ISA_F3_SRL",[[57,0],[58,0]],[[57,8],[57,18]],["source.systemverilog"],["macro"]],["ISA_F3_SRA",[[58,0],[59,0]],[[58,8],[58,18]],["source.systemverilog"],["macro"]],["ISA_F3_OR",[[59,0],[60,0]],[[59,8],[59,17]],["source.systemverilog"],["macro"]],["ISA_F3_AND",[[60,0],[61,0]],[[60,8],[60,18]],["source.systemverilog"],["macro"]],["ISA_F3_MUL",[[62,0],[63,0]],[[62,8],[62,18]],["source.systemverilog"],["macro"]],["ISA_F3_MULH",[[63,0],[64,0]],[[63,8],[63,19]],["source.systemverilog"],["macro"]],["ISA_F3_MULSU",[[64,0],[65,0]],[[64,8],[64,20]],["source.systemverilog"],["macro"]],["ISA_F3_MULU",[[65,0],[66,0]],[[65,8],[65,19]],["source.systemverilog"],["macro"]],["ISA_F3_DIV",[[66,0],[67,0]],[[66,8],[66,18]],["source.systemverilog"],["macro"]],["ISA_F3_DIVU",[[67,0],[68,0]],[[67,8],[67,19]],["source.systemverilog"],["macro"]],["ISA_F3_REM",[[68,0],[69,0]],[[68,8],[68,18]],["source.systemverilog"],["macro"]],["ISA_F3_REMU",[[69,0],[71,0]],[[69,8],[69,19]],["source.systemverilog"],["macro"]],["ISA_OP_STORE",[[75,0],[77,0]],[[75,8],[75,20]],["source.systemverilog"],["macro"]],["ISA_F3_SB",[[78,0],[79,0]],[[78,8],[78,17]],["source.systemverilog"],["macro"]],["ISA_F3_SH",[[79,0],[80,0]],[[79,8],[79,17]],["source.systemverilog"],["macro"]],["ISA_F3_SW",[[80,0],[82,0]],[[80,8],[80,17]],["source.systemverilog"],["macro"]],["ISA_OP_LOAD",[[86,0],[88,0]],[[86,8],[86,19]],["source.systemverilog"],["macro"]],["ISA_F3_LB",[[89,0],[90,0]],[[89,8],[89,17]],["source.systemverilog"],["macro"]],["ISA_F3_LH",[[90,0],[91,0]],[[90,8],[90,17]],["source.systemverilog"],["macro"]],["ISA_F3_LW",[[91,0],[92,0]],[[91,8],[91,17]],["source.systemverilog"],["macro"]],["ISA_F3_LBU",[[92,0],[93,0]],[[92,8],[92,18]],["source.systemverilog"],["macro"]],["ISA_F3_LHU",[[93,0],[95,0]],[[93,8],[93,18]],["source.systemverilog"],["macro"]],["ISA_OP_FENCE",[[99,0],[101,0]],[[99,8],[99,20]],["source.systemverilog"],["macro"]],["ISA_F3_FENCE",[[101,0],[102,0]],[[101,8],[101,20]],["source.systemverilog"],["macro"]],["ISA_F3_FENCEI",[[102,0],[104,0]],[[102,8],[102,21]],["source.systemverilog"],["macro"]],["ISA_OP_JAL",[[108,0],[109,0]],[[108,8],[108,18]],["source.systemverilog"],["macro"]],["ISA_OP_JALR",[[110,0],[112,0]],[[110,8],[110,19]],["source.systemverilog"],["macro"]],["ISA_OP_BRANCH",[[113,0],[114,0]],[[113,8],[113,21]],["source.systemverilog"],["macro"]],["ISA_F3_BEQ",[[114,0],[115,0]],[[114,8],[114,18]],["source.systemverilog"],["macro"]],["ISA_F3_BNE",[[115,0],[116,0]],[[115,8],[115,18]],["source.systemverilog"],["macro"]],["ISA_F3_BLT",[[116,0],[117,0]],[[116,8],[116,18]],["source.systemverilog"],["macro"]],["ISA_F3_BGE",[[117,0],[118,0]],[[117,8],[117,18]],["source.systemverilog"],["macro"]],["ISA_F3_BLTU",[[118,0],[119,0]],[[118,8],[118,19]],["source.systemverilog"],["macro"]],["ISA_F3_BGEU",[[119,0],[121,0]],[[119,8],[119,19]],["source.systemverilog"],["macro"]],["ISA_OP_SYSCALL",[[125,0],[127,0]],[[125,8],[125,22]],["source.systemverilog"],["macro"]],["ISA_IM_ECALL",[[128,0],[129,0]],[[128,8],[128,20]],["source.systemverilog"],["macro"]],["ISA_IM_EBREAK",[[129,0],[131,0]],[[129,8],[129,21]],["source.systemverilog"],["macro"]],["ISA_F3_ECALL",[[132,0],[133,0]],[[132,8],[132,20]],["source.systemverilog"],["macro"]],["ISA_F3_EBREAK",[[133,0],[134,0]],[[133,8],[133,21]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRW",[[134,0],[135,0]],[[134,8],[134,20]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRS",[[135,0],[136,0]],[[135,8],[135,20]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRC",[[136,0],[137,0]],[[136,8],[136,20]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRWI",[[137,0],[138,0]],[[137,8],[137,21]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRCI",[[138,0],[139,0]],[[138,8],[138,21]],["source.systemverilog"],["macro"]],["ISA_F3_CSRRSI",[[139,0],[142,0]],[[139,8],[139,21]],["source.systemverilog"],["macro"]],["ISA_OP_LUI",[[143,0],[144,0]],[[143,8],[143,18]],["source.systemverilog"],["macro"]],["ISA_OP_AUIPC",[[144,0],[148,0]],[[144,8],[144,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/jacob/Documents/github/Pantheon/processor/IF/decoder.sv",[[[[[["decoder",[[11,0],[21,2]],[[11,7],[11,14]],[],["module"]],[59,9]],[[["iINS",[[12,4],[12,8]],[[12,4],[12,8]],["decoder"],["port"]],["oOpCode",[[13,4],[13,11]],[[13,4],[13,11]],["decoder"],["port","iINS"]],["oRS1",[[14,4],[14,8]],[[14,4],[14,8]],["decoder"],["port","oOpCode"]],["oRS2",[[25,22],[25,28]],[[25,24],[25,28]],["decoder"],["port","oRS1"]],["oRD",[[25,28],[25,33]],[[25,30],[25,33]],["decoder"],["port","oRS2"]],["oFunc3",[[15,4],[15,10]],[[15,4],[15,10]],["decoder"],["port","oRD"]],["oFunc7",[[15,12],[15,18]],[[15,12],[15,18]],["decoder"],["port","oFunc3"]],["oImmI",[[16,4],[16,9]],[[16,4],[16,9]],["decoder"],["port","oFunc7"]],["oImmU",[[17,4],[17,9]],[[17,4],[17,9]],["decoder"],["port","oImmI"]],["oImmJ",[[18,4],[18,9]],[[18,4],[18,9]],["decoder"],["port","oImmU"]],["oImmB",[[19,4],[19,9]],[[19,4],[19,9]],["decoder"],["port","oImmJ"]],["oImmS",[[20,4],[20,9]],[[20,4],[20,9]],["decoder"],["port","oImmB"]],["iINS",[[23,6],[23,22]],[[23,18],[23,22]],["decoder"],["port","wire"]],["oOpCode",[[24,7],[24,26]],[[24,19],[24,26]],["decoder"],["port","wire"]],["oRS1",[[25,7],[25,22]],[[25,18],[25,22]],["decoder"],["port","wire"]],["oFunc3",[[26,7],[26,24]],[[26,18],[26,24]],["decoder"],["port","wire"]],["oFunc7",[[27,7],[27,24]],[[27,18],[27,24]],["decoder"],["port","wire"]],["oImmI",[[28,7],[28,24]],[[28,19],[28,24]],["decoder"],["port","wire"]],["oImmU",[[29,7],[29,24]],[[29,19],[29,24]],["decoder"],["port","wire"]],["oImmJ",[[30,7],[30,24]],[[30,19],[30,24]],["decoder"],["port","wire"]],["oImmB",[[31,7],[31,24]],[[31,19],[31,24]],["decoder"],["port","wire"]],["oImmS",[[32,7],[32,24]],[[32,19],[32,24]],["decoder"],["port","wire"]],["ImmI",[[34,0],[34,16]],[[34,12],[34,16]],["decoder"],["variable","wire"]],["ImmU",[[35,0],[35,16]],[[35,12],[35,16]],["decoder"],["variable","wire"]],["ImmJ",[[36,0],[36,16]],[[36,12],[36,16]],["decoder"],["variable","wire"]],["ImmB",[[37,0],[37,16]],[[37,12],[37,16]],["decoder"],["variable","wire"]],["ImmS",[[38,0],[38,16]],[[38,12],[38,16]],["decoder"],["variable","wire"]]]]]]],null,0]],["/home/jacob/Documents/github/Pantheon/processor/ID/RegFile.sv",[[[[[["RegFile",[[11,0],[13,2]],[[11,7],[11,14]],[],["module"]],[15,9]],[]]]],null,0]]]}