
source do.tcl
[36mDesign Init(B[m
[36mInformation: Reading Verilog into new design 'design/dp_init' in library 'dlib'. (VR-012)(B[m
Loading verilog file '/home/aparlane/fiuba_thesis/hdl/synth_pnr/synth/work/final_netlist.v'
Number of modules read: 44
Top level ports: 33
Total ports in all modules: 205
Total nets in all modules: 2401
Total instances in all modules: 2190
Elapsed = 00:00:00.02, CPU = 00:00:00.02
1

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Linking block dlib:design/dp_init.design
[36mInformation: User units loaded from library 'd_cells_hd' (LNK-040)(B[m
Design 'radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1' was successfully linked.
1

check_design -ems_database check_design.dp_pre_floorplan -checks dp_pre_floorplan
****************************************
 Report : check_design 
 Options: { dp_pre_floorplan }
 Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
 Version: P-2019.03
 Date   : Fri Apr 30 18:10:52 2021
****************************************

Running atomic-check 'dp_pre_floorplan'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 non-EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
1

Warning: this option -core_utilization is only valid when you specify the -side_ratio option. (DPI-503)
Removing existing floorplan objects
Creating core...
Begin building search trees for block dlib:design/dp_init.design
Done building search trees for block dlib:design/dp_init.design (time 0s)
Core utilization ratio = 78.69%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
[36mInformation: sourcing /home/aparlane/fiuba_thesis/hdl/synth_pnr/synth/work/constraints/top.tcl(B[m
Created scenario virtual_scenario for mode virtual_scenario and corner virtual_scenario
All analysis types are activated.
[36mInformation: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec(B[m
[36mInformation: Reading the tlu_plus file xh018_xx43_MET4_METMID_METTHK_max(B[m
[36mInformation: Reusing the early spec xh018_xx43_MET4_METMID_METTHK_max(B[m
[33mWarning: Invalid direction for port 'rst_n_async' in a -to specifier. (UIC-010)(B[m
[33mWarning: Invalid direction for port 'pause_n_async' in a -to specifier. (UIC-010)(B[m
Created scenario virtual_scenario_bc for mode virtual_scenario_bc and corner virtual_scenario_bc
All analysis types are activated.
[36mInformation: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec(B[m
[36mInformation: Reading the tlu_plus file xh018_xx43_MET4_METMID_METTHK_min(B[m
[36mInformation: Reusing the early spec xh018_xx43_MET4_METMID_METTHK_min(B[m
[33mWarning: Invalid direction for port 'rst_n_async' in a -to specifier. (UIC-010)(B[m
[33mWarning: Invalid direction for port 'pause_n_async' in a -to specifier. (UIC-010)(B[m
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup analysis.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power analysis.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.
[36mInformation: sourced /home/aparlane/fiuba_thesis/hdl/synth_pnr/synth/work/constraints/top.tcl(B[m

Saving all libraries...
Information: Saving 'dlib:design/dp_init.design' to 'dlib:design/dp_pre_shaping.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/dp_pre_shaping.design' in edit mode


[36mPre Shaping(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/dp_pre_shaping.design
Design 'radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1' was successfully linked.
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:10:53 2021
****************************************
P/G net name               P/G pin count(previous/current)
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
[36mInformation: connections of 4294 power/ground pin(s) are created or changed.(B[m

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:10:53 2021
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
[36mInformation: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)(B[m
1

****************************************
Report : check_mv_design
        -power_connectivity
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:10:53 2021
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
[36mInformation: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)(B[m
1

Saving all libraries...
Information: Saving 'dlib:design/dp_pre_shaping.design' to 'dlib:design/dp_shaping.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/dp_shaping.design' in edit mode


[36mShaping(B[m

check_design -ems_database check_design.dp_pre_block_shaping -checks dp_pre_block_shaping
****************************************
 Report : check_design 
 Options: { dp_pre_block_shaping }
 Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
 Version: P-2019.03
 Date   : Fri Apr 30 18:10:54 2021
****************************************

Running atomic-check 'dp_pre_block_shaping'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DPP-441             1          Found no block voltage area or power domain for shaping
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 1 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
[36mInformation: Non-EMS messages are saved into file 'check_design2021Apr30181054.log'.(B[m
1

Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

[36mInformation: Elapsed time for shape_block excluding pending time: 00:00:00.01. (DPUI-902)(B[m
[36mInformation: CPU time for shape_block : 00:00:00.01. (DPUI-903)(B[m
[36mInformation: Peak memory usage for shape_block : 266 MB. (DPUI-904)(B[m
Shaping done
1

Saving all libraries...
Information: Saving 'dlib:design/dp_shaping.design' to 'dlib:design/dp_placement.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/dp_placement.design' in edit mode


[36mPlacement(B[m

check_design -ems_database check_design.dp_pre_macro_placement -checks dp_pre_macro_placement
****************************************
 Report : check_design 
 Options: { dp_pre_macro_placement }
 Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
 Version: P-2019.03
 Date   : Fri Apr 30 18:10:55 2021
****************************************

Running atomic-check 'dp_pre_macro_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 non-EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
1

coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
--------------
running create_placement
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: micro0.fi.uba.ar
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
[36mInformation: All hard macros are fixed, no hard macro placement is done. (DPP-416)(B[m
[33mWarning: application option <place.fix_cells_on_soft_blockages> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)(B[m
Placing top level std cells.
Running block placement.
[33mWarning: application option <place.fix_cells_on_soft_blockages> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)(B[m
Floorplan placement done.
****************************************
Report : report_placement
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:10:56 2021
****************************************

  Wire length report (all)
  ==================
  wire length in design design/dp_placement: 56875.016 microns.
    number of nets with unassigned pins: 33
  wire length in design design/dp_placement (see through blk pins): 56875.016 microns.
  ------------------
  Total wire length: 56875.016 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design design/dp_placement:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design design/dp_placement:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design design/dp_placement: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

[36mInformation: Default error view design_dpplace.err is created in GUI error browser. (DPP-054)(B[m
[36mInformation: Elapsed time for create_placement excluding pending time: 00:00:01.08. (DPUI-902)(B[m
[36mInformation: CPU time for create_placement : 00:00:01.09. (DPUI-903)(B[m
[36mInformation: Peak memory usage for create_placement : 407 MB. (DPUI-904)(B[m
1

****************************************
Report : report_placement
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:10:56 2021
****************************************

  Wire length report (all)
  ==================
  wire length in design design/dp_placement: 56875.016 microns.
    number of nets with unassigned pins: 33
  wire length in design design/dp_placement (see through blk pins): 56875.016 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design design/dp_placement:
     0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design design/dp_placement:
     0 cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design design/dp_placement: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view design_dpplace.err is created in GUI error browser. (DPP-054)
Saving all libraries...
Information: Saving 'dlib:design/dp_placement.design' to 'dlib:design/dp_create_power.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/dp_create_power.design' in edit mode


[36mCreate Power(B[m

check_design -ems_database check_design.dp_pre_power_insertion -checks dp_pre_power_insertion
****************************************
 Report : check_design 
 Options: { dp_pre_power_insertion }
 Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
 Version: P-2019.03
 Date   : Fri Apr 30 18:10:57 2021
****************************************

Running atomic-check 'dp_pre_power_insertion'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 non-EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
1

Successfully create PG ring pattern pg_ring.
Successfully set PG strategy s_core_ring.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Begin building search trees for block dlib:design/dp_create_power.design
Done building search trees for block dlib:design/dp_create_power.design (time 0s)
Updating PG strategies.
Updating strategy s_core_ring.
Number of Standard Cells: 2147
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy s_core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create mesh pattern pg_mesh.
Successfully set PG strategy s_mesh.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Begin building search trees for block dlib:design/dp_create_power.design
Done building search trees for block dlib:design/dp_create_power.design (time 0s)
Updating PG strategies.
Updating strategy s_mesh.
Number of Standard Cells: 2147
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies s_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies s_mesh .
Check and fix DRC for 4 wires for strategy s_mesh.
Checking DRC for 4 wires:0% 20% 50% 70% 100%
Creating 4 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies s_mesh .
Working on strategy s_mesh.
Number of detected intersections: 2
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 2 stacked vias for strategy s_mesh.
Checking DRC for 2 stacked vias:0% 50% 100%
Runtime of via DRC checking for strategy s_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 8 stacked vias.
Checking DRC for 8 stacked vias:0% 10% 25% 35% 50% 60% 75% 85% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy s_mesh.
Checking 2 stacked vias:0% 50% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 4 wires.
Committing wires takes 0.00 seconds.
Committed 10 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
[33mWarning: TODO - do we need wrong direction routing and routing blockages under power rings/stripes(B[m
Successfully create standard cell rail pattern pg_std_cell_rail.
Successfully set PG strategy s_std_cell_rail.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy s_std_cell_rail.
Number of Standard Cells: 2147
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy s_std_cell_rail.
DRC checking and fixing for standard cell rail strategy s_std_cell_rail.
Checking DRC for 58 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 58 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 174 stacked vias.
Checking DRC for 174 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 174 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 172 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 58 wires.
Committing wires takes 0.00 seconds.
Committed 857 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:10:57 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2147/2147
Ground net VSS                2147/2147
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 35
Number of VDD Vias: 444
Number of VDD Terminals: 0
Number of VSS Wires: 35
Number of VSS Vias: 431
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.

[32mBegin building search trees for block dlib:design/dp_create_power.design
Done building search trees for block dlib:design/dp_create_power.design (time 0s)
Command check_pg_drc started  at Fri Apr 30 18:10:57 2021
Command check_pg_drc finished at Fri Apr 30 18:10:57 2021
CPU usage for check_pg_drc: 0.02 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.02 seconds ( 0.00 hours)
No errors found.
(B[m
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:10:57 2021
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
[36mInformation: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)(B[m
1

****************************************
Report : check_mv_design
        -power_connectivity
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:10:57 2021
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
[36mInformation: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)(B[m
1

Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 2147
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Loading P/G wires and vias...
Percentage of routing tracks used by P/G nets 
=============================================
       layer |    Shape |  Spacing |    Total
=============================================
        MET1 |   0.000% |  24.929% |  24.929% 
        MET2 |   0.144% |   0.318% |   0.461% 
        MET3 |   0.000% |   0.421% |   0.421% 
        MET4 |   0.181% |   0.318% |   0.499% 
       METTP |   4.279% |   1.948% |   6.227% 
      METTPL |   2.128% |   6.383% |   8.511% 
Number of VDD Wires: 35
Number of VDD Vias: 444
Number of VSS Wires: 35
Number of VSS Vias: 431
Loading RC extraction...
Power Supply Voltage : 1.500V
PNA: begin analyzing net VDD...
PNA: calculating cell instance power...
Total Power Consumption of Net VDD : 1000.000mW
PNA: connecting instances...
Total std cells port current : 72.683 mA
Total hard macro port current : 0.000 mA
PNA: loading power taps...
Use virtual power tap at (140.000 0.000) on layer METTP.
PNA: constructing virtual grid...
Total virtual grid current : 593.984 mA
Total current: 666.667 mA
PNA: extracting wires...
PNA: retrieving RC values...
PNA: simulating power network...
Total assigned port current : 72.683 mA
Total assigned virtual grid current : 593.984 mA
Network information of net: VDD 
Number of extracted resistors: 921 
Number of all nodes: 851 
Number of pad nodes: 1 
Number of current sink nodes: 248 
Number of internal nodes: 850 
Pad (140.000 0.000) on Layer METTP Supplies 666.667 mA Current
Maximum IR Drop for Net VDD: 130.008 mV at (50.705 233.060) on layer MET1
Power Supply Voltage : 1.500V
PNA: begin analyzing net VSS...
PNA: calculating cell instance power...
Total Power Consumption of Net VSS : 1000.000mW
PNA: connecting instances...
Total std cells port current : 72.683 mA
Total hard macro port current : 0.000 mA
PNA: loading power taps...
Use virtual power tap at (140.000 0.000) on layer METTPL.
PNA: constructing virtual grid...
Total virtual grid current : 593.984 mA
Total current: 666.667 mA
PNA: extracting wires...
PNA: retrieving RC values...
PNA: simulating power network...
Total assigned port current : 72.683 mA
Total assigned virtual grid current : 593.984 mA
Network information of net: VSS 
Number of extracted resistors: 894 
Number of all nodes: 835 
Number of pad nodes: 1 
Number of current sink nodes: 248 
Number of internal nodes: 834 
Pad (140.000 0.000) on Layer METTPL Supplies 666.667 mA Current
Maximum IR Drop for Net VSS: 126.320 mV at (148.428 130.020) on layer MET1

Saving all libraries...
Information: Saving 'dlib:design/dp_create_power.design' to 'dlib:design/dp_place_pins.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/dp_place_pins.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Warning: Clean all the undo data since the top design has changed. (PGR-599)


[36mPlace Pins(B[m

check_design -ems_database check_design.dp_pre_pin_placement -checks dp_pre_pin_placement
****************************************
 Report : check_design 
 Options: { dp_pre_pin_placement }
 Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
 Version: P-2019.03
 Date   : Fri Apr 30 18:10:58 2021
****************************************

Running atomic-check 'dp_pre_pin_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DPPA-268            3          Didn't find any enabled planning block for %s.
  DPPA-475            1          Detected dimension mismatch between the boundary and bbox, for b...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 4 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
[36mInformation: Non-EMS messages are saved into file 'check_design2021Apr30181058.log'.(B[m
1


Min routing layer: MET1
Max routing layer: METTP


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
[33mWarning: Ignore 33 top cell ports with no pins. (ZRT-027)(B[m

Block Pin Constraint                                                           Min Pin Max Pin Reserve
                                                                               Layer   Layer   Layer    Feedthroughs
----------------------------------------------------------------------------   ------  ------  ------   ------------
radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1   MET2    METTP   METTPL   Not allowed

Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 -3.920} {259.475 -3.360} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 -3.920} {259.475 -3.360} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 -3.920} {259.475 -3.360} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 258.920} {259.475 259.480} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 258.920} {259.475 259.480} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 258.920} {259.475 259.480} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 258.920} {259.475 259.480} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 258.920} {259.475 259.480} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 258.920} {259.475 259.480} on layer MET2. (ZRT-625)(B[m
[33mWarning: Master cell design has duplicated redundant library pin shapes at {0.005 258.920} {259.475 259.480} on layer MET2. (ZRT-625)(B[m
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   86  Alloctr   87  Proc 1510 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-4.48,-4.48,263.96,260.04)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   87  Alloctr   87  Proc 1510 
Net statistics:
Total number of nets to route for block pin placement     = 35
Number of interface nets to route for block pin placement = 35
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   87  Alloctr   87  Proc 1510 
Average gCell capacity  11.45    on layer (1)    MET1
Average gCell capacity  13.95    on layer (2)    MET2
Average gCell capacity  14.85    on layer (3)    MET3
Average gCell capacity  13.95    on layer (4)    MET4
Average gCell capacity  6.34     on layer (5)    METTP
Average gCell capacity  1.28     on layer (6)    METTPL
Average number of tracks per gCell 15.26         on layer (1)    MET1
Average number of tracks per gCell 15.00         on layer (2)    MET2
Average number of tracks per gCell 15.26         on layer (3)    MET3
Average number of tracks per gCell 15.00         on layer (4)    MET4
Average number of tracks per gCell 7.65  on layer (5)    METTP
Average number of tracks per gCell 1.53  on layer (6)    METTPL
Number of gCells = 5952
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   87  Alloctr   87  Proc 1510 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   87  Alloctr   87  Proc 1510 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   95  Alloctr   95  Proc 1510 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   95  Alloctr   95  Proc 1510 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1037.34
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 249.83
Initial. Layer MET3 wire length = 442.40
Initial. Layer MET4 wire length = 345.11
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 71
Initial. Via VIA12D_R count = 33
Initial. Via VIA23D_R count = 26
Initial. Via VIA34D_R count = 12
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   95  Alloctr   95  Proc 1510 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   95  Alloctr   95  Proc 1510 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    8  Alloctr    8  Proc    0 
[GR: Done] Total (MB): Used   95  Alloctr   95  Proc 1510 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Global Routing] Total (MB): Used   94  Alloctr   95  Proc 1510 
CPU Time for Global Route: 00:00:00.11u 00:00:00.00s 00:00:00.11e: 
Number of block ports: 33
Number of block pin locations assigned from router: 33
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 33
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.11u 00:00:00.00s 00:00:00.12e: 
1

Writing out physical pin constraints based on existing pins ... done
66 total number of pre-routes loaded
329 total number of vias loaded
4 total number of edges loaded
------------------------ Start Of Pin Layer Check -------------------------
------------------------- End Of Pin Layer Check --------------------------

----------------------- Start Of Missing Pin Check ------------------------
------------------------ End Of Missing Pin Check -------------------------

----------------------- Start Of Pin Spacing Check ------------------------
------------------------ End Of Pin Spacing Check -------------------------

-------------------- Start Of Technology Spacing Check --------------------
--------------------- End Of Technology Spacing Check ---------------------

------------------------- Start Of Pin Side Check -------------------------
-------------------------- End Of Pin Side Check --------------------------

----------------------- Start Of Pin Stacking Check -----------------------
------------------------ End Of Pin Stacking Check ------------------------

------------------------ Start Of Pin Short Check -------------------------
------------------------- End Of Pin Short Check --------------------------

------------------- Start Of Pin Pre-Route Short Check --------------------
-------------------- End Of Pin Pre-Route Short Check ---------------------

No violation has been found
***Summary***
---------------------------------------------------------------------------
Type of Violation        |                                            Count
-------------------------+-------------------------------------------------
Layer Violation          |                                               0
Missing Pins             |                                               0
Pin PreRoute             |                                               0
Pin Short                |                                               0
Pin Side                 |                                               0
Pin Spacing              |                                               0
Stacking Violation       |                                               0
Technology Spacing       |                                               0
-------------------------+-------------------------------------------------
Total Violations         |                                               0
---------------------------------------------------------------------------

Saving all libraries...
Information: Saving 'dlib:design/dp_place_pins.design' to 'dlib:design/dp_estimate_timing.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/dp_estimate_timing.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mEstimate Timing(B[m

check_design -ems_database check_design.dp_pre_timing_estimation -checks dp_pre_timing_estimation
****************************************
 Report : check_design 
 Options: { dp_pre_timing_estimation }
 Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
 Version: P-2019.03
 Date   : Fri Apr 30 18:10:59 2021
****************************************

Running atomic-check 'dp_pre_timing_estimation'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 non-EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------
1

Created estimated_corner
[36mInformation: Corner estimated_corner: no PVT mismatches. (PVT-032)(B[m
[36mInformation: Corner virtual_scenario_bc: no PVT mismatches. (PVT-032)(B[m
[36mInformation: Corner virtual_scenario: no PVT mismatches. (PVT-032)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/dp_estimate_timing.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.315129 ohm/um, via_r = 4.837485 ohm/cut, c = 0.141465 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.142352 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2172, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 89, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1000 1000) (2593800 2554600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Begin building search trees for block dlib:design/dp_estimate_timing.design
Done building search trees for block dlib:design/dp_estimate_timing.design (time 0s)
[36mInformation: Current block utilization is '0.78690', effective utilization is '0.78686'. (OPT-055)(B[m
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.262: virtual_scenario: 0
ABF: Core Area = 12 X 12 ()
APS-VIPO:Using MET3 layer for chain buffer model creation
[31mError: Library cells with inverter/buffer types are useless due to zero input capacitance. For example, Library cell d_cells_hd/LSOGCNHDX0 has zero input capacitance. (APS-204)(B[m
[31mError: Library cells with inverter/buffer types are useless due to zero input capacitance. For example, Library cell d_cells_hd/LSOGCPHDX0 has zero input capacitance. (APS-204)(B[m
APS-VIPO:Levelization of the netlist is started 
APS-VIPO:Levelization of netlist is finished 
estimate timing (5%) done
estimate timing (10%) done
estimate timing (15%) done
estimate timing (20%) done
estimate timing (25%) done
estimate timing (30%) done
estimate timing (35%) done
estimate timing (40%) done
estimate timing (45%) done
estimate timing (50%) done
estimate timing (55%) done
estimate timing (60%) done
estimate timing (65%) done
estimate timing (70%) done
estimate timing (75%) done
estimate timing (80%) done
estimate timing (85%) done
estimate timing (90%) done
estimate timing (95%) done
estimate timing (100%) done
No estimate_timing rule detected on nets.
Virtually optimized 464 out of 2180 cells
Virtually buffered 464 cell outputs
Back-annotation statistics for mode 'virtual_scenario'
  1865 back-annotations generated.
  495 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
[36mInformation: Elapsed time for estimate_timing excluding pending time: 00:00:07.38. (DPUI-902)(B[m
[36mInformation: CPU time for estimate_timing : 00:00:07.37. (DPUI-903)(B[m
[36mInformation: Peak memory usage for estimate_timing : 564 MB. (DPUI-904)(B[m
1

****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:11:06 2021
****************************************

  Startpoint: adc_conversion_complete (input port clocked by clk)
  Endpoint: clk_r_REG143_S17 (rising edge-triggered flip-flop clocked by clk)
  Mode: virtual_scenario
  Corner: estimated_corner
  Scenario: virtual_scenario::estimated_corner
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path       Delta Incr     Analysis
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  input external delay                            36.87     36.87

  adc_conversion_complete (in)                     0.09     36.96 f      0.00
  U2338/Q (ON21HDLLX1)                             0.44     37.41 r      0.03
  U2339/Q (NA3HDLLX1)                              0.46     37.87 f      0.01
  U2340/Q (AN31HDLLX1)                             0.51     38.38 r     -0.00
  U2341/Q (ON31HDLLX1)                             0.37 e   38.75 f     -0.22        Size: ON31HDX1
  U2349/Q (NA4HDLLX1)                              0.46     39.21 r     -0.12
  U2350/Q (ON21HDLLX1)                             0.27     39.48 f      0.00
  clk_r_REG143_S17/D (DFRRQHDLLX0)                 0.00     39.48 f      0.00
  data arrival time                                         39.48       -0.31        Delta arrival

  clock clk (rise edge)                           73.75     73.75
  clock network delay (ideal)                      0.00     73.75
  clk_r_REG143_S17/C (DFRRQHDLLX0)                 0.00     73.75 r      0.00
  clock uncertainty                              -14.75     59.00
  library setup time                              -0.80     58.20
  data required time                                        58.20
  ----------------------------------------------------------------------------------------------------
  data required time                                        58.20
  data arrival time                                        -39.48
  ----------------------------------------------------------------------------------------------------
[32m  slack (MET)                                               18.72(B[m


1

****************************************
Report : qor
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:11:06 2021
****************************************


Scenario           'virtual_scenario::estimated_corner'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:             39.48
Critical Path Slack:              18.72
Critical Path Clk Period:         73.75
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             43
Hierarchical Port Count:            258
Leaf Cell Count:                   2147
Buf/Inv Cell Count:                 473
Buf Cell Count:                      17
Inv Cell Count:                     456
CT Buf/Inv Cell Count:                0
Combinational Cell Count:          1512
Sequential Cell Count:              635
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            18301.70
Noncombinational Area:         33796.04
Buf/Inv Area:                   3602.64
Total Buffer Area:               170.60
Total Inverter Area:            3432.04
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                          52097.74
Cell Area (netlist and physical only):        52097.74
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:              2212
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1

****************************************
Report : qor
        -summary
Design : radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1
Version: P-2019.03
Date   : Fri Apr 30 18:11:06 2021
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
virtual_scenario::estimated_corner
                   (Setup)            18.72           0.00              0
virtual_scenario   (Setup)            17.73           0.00              0
Design             (Setup)            17.73           0.00              0

virtual_scenario_bc
                   (Hold)             -0.29         -29.57            260
Design             (Hold)             -0.29         -29.57            260
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          52097.74
Cell Area (netlist and physical only):        52097.74
Nets with DRC Violations:        0
1

Information: The net parasitics of block radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1 are cleared. (TIM-123)
Saving all libraries...
Information: Saving 'dlib:design/dp_estimate_timing.design' to 'dlib:design/dp_write_data.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/dp_write_data.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mWrite Data(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/dp_write_data.design
Design 'radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1' was successfully linked.
Warning: Block 'design' has no frame view with empty label, will ignore it. (LEFW-005)
Warning: Use defaultWidth 0.23 as the WRONGDIRECTION width for layer 'MET1'. (LEFW-007)
Warning: Use defaultWidth 0.28 as the WRONGDIRECTION width for layer 'MET2'. (LEFW-007)
Warning: Use defaultWidth 0.28 as the WRONGDIRECTION width for layer 'MET3'. (LEFW-007)
Warning: Use defaultWidth 0.28 as the WRONGDIRECTION width for layer 'MET4'. (LEFW-007)
Warning: Use defaultWidth 0.44 as the WRONGDIRECTION width for layer 'METTP'. (LEFW-007)
Warning: Use defaultWidth 3 as the WRONGDIRECTION width for layer 'METTPL'. (LEFW-007)
Writing floorplan for design.design
Information: Saving 'dlib:design/dp_write_data.design' to 'dlib:design/dp_out.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/dp_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Saving all libraries...
Closing library 'dlib'
[36m
Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
APS-204           Error             0              2            0
CMD-005           Error             0              3            0
DES-028     Information             0              8            0
DPI-503         Warning             0              1            0
DPP-054     Information             0              2            0
DPP-416     Information             0              1            0
DPP-441         Warning             0              1            0
DPPA-268        Warning             0              3            0
DPPA-475        Warning             0              1            0
DPUI-902    Information             0              3            0
DPUI-903    Information             0              3            0
DPUI-904    Information             0              3            0
LEFW-005        Warning             0              1            0
LEFW-007        Warning             0              6            0
LNK-040     Information             0              1            0
MV-082      Information             0              4            0
NDMUI-441       Warning             0              2            0
NEX-011     Information             0              1            0
NEX-017     Information             0              2            0
NEX-022     Information             0              1            0
OPT-055     Information             0              1            0
PGR-599         Warning             0              1            0
PVT-032     Information             0              5            0
TIM-111     Information             0              1            0
TIM-112     Information             0              1            0
TIM-123     Information             0              1            0
TIM-125     Information             0              1            0
UIC-010         Warning             0              4            0
VR-012      Information             0              1            0
ZRT-026         Warning             0              2            0
ZRT-027         Warning             0              1            0
ZRT-444     Information             0              1            0
ZRT-625         Warning             0             10            1

Diagnostics summary: 5 errors, 33 warnings, 41 informationals
(B[m
[32mScript finished successfully(B[m
Maximum memory usage for this session: 564.02 MB
CPU usage for this session:     21 seconds (  0.01 hours)
Elapsed time for this session:     22 seconds (  0.01 hours)
Thank you for using IC Compiler II.

