[12/03 23:01:58      0s] 
[12/03 23:01:58      0s] Cadence Innovus(TM) Implementation System.
[12/03 23:01:58      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/03 23:01:58      0s] 
[12/03 23:01:58      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/03 23:01:58      0s] Options:	
[12/03 23:01:58      0s] Date:		Sat Dec  3 23:01:58 2022
[12/03 23:01:58      0s] Host:		lab1-20.eng.utah.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/03 23:01:58      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/03 23:01:58      0s] 
[12/03 23:01:58      0s] License:
[12/03 23:01:58      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/03 23:01:58      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/03 23:02:09      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/03 23:02:09      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/03 23:02:09      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/03 23:02:09      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/03 23:02:09      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/03 23:02:09      8s] @(#)CDS: CPE v20.15-s071
[12/03 23:02:09      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/03 23:02:09      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/03 23:02:09      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/03 23:02:09      8s] @(#)CDS: RCDB 11.15.0
[12/03 23:02:09      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/03 23:02:09      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3791317_lab1-20.eng.utah.edu_u1367608_k8iqH8.

[12/03 23:02:09      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/03 23:02:10      9s] 
[12/03 23:02:10      9s] **INFO:  MMMC transition support version v31-84 
[12/03 23:02:10      9s] 
[12/03 23:02:10      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/03 23:02:10      9s] <CMD> suppressMessage ENCEXT-2799
[12/03 23:02:11      9s] <CMD> win
[12/03 23:02:24     10s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/03 23:02:24     10s] <CMD> set init_mmmc_file /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/03 23:02:43     12s] <CMD> set init_gnd_net VSS
[12/03 23:02:43     12s] <CMD> set init_verilog tsmc_template/design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v
[12/03 23:02:43     12s] <CMD> set init_pwr_net VDD
[12/03 23:02:43     12s] <CMD> init_design
[12/03 23:02:43     12s] #% Begin Load MMMC data ... (date=12/03 23:02:43, mem=813.2M)
[12/03 23:02:43     12s] #% End Load MMMC data ... (date=12/03 23:02:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=813.8M, current mem=813.8M)
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/03 23:02:43     12s] Set DBUPerIGU to M2 pitch 1120.
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/03 23:02:43     12s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/03 23:02:43     12s] The LEF parser will ignore this statement.
[12/03 23:02:43     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/03 23:02:43     12s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/03 23:02:43     12s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/03 23:02:43     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/03 23:02:43     12s] Type 'man IMPLF-58' for more detail.
[12/03 23:02:43     12s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/03 23:02:43     12s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/03 23:02:43     12s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/03 23:02:43     12s] Type 'man IMPLF-61' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-201' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/03 23:02:43     12s] To increase the message display limit, refer to the product command reference manual.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/03 23:02:43     12s] Type 'man IMPLF-200' for more detail.
[12/03 23:02:43     12s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/03 23:02:43     12s] To increase the message display limit, refer to the product command reference manual.
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] viaInitial starts at Sat Dec  3 23:02:43 2022
viaInitial ends at Sat Dec  3 23:02:43 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/03 23:02:43     12s] Loading view definition file from /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/03 23:02:43     12s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/03 23:02:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/03 23:02:43     12s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/03 23:02:43     12s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/03 23:02:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/03 23:02:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/03 23:02:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/03 23:02:43     12s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/03 23:02:43     12s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
[12/03 23:02:43     12s] Read 1 cells in library 'USERLIB' 
[12/03 23:02:43     12s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/03 23:02:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/03 23:02:43     12s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/03 23:02:43     12s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/03 23:02:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/03 23:02:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/03 23:02:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/03 23:02:43     12s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/03 23:02:43     12s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
[12/03 23:02:43     12s] Read 1 cells in library 'USERLIB' 
[12/03 23:02:43     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=859.5M, current mem=828.3M)
[12/03 23:02:43     12s] *** End library_loading (cpu=0.00min, real=0.00min, mem=18.5M, fe_cpu=0.21min, fe_real=0.75min, fe_mem=788.3M) ***
[12/03 23:02:43     12s] #% Begin Load netlist data ... (date=12/03 23:02:43, mem=827.3M)
[12/03 23:02:43     12s] *** Begin netlist parsing (mem=788.3M) ***
[12/03 23:02:43     12s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/03 23:02:43     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/03 23:02:43     12s] Type 'man IMPVL-159' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/03 23:02:43     12s] Type 'man IMPVL-159' for more detail.
[12/03 23:02:43     12s] Created 28 new cells from 6 timing libraries.
[12/03 23:02:43     12s] Reading netlist ...
[12/03 23:02:43     12s] Backslashed names will retain backslash and a trailing blank character.
[12/03 23:02:43     12s] Keeping previous port order for module pad_in.
[12/03 23:02:43     12s] Keeping previous port order for module pad_out.
[12/03 23:02:43     12s] Keeping previous port order for module pad_bidirhe.
[12/03 23:02:43     12s] Keeping previous port order for module pad_vdd.
[12/03 23:02:43     12s] Keeping previous port order for module pad_gnd.
[12/03 23:02:43     12s] Keeping previous port order for module pad_ana.
[12/03 23:02:43     12s] Reading verilog netlist 'tsmc_template/design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v'
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] *** Memory Usage v#1 (Current mem = 790.344M, initial mem = 290.164M) ***
[12/03 23:02:43     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=790.3M) ***
[12/03 23:02:43     12s] #% End Load netlist data ... (date=12/03 23:02:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=833.9M, current mem=833.9M)
[12/03 23:02:43     12s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/03 23:02:43     12s] Warning: The top level cell is ambiguous.
[12/03 23:02:43     12s] Setting top level cell to be sixteenbitcpu_top_pads.
[12/03 23:02:43     12s] Hooked 56 DB cells to tlib cells.
[12/03 23:02:43     12s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=837.5M, current mem=837.5M)
[12/03 23:02:43     12s] Starting recursive module instantiation check.
[12/03 23:02:43     12s] No recursion found.
[12/03 23:02:43     12s] Building hierarchical netlist for Cell sixteenbitcpu_top_pads ...
[12/03 23:02:43     12s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/03 23:02:43     12s] Type 'man IMPECO-560' for more detail.
[12/03 23:02:43     12s] *** Netlist is NOT unique.
[12/03 23:02:43     12s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/03 23:02:43     12s] ** info: there are 100 modules.
[12/03 23:02:43     12s] ** info: there are 4466 stdCell insts.
[12/03 23:02:43     12s] ** info: there are 58 Pad insts.
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] *** Memory Usage v#1 (Current mem = 843.258M, initial mem = 290.164M) ***
[12/03 23:02:43     12s] Initializing I/O assignment ...
[12/03 23:02:43     12s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/03 23:02:43     12s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/03 23:02:43     12s] Type 'man IMPFP-3961' for more detail.
[12/03 23:02:43     12s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/03 23:02:43     12s] Type 'man IMPFP-3961' for more detail.
[12/03 23:02:43     12s] Start create_tracks
[12/03 23:02:43     12s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/03 23:02:43     12s] Set Default Net Delay as 1000 ps.
[12/03 23:02:43     12s] Set Default Net Load as 0.5 pF. 
[12/03 23:02:43     12s] Set Default Input Pin Transition as 0.1 ps.
[12/03 23:02:43     12s] Pre-connect netlist-defined P/G connections...
[12/03 23:02:43     12s]   Updated 0 instances.
[12/03 23:02:43     12s] Extraction setup Started 
[12/03 23:02:43     12s] 
[12/03 23:02:43     12s] Trim Metal Layers:
[12/03 23:02:43     12s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/03 23:02:43     12s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/03 23:02:43     12s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/03 23:02:43     12s] Importing multi-corner RC tables ... 
[12/03 23:02:43     12s] Summary of Active RC-Corners : 
[12/03 23:02:43     12s]  
[12/03 23:02:43     12s]  Analysis View: wc
[12/03 23:02:43     12s]     RC-Corner Name        : wc
[12/03 23:02:43     12s]     RC-Corner Index       : 0
[12/03 23:02:43     12s]     RC-Corner Temperature : 25 Celsius
[12/03 23:02:43     12s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/03 23:02:43     12s]     RC-Corner PreRoute Res Factor         : 1
[12/03 23:02:43     12s]     RC-Corner PreRoute Cap Factor         : 1
[12/03 23:02:43     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/03 23:02:43     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/03 23:02:43     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/03 23:02:43     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/03 23:02:43     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/03 23:02:43     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/03 23:02:43     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/03 23:02:43     12s]  
[12/03 23:02:43     12s]  Analysis View: bc
[12/03 23:02:43     12s]     RC-Corner Name        : bc
[12/03 23:02:43     12s]     RC-Corner Index       : 1
[12/03 23:02:43     12s]     RC-Corner Temperature : 25 Celsius
[12/03 23:02:43     12s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/03 23:02:43     12s]     RC-Corner PreRoute Res Factor         : 1
[12/03 23:02:43     12s]     RC-Corner PreRoute Cap Factor         : 1
[12/03 23:02:43     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/03 23:02:43     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/03 23:02:43     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/03 23:02:43     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/03 23:02:43     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/03 23:02:43     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/03 23:02:44     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] Trim Metal Layers:
[12/03 23:02:44     12s] LayerId::1 widthSet size::4
[12/03 23:02:44     12s] LayerId::2 widthSet size::4
[12/03 23:02:44     12s] LayerId::3 widthSet size::4
[12/03 23:02:44     12s] LayerId::4 widthSet size::4
[12/03 23:02:44     12s] LayerId::5 widthSet size::4
[12/03 23:02:44     12s] LayerId::6 widthSet size::3
[12/03 23:02:44     12s] Updating RC grid for preRoute extraction ...
[12/03 23:02:44     12s] eee: pegSigSF::1.070000
[12/03 23:02:44     12s] Initializing multi-corner capacitance tables ... 
[12/03 23:02:44     12s] Initializing multi-corner resistance tables ...
[12/03 23:02:44     12s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 23:02:44     12s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 23:02:44     12s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 23:02:44     12s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 23:02:44     12s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 23:02:44     12s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/03 23:02:44     12s] {RT wc 0 6 6 {5 0} 1}
[12/03 23:02:44     12s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/03 23:02:44     12s] *Info: initialize multi-corner CTS.
[12/03 23:02:44     12s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.1M, current mem=873.8M)
[12/03 23:02:44     12s] Reading timing constraints file '/home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc' ...
[12/03 23:02:44     12s] Current (total cpu=0:00:12.9, real=0:00:46.0, peak res=1095.9M, current mem=1095.9M)
[12/03 23:02:44     12s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 8).
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).

INFO (CTE): Reading of timing constraints file /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc completed, with 2 Warnings and 2 Errors.
[12/03 23:02:44     12s] WARNING (CTE-25): Line: 9 of File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc : Skipped unsupported command: set_max_area
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1096.8M, current mem=1095.8M)
[12/03 23:02:44     12s] Current (total cpu=0:00:12.9, real=0:00:46.0, peak res=1096.8M, current mem=1095.8M)
[12/03 23:02:44     12s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/03 23:02:44     12s] Summary for sequential cells identification: 
[12/03 23:02:44     12s]   Identified SBFF number: 4
[12/03 23:02:44     12s]   Identified MBFF number: 0
[12/03 23:02:44     12s]   Identified SB Latch number: 0
[12/03 23:02:44     12s]   Identified MB Latch number: 0
[12/03 23:02:44     12s]   Not identified SBFF number: 0
[12/03 23:02:44     12s]   Not identified MBFF number: 0
[12/03 23:02:44     12s]   Not identified SB Latch number: 0
[12/03 23:02:44     12s]   Not identified MB Latch number: 0
[12/03 23:02:44     12s]   Number of sequential cells which are not FFs: 0
[12/03 23:02:44     12s] Total number of combinational cells: 17
[12/03 23:02:44     12s] Total number of sequential cells: 4
[12/03 23:02:44     12s] Total number of tristate cells: 0
[12/03 23:02:44     12s] Total number of level shifter cells: 0
[12/03 23:02:44     12s] Total number of power gating cells: 0
[12/03 23:02:44     12s] Total number of isolation cells: 0
[12/03 23:02:44     12s] Total number of power switch cells: 0
[12/03 23:02:44     12s] Total number of pulse generator cells: 0
[12/03 23:02:44     12s] Total number of always on buffers: 0
[12/03 23:02:44     12s] Total number of retention cells: 0
[12/03 23:02:44     12s] List of usable buffers: BUFX1
[12/03 23:02:44     12s] Total number of usable buffers: 1
[12/03 23:02:44     12s] List of unusable buffers:
[12/03 23:02:44     12s] Total number of unusable buffers: 0
[12/03 23:02:44     12s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/03 23:02:44     12s] Total number of usable inverters: 6
[12/03 23:02:44     12s] List of unusable inverters:
[12/03 23:02:44     12s] Total number of unusable inverters: 0
[12/03 23:02:44     12s] List of identified usable delay cells:
[12/03 23:02:44     12s] Total number of identified usable delay cells: 0
[12/03 23:02:44     12s] List of identified unusable delay cells:
[12/03 23:02:44     12s] Total number of identified unusable delay cells: 0
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/03 23:02:44     12s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] TimeStamp Deleting Cell Server Begin ...
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] TimeStamp Deleting Cell Server End ...
[12/03 23:02:44     12s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.4M, current mem=1125.4M)
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 23:02:44     12s] Summary for sequential cells identification: 
[12/03 23:02:44     12s]   Identified SBFF number: 4
[12/03 23:02:44     12s]   Identified MBFF number: 0
[12/03 23:02:44     12s]   Identified SB Latch number: 0
[12/03 23:02:44     12s]   Identified MB Latch number: 0
[12/03 23:02:44     12s]   Not identified SBFF number: 0
[12/03 23:02:44     12s]   Not identified MBFF number: 0
[12/03 23:02:44     12s]   Not identified SB Latch number: 0
[12/03 23:02:44     12s]   Not identified MB Latch number: 0
[12/03 23:02:44     12s]   Number of sequential cells which are not FFs: 0
[12/03 23:02:44     12s]  Visiting view : wc
[12/03 23:02:44     12s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/03 23:02:44     12s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/03 23:02:44     12s]  Visiting view : bc
[12/03 23:02:44     12s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/03 23:02:44     12s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/03 23:02:44     12s] TLC MultiMap info (StdDelay):
[12/03 23:02:44     12s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 23:02:44     12s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 23:02:44     12s]   : bc + bc + 1 + bc := 22.2ps
[12/03 23:02:44     12s]   : wc + wc + 1 + wc := 40.9ps
[12/03 23:02:44     12s]  Setting StdDelay to: 40.9ps
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 23:02:44     12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/03 23:02:44     12s] Type 'man IMPSYC-2' for more detail.
[12/03 23:02:44     12s] 
[12/03 23:02:44     12s] *** Summary of all messages that are not suppressed in this session:
[12/03 23:02:44     12s] Severity  ID               Count  Summary                                  
[12/03 23:02:44     12s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/03 23:02:44     12s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/03 23:02:44     12s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/03 23:02:44     12s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/03 23:02:44     12s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/03 23:02:44     12s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/03 23:02:44     12s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/03 23:02:44     12s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/03 23:02:44     12s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[12/03 23:02:44     12s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[12/03 23:02:44     12s] ERROR     TCLCMD-1109          1  Could not find source for %s command     
[12/03 23:02:44     12s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/03 23:02:44     12s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/03 23:02:44     12s] *** Message Summary: 92 warning(s), 2 error(s)
[12/03 23:02:44     12s] 
[12/03 23:03:08     14s] <CMD> zoomBox -651.63650 -225.05200 2203.15650 2125.58350
[12/03 23:03:10     14s] <CMD> setDrawView fplan
[12/03 23:03:55     16s] <CMD> selectObject Module cpu
[12/03 23:04:05     17s] <CMD> deselectAll
[12/03 23:04:05     17s] <CMD> selectObject Module cpu
[12/03 23:04:05     17s] <CMD> deselectAll
[12/03 23:04:05     17s] <CMD> selectObject Module cpu
[12/03 23:04:06     17s] <CMD> deselectAll
[12/03 23:04:06     17s] <CMD> selectInst pad_memout0/pad_out0
[12/03 23:04:07     17s] <CMD> deselectAll
[12/03 23:04:07     17s] <CMD> selectInst pad_addr_out12/pad_out0
[12/03 23:04:07     17s] <CMD> deselectAll
[12/03 23:04:07     17s] <CMD> selectInst pad_addr_out10/pad_out0
[12/03 23:04:08     17s] <CMD> deselectAll
[12/03 23:04:08     17s] <CMD> selectInst pad_memout0/pad_out0
[12/03 23:04:11     17s] <CMD> zoomBox 107.07650 3.53450 4066.28950 1447.11850
[12/03 23:04:13     18s] <CMD> panPage -1 0
[12/03 23:04:14     18s] <CMD> panPage -1 0
[12/03 23:04:14     18s] <CMD> panPage 0 -1
[12/03 23:04:15     18s] <CMD> deselectAll
[12/03 23:04:15     18s] <CMD> selectObject Module cpu
[12/03 23:04:16     18s] <CMD> panPage 1 0
[12/03 23:04:16     18s] <CMD> panPage 0 1
[12/03 23:04:17     18s] <CMD> panPage 0 1
[12/03 23:04:21     18s] <CMD> panPage -1 0
[12/03 23:04:21     18s] <CMD> panPage 0 -1
[12/03 23:04:22     18s] <CMD> panPage 1 0
[12/03 23:04:22     18s] <CMD> panPage -1 0
[12/03 23:04:23     18s] <CMD> panPage 0 -1
[12/03 23:04:23     18s] <CMD> panPage 1 0
[12/03 23:04:24     18s] <CMD> panPage 0 1
[12/03 23:04:25     18s] <CMD> deselectAll
[12/03 23:04:25     18s] <CMD> selectInst pad_addr_out1/pad_out0
[12/03 23:04:26     18s] <CMD> deselectAll
[12/03 23:04:26     18s] <CMD> selectInst pad_addr_out2/pad_out0
[12/03 23:04:27     18s] <CMD> deselectAll
[12/03 23:04:27     18s] <CMD> selectObject Module cpu
[12/03 23:04:28     18s] <CMD> deselectAll
[12/03 23:04:28     18s] <CMD> selectInst pad_addr_out1/pad_out0
[12/03 23:04:29     18s] <CMD> panPage 0 -1
[12/03 23:04:29     19s] <CMD> deselectAll
[12/03 23:04:29     19s] <CMD> selectInst pad_addr_out12/pad_out0
[12/03 23:04:30     19s] <CMD> deselectAll
[12/03 23:04:30     19s] <CMD> selectInst pad_addr_out14/pad_out0
[12/03 23:04:30     19s] <CMD> deselectAll
[12/03 23:04:30     19s] <CMD> selectInst pad_memout3/pad_out0
[12/03 23:04:30     19s] <CMD> deselectAll
[12/03 23:04:30     19s] <CMD> selectInst pad_memout5/pad_out0
[12/03 23:04:31     19s] <CMD> deselectAll
[12/03 23:04:31     19s] <CMD> selectInst pad_memout5/pad_out0
[12/03 23:04:31     19s] <CMD> panPage 0 1
[12/03 23:04:31     19s] <CMD> zoomBox -783.45650 101.64400 2581.87500 1328.69050
[12/03 23:04:32     19s] <CMD> panPage 0 1
[12/03 23:04:32     19s] <CMD> zoomBox -316.97350 624.03450 2114.47900 1510.57600
[12/03 23:04:32     19s] <CMD> zoomBox -134.79350 684.28600 1931.94200 1437.84650
[12/03 23:04:33     19s] <CMD> zoomBox -1069.92050 371.64750 2889.29550 1815.23250
[12/03 23:04:33     19s] <CMD> zoomBox -1758.00050 120.55300 3721.88400 2118.59500
[12/03 23:04:33     19s] <CMD> zoomBox -2157.86100 -39.20200 4289.06200 2311.43550
[12/03 23:04:34     19s] <CMD> zoomBox -2659.42450 -217.14050 4925.19100 2548.31550
[12/03 23:04:35     19s] <CMD> zoomBox -1451.89200 -84.44050 2507.32650 1359.14550
[12/03 23:04:35     19s] <CMD> zoomBox -1011.55950 -28.59350 1848.97600 1014.39750
[12/03 23:04:36     19s] <CMD> deselectAll
[12/03 23:04:36     19s] <CMD> selectInst corner3
[12/03 23:05:07     20s] <CMD> deselectAll
[12/03 23:07:35     30s] <CMD> zoomBox -386.82400 66.35750 1369.90400 706.88500
[12/03 23:07:35     30s] <CMD> zoomBox -768.70900 8.31650 1662.74850 894.85950
[12/03 23:07:35     30s] <CMD> zoomBox -1011.56100 -28.59400 1848.97700 1014.39800
[12/03 23:07:36     30s] <CMD> zoomBox -1633.39750 -123.10450 2325.82550 1320.48300
[12/03 23:07:37     30s] <CMD> zoomBox -2540.15100 -372.83350 2939.74250 1625.21150
[12/03 23:07:40     30s] <CMD> panPage 0 1
[12/03 23:07:41     30s] <CMD> panPage 0 -1
[12/03 23:07:42     30s] <CMD> panPage 0 1
[12/03 23:07:53     31s] <CMD> panPage 0 -1
[12/03 23:07:55     31s] <CMD> panPage 0 1
[12/03 23:07:56     31s] <CMD> zoomBox -1596.91900 558.06500 2362.30500 2001.65300
[12/03 23:07:58     31s] <CMD> panPage 0 -1
[12/03 23:08:00     31s] <CMD> panPage 0 1
[12/03 23:08:02     31s] <CMD> selectInst pad_addr_out8/pad_out0
[12/03 23:08:03     31s] <CMD> panPage -1 0
[12/03 23:08:03     31s] <CMD> panPage 0 -1
[12/03 23:08:04     32s] <CMD> panPage 1 0
[12/03 23:08:07     32s] <CMD> panPage 1 0
[12/03 23:08:07     32s] <CMD> panPage 0 1
[12/03 23:08:09     32s] <CMD> deselectAll
[12/03 23:08:09     32s] <CMD> selectInst pad_gnd0
[12/03 23:08:09     32s] <CMD> panPage -1 0
[12/03 23:08:11     32s] <CMD> deselectAll
[12/03 23:08:11     32s] <CMD> selectInst pad_addr_out8/pad_out0
[12/03 23:08:11     32s] <CMD> deselectAll
[12/03 23:08:11     32s] <CMD> selectInst pad_addr_out8/pad_out0
[12/03 23:08:17     32s] <CMD> deselectAll
[12/03 23:08:17     32s] <CMD> selectInst pad_addr_out7/pad_out0
[12/03 23:08:55     34s] <CMD> deselectAll
[12/03 23:08:55     34s] <CMD> selectInst pad_vdd0
[12/03 23:08:56     34s] <CMD> deselectAll
[12/03 23:08:56     34s] <CMD> selectInst pad_mem7
[12/03 23:08:57     34s] <CMD> deselectAll
[12/03 23:08:57     34s] <CMD> selectInst pad_mem7
[12/03 23:09:08     35s] <CMD> deselectAll
[12/03 23:09:08     35s] <CMD> selectInst pad_addr_out7/pad_out0
[12/03 23:09:17     36s] <CMD> deselectAll
[12/03 23:09:17     36s] <CMD> selectInst pad_addr_out2/pad_out0
[12/03 23:10:38     39s] <CMD> zoomBox -1976.65500 499.32850 2681.25550 2197.66750
[12/03 23:10:39     39s] <CMD> zoomBox -2423.40400 430.22700 3056.49150 2428.27300
[12/03 23:10:39     39s] <CMD> zoomBox -2948.04500 350.82200 3498.89150 2701.46450
[12/03 23:10:39     39s] <CMD> zoomBox -2393.15450 485.05450 3086.74150 2483.10050
[12/03 23:10:40     39s] <CMD> zoomBox -2948.04500 351.76750 3498.89150 2702.41000
[12/03 23:10:40     39s] <CMD> zoomBox -2393.15450 485.05450 3086.74150 2483.10050
[12/03 23:10:41     39s] <CMD> zoomBox -1367.48200 695.45150 2591.74300 2139.04000
[12/03 23:10:43     40s] <CMD> zoomBox -2807.88400 369.91150 2672.01300 2367.95800
[12/03 23:10:45     40s] <CMD> zoomBox -2216.50500 506.50700 2441.40750 2204.84650
[12/03 23:10:45     40s] <CMD> fit
[12/03 23:10:49     40s] <CMD> deselectAll
[12/03 23:10:49     40s] <CMD> selectInst pad_addr_out11/pad_out0
[12/03 23:10:55     40s] <CMD> deselectAll
[12/03 23:10:55     40s] <CMD> selectInst pad_mem3
[12/03 23:11:31     42s] <CMD> deselectAll
[12/03 23:11:31     42s] <CMD> selectInst pad_addr_out12/pad_out0
[12/03 23:11:42     43s] <CMD> deselectAll
[12/03 23:14:16     50s] <CMD> getIoFlowFlag
[12/03 23:15:15     53s] <CMD> setIoFlowFlag 0
[12/03 23:15:15     53s] <CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
[12/03 23:15:15     53s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
[12/03 23:15:15     53s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/03 23:15:15     53s] Type 'man IMPFP-3961' for more detail.
[12/03 23:15:15     53s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/03 23:15:15     53s] Type 'man IMPFP-3961' for more detail.
[12/03 23:15:15     53s] Start create_tracks
[12/03 23:15:15     53s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/03 23:15:15     53s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/03 23:15:15     53s] <CMD> uiSetTool select
[12/03 23:15:15     53s] <CMD> getIoFlowFlag
[12/03 23:15:15     53s] <CMD> fit
[12/03 23:16:15     56s] <CMD> clearGlobalNets
[12/03 23:16:15     56s] Pre-connect netlist-defined P/G connections...
[12/03 23:16:15     56s]   Updated 0 instances.
[12/03 23:16:15     56s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[12/03 23:16:15     56s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingLayers {}
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingLayers {}
[12/03 23:16:25     57s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeRingLayers {}
[12/03 23:16:25     57s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 23:16:25     57s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 23:16:43     58s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/03 23:16:43     58s] The ring targets are set to core/block ring wires.
[12/03 23:16:43     58s] addRing command will consider rows while creating rings.
[12/03 23:16:43     58s] addRing command will disallow rings to go over rows.
[12/03 23:16:43     58s] addRing command will ignore shorts while creating rings.
[12/03 23:16:43     58s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/03 23:16:43     58s] 
[12/03 23:16:43     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:16:43     58s] Ring generation is complete.
[12/03 23:16:43     58s] vias are now being generated.
[12/03 23:16:43     58s] addRing created 8 wires.
[12/03 23:16:43     58s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/03 23:16:43     58s] +--------+----------------+----------------+
[12/03 23:16:43     58s] |  Layer |     Created    |     Deleted    |
[12/03 23:16:43     58s] +--------+----------------+----------------+
[12/03 23:16:43     58s] | METAL1 |        4       |       NA       |
[12/03 23:16:43     58s] |  VIA12 |        8       |        0       |
[12/03 23:16:43     58s] | METAL2 |        4       |       NA       |
[12/03 23:16:43     58s] +--------+----------------+----------------+
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingLayers {}
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingLayers {}
[12/03 23:16:53     59s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingOffset 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingThreshold 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeRingLayers {}
[12/03 23:16:53     59s] <CMD> set sprCreateIeStripeWidth 10.0
[12/03 23:16:53     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/03 23:17:15     61s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/03 23:17:15     61s] The ring targets are set to core/block ring wires.
[12/03 23:17:15     61s] addRing command will consider rows while creating rings.
[12/03 23:17:15     61s] addRing command will disallow rings to go over rows.
[12/03 23:17:15     61s] addRing command will ignore shorts while creating rings.
[12/03 23:17:15     61s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/03 23:17:15     61s] 
[12/03 23:17:15     61s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:17:15     61s] Ring generation is complete.
[12/03 23:17:15     61s] vias are now being generated.
[12/03 23:17:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer METAL4 & METAL2 at (245.44, 245.44) (249.44, 1571.08).
[12/03 23:17:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer METAL4 & METAL2 at (1477.00, 245.44) (1481.00, 1571.08).
[12/03 23:17:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer METAL5 & METAL1 at (245.44, 245.44) (1481.00, 249.44).
[12/03 23:17:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer METAL5 & METAL1 at (245.44, 1567.08) (1481.00, 1571.08).
[12/03 23:17:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer METAL4 & METAL2 at (237.44, 237.44) (241.44, 1579.08).
[12/03 23:17:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer METAL4 & METAL2 at (1485.00, 237.44) (1489.00, 1579.08).
[12/03 23:17:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer METAL5 & METAL1 at (237.44, 237.44) (1489.00, 241.44).
[12/03 23:17:15     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer METAL5 & METAL1 at (237.44, 1575.08) (1489.00, 1579.08).
[12/03 23:17:15     61s] addRing created 8 wires.
[12/03 23:17:15     61s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[12/03 23:17:15     61s] +--------+----------------+----------------+
[12/03 23:17:15     61s] |  Layer |     Created    |     Deleted    |
[12/03 23:17:15     61s] +--------+----------------+----------------+
[12/03 23:17:15     61s] |  VIA23 |        8       |        0       |
[12/03 23:17:15     61s] |  VIA34 |        8       |        0       |
[12/03 23:17:15     61s] | METAL4 |        4       |       NA       |
[12/03 23:17:15     61s] |  VIA45 |        8       |        0       |
[12/03 23:17:15     61s] | METAL5 |        4       |       NA       |
[12/03 23:17:15     61s] +--------+----------------+----------------+
[12/03 23:17:16     61s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/03 23:17:16     61s] The ring targets are set to core/block ring wires.
[12/03 23:17:16     61s] addRing command will consider rows while creating rings.
[12/03 23:17:16     61s] addRing command will disallow rings to go over rows.
[12/03 23:17:16     61s] addRing command will ignore shorts while creating rings.
[12/03 23:17:16     61s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/03 23:17:16     61s] 
[12/03 23:17:16     61s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:17:16     61s] Ring generation is complete.
[12/03 23:17:52     63s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/03 23:17:52     63s] addStripe will allow jog to connect padcore ring and block ring.
[12/03 23:17:52     63s] 
[12/03 23:17:52     63s] Stripes will stop at the boundary of the specified area.
[12/03 23:17:52     63s] When breaking rings, the power planner will consider the existence of blocks.
[12/03 23:17:52     63s] Stripes will not extend to closest target.
[12/03 23:17:52     63s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/03 23:17:52     63s] Stripes will not be created over regions without power planning wires.
[12/03 23:17:52     63s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/03 23:17:52     63s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/03 23:17:52     63s] Offset for stripe breaking is set to 0.
[12/03 23:17:52     63s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/03 23:17:52     63s] 
[12/03 23:17:52     63s] Initialize fgc environment(mem: 1262.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:17:52     63s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:17:52     63s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:17:52     63s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:17:52     63s] Starting stripe generation ...
[12/03 23:17:52     63s] Non-Default Mode Option Settings :
[12/03 23:17:52     63s]   NONE
[12/03 23:17:52     63s] Stripe generation is complete.
[12/03 23:17:52     63s] vias are now being generated.
[12/03 23:17:52     63s] addStripe created 4 wires.
[12/03 23:17:52     63s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[12/03 23:17:52     63s] +--------+----------------+----------------+
[12/03 23:17:52     63s] |  Layer |     Created    |     Deleted    |
[12/03 23:17:52     63s] +--------+----------------+----------------+
[12/03 23:17:52     63s] |  VIA12 |        8       |        0       |
[12/03 23:17:52     63s] |  VIA23 |        8       |        0       |
[12/03 23:17:52     63s] |  VIA34 |        8       |        0       |
[12/03 23:17:52     63s] | METAL4 |        4       |       NA       |
[12/03 23:17:52     63s] |  VIA45 |        8       |        0       |
[12/03 23:17:52     63s] +--------+----------------+----------------+
[12/03 23:18:15     64s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/03 23:18:15     64s] addStripe will allow jog to connect padcore ring and block ring.
[12/03 23:18:15     64s] 
[12/03 23:18:15     64s] Stripes will stop at the boundary of the specified area.
[12/03 23:18:15     64s] When breaking rings, the power planner will consider the existence of blocks.
[12/03 23:18:15     64s] Stripes will not extend to closest target.
[12/03 23:18:15     64s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/03 23:18:15     64s] Stripes will not be created over regions without power planning wires.
[12/03 23:18:15     64s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/03 23:18:15     64s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/03 23:18:15     64s] Offset for stripe breaking is set to 0.
[12/03 23:18:15     64s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/03 23:18:15     64s] 
[12/03 23:18:15     64s] Initialize fgc environment(mem: 1262.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:18:15     64s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:18:15     64s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:18:15     64s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:18:15     64s] Starting stripe generation ...
[12/03 23:18:15     64s] Non-Default Mode Option Settings :
[12/03 23:18:15     64s]   NONE
[12/03 23:18:15     64s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (304.679993, 245.440002) (304.679993, 1571.079956) because same wire already exists.
[12/03 23:18:15     64s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1418.040039, 245.440002) (1418.040039, 1571.079956) because same wire already exists.
[12/03 23:18:15     64s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (308.679993, 237.440002) (308.679993, 1579.079956) because same wire already exists.
[12/03 23:18:15     64s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1422.040039, 237.440002) (1422.040039, 1579.079956) because same wire already exists.
[12/03 23:18:15     64s] Stripe generation is complete.
[12/03 23:18:16     64s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/03 23:18:16     64s] addStripe will allow jog to connect padcore ring and block ring.
[12/03 23:18:16     64s] 
[12/03 23:18:16     64s] Stripes will stop at the boundary of the specified area.
[12/03 23:18:16     64s] When breaking rings, the power planner will consider the existence of blocks.
[12/03 23:18:16     64s] Stripes will not extend to closest target.
[12/03 23:18:16     64s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/03 23:18:16     64s] Stripes will not be created over regions without power planning wires.
[12/03 23:18:16     64s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/03 23:18:16     64s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/03 23:18:16     64s] Offset for stripe breaking is set to 0.
[12/03 23:18:16     64s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/03 23:18:16     64s] 
[12/03 23:18:16     64s] Initialize fgc environment(mem: 1262.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:18:16     64s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:18:16     64s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:18:16     64s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.6M)
[12/03 23:18:16     64s] Starting stripe generation ...
[12/03 23:18:16     64s] Non-Default Mode Option Settings :
[12/03 23:18:16     64s]   NONE
[12/03 23:18:16     64s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (304.679993, 245.440002) (304.679993, 1571.079956) because same wire already exists.
[12/03 23:18:16     64s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1418.040039, 245.440002) (1418.040039, 1571.079956) because same wire already exists.
[12/03 23:18:16     64s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (308.679993, 237.440002) (308.679993, 1579.079956) because same wire already exists.
[12/03 23:18:16     64s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1422.040039, 237.440002) (1422.040039, 1579.079956) because same wire already exists.
[12/03 23:18:16     64s] Stripe generation is complete.
[12/03 23:18:43     66s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/03 23:18:43     66s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[12/03 23:18:43     66s] *** Begin SPECIAL ROUTE on Sat Dec  3 23:18:43 2022 ***
[12/03 23:18:43     66s] SPECIAL ROUTE ran on directory: /home/u1367608/cs6710/VSLI_Project
[12/03 23:18:43     66s] SPECIAL ROUTE ran on machine: lab1-20.eng.utah.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/03 23:18:43     66s] 
[12/03 23:18:43     66s] Begin option processing ...
[12/03 23:18:43     66s] srouteConnectPowerBump set to false
[12/03 23:18:43     66s] routeSelectNet set to "VDD VSS"
[12/03 23:18:43     66s] routeSpecial set to true
[12/03 23:18:43     66s] srouteBlockPin set to "useLef"
[12/03 23:18:43     66s] srouteBottomLayerLimit set to 1
[12/03 23:18:43     66s] srouteBottomTargetLayerLimit set to 1
[12/03 23:18:43     66s] srouteConnectConverterPin set to false
[12/03 23:18:43     66s] srouteConnectPadPin set to false
[12/03 23:18:43     66s] srouteConnectStripe set to false
[12/03 23:18:43     66s] srouteCrossoverViaBottomLayer set to 1
[12/03 23:18:43     66s] srouteCrossoverViaTopLayer set to 6
[12/03 23:18:43     66s] srouteFollowCorePinEnd set to 3
[12/03 23:18:43     66s] srouteFollowPadPin set to false
[12/03 23:18:43     66s] srouteJogControl set to "preferWithChanges differentLayer"
[12/03 23:18:43     66s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/03 23:18:43     66s] sroutePadPinAllPorts set to true
[12/03 23:18:43     66s] sroutePreserveExistingRoutes set to true
[12/03 23:18:43     66s] srouteRoutePowerBarPortOnBothDir set to true
[12/03 23:18:43     66s] srouteStopBlockPin set to "nearestTarget"
[12/03 23:18:43     66s] srouteTopLayerLimit set to 6
[12/03 23:18:43     66s] srouteTopTargetLayerLimit set to 6
[12/03 23:18:43     66s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2459.00 megs.
[12/03 23:18:43     66s] 
[12/03 23:18:43     66s] Reading DB technology information...
[12/03 23:18:43     66s] Finished reading DB technology information.
[12/03 23:18:43     66s] Reading floorplan and netlist information...
[12/03 23:18:43     66s] Finished reading floorplan and netlist information.
[12/03 23:18:43     66s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/03 23:18:43     66s] Read in 32 macros, 22 used
[12/03 23:18:43     66s] Read in 75 components
[12/03 23:18:43     66s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/03 23:18:43     66s]   54 pad components: 0 unplaced, 54 placed, 0 fixed
[12/03 23:18:43     66s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/03 23:18:43     66s] Read in 52 logical pins
[12/03 23:18:43     66s] Read in 52 nets
[12/03 23:18:43     66s] Read in 2 special nets, 2 routed
[12/03 23:18:43     66s] Read in 150 terminals
[12/03 23:18:43     66s] 2 nets selected.
[12/03 23:18:43     66s] 
[12/03 23:18:43     66s] Begin power routing ...
[12/03 23:18:43     66s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/03 23:18:43     66s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/03 23:18:43     66s] CPU time for FollowPin 0 seconds
[12/03 23:18:43     66s] CPU time for FollowPin 0 seconds
[12/03 23:18:43     66s]   Number of Block ports routed: 0
[12/03 23:18:43     66s]   Number of Core ports routed: 670
[12/03 23:18:43     66s]   Number of Power Bump ports routed: 0
[12/03 23:18:43     66s]   Number of Followpin connections: 335
[12/03 23:18:43     66s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2461.00 megs.
[12/03 23:18:43     66s] 
[12/03 23:18:43     66s] 
[12/03 23:18:43     66s] 
[12/03 23:18:43     66s]  Begin updating DB with routing results ...
[12/03 23:18:43     66s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/03 23:18:43     66s] Pin and blockage extraction finished
[12/03 23:18:43     66s] 
[12/03 23:18:43     66s] sroute created 1005 wires.
[12/03 23:18:43     66s] ViaGen created 670 vias, deleted 0 via to avoid violation.
[12/03 23:18:43     66s] +--------+----------------+----------------+
[12/03 23:18:43     66s] |  Layer |     Created    |     Deleted    |
[12/03 23:18:43     66s] +--------+----------------+----------------+
[12/03 23:18:43     66s] | METAL1 |      1005      |       NA       |
[12/03 23:18:43     66s] |  VIA12 |       670      |        0       |
[12/03 23:18:43     66s] +--------+----------------+----------------+
[12/03 23:18:54     67s] <CMD> setDrawView fplan
[12/03 23:19:19     68s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/03 23:19:19     68s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[12/03 23:19:19     68s] *** Begin SPECIAL ROUTE on Sat Dec  3 23:19:19 2022 ***
[12/03 23:19:19     68s] SPECIAL ROUTE ran on directory: /home/u1367608/cs6710/VSLI_Project
[12/03 23:19:19     68s] SPECIAL ROUTE ran on machine: lab1-20.eng.utah.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/03 23:19:19     68s] 
[12/03 23:19:19     68s] Begin option processing ...
[12/03 23:19:19     68s] srouteConnectPowerBump set to false
[12/03 23:19:19     68s] routeSelectNet set to "VDD VSS"
[12/03 23:19:19     68s] routeSpecial set to true
[12/03 23:19:19     68s] srouteBlockPin set to "useLef"
[12/03 23:19:19     68s] srouteBottomLayerLimit set to 1
[12/03 23:19:19     68s] srouteBottomTargetLayerLimit set to 1
[12/03 23:19:19     68s] srouteConnectConverterPin set to false
[12/03 23:19:19     68s] srouteConnectPadPin set to false
[12/03 23:19:19     68s] srouteConnectStripe set to false
[12/03 23:19:19     68s] srouteCrossoverViaBottomLayer set to 1
[12/03 23:19:19     68s] srouteCrossoverViaTopLayer set to 6
[12/03 23:19:19     68s] srouteFollowCorePinEnd set to 3
[12/03 23:19:19     68s] srouteFollowPadPin set to false
[12/03 23:19:19     68s] srouteJogControl set to "preferWithChanges differentLayer"
[12/03 23:19:19     68s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/03 23:19:19     68s] sroutePadPinAllPorts set to true
[12/03 23:19:19     68s] sroutePreserveExistingRoutes set to true
[12/03 23:19:19     68s] srouteRoutePowerBarPortOnBothDir set to true
[12/03 23:19:19     68s] srouteStopBlockPin set to "nearestTarget"
[12/03 23:19:19     68s] srouteTopLayerLimit set to 6
[12/03 23:19:19     68s] srouteTopTargetLayerLimit set to 6
[12/03 23:19:19     68s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2461.00 megs.
[12/03 23:19:19     68s] 
[12/03 23:19:19     68s] Reading DB technology information...
[12/03 23:19:19     68s] Finished reading DB technology information.
[12/03 23:19:19     68s] Reading floorplan and netlist information...
[12/03 23:19:19     68s] Finished reading floorplan and netlist information.
[12/03 23:19:19     68s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/03 23:19:19     68s] Read in 32 macros, 22 used
[12/03 23:19:19     68s] Read in 75 components
[12/03 23:19:19     68s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/03 23:19:19     68s]   54 pad components: 0 unplaced, 54 placed, 0 fixed
[12/03 23:19:19     68s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/03 23:19:19     68s] Read in 52 logical pins
[12/03 23:19:19     68s] Read in 52 nets
[12/03 23:19:19     68s] Read in 2 special nets, 2 routed
[12/03 23:19:19     68s] Read in 150 terminals
[12/03 23:19:19     68s] 2 nets selected.
[12/03 23:19:19     68s] 
[12/03 23:19:19     68s] Begin power routing ...
[12/03 23:19:19     68s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/03 23:19:19     68s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/03 23:19:19     68s] CPU time for FollowPin 0 seconds
[12/03 23:19:19     68s] CPU time for FollowPin 0 seconds
[12/03 23:19:19     68s]   Number of Block ports routed: 0
[12/03 23:19:19     68s]   Number of Core ports routed: 0
[12/03 23:19:19     68s]   Number of Power Bump ports routed: 0
[12/03 23:19:19     68s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2463.00 megs.
[12/03 23:19:19     68s] 
[12/03 23:19:19     68s] 
[12/03 23:19:19     68s] 
[12/03 23:19:19     68s]  Begin updating DB with routing results ...
[12/03 23:19:19     68s]  Updating DB with 0 via definition ...
[12/03 23:19:19     68s] sroute created 0 wire.
[12/03 23:19:19     68s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/03 23:19:34     69s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/03 23:19:34     69s] <CMD> setEndCapMode -reset
[12/03 23:19:34     69s] <CMD> setEndCapMode -boundary_tap false
[12/03 23:19:34     69s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/03 23:19:34     69s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/03 23:19:34     69s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
[12/03 23:19:34     69s] <CMD> setPlaceMode -reset
[12/03 23:19:34     69s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/03 23:19:35     69s] <CMD> setPlaceMode -fp false
[12/03 23:19:35     69s] <CMD> place_design
[12/03 23:19:35     69s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 333, percentage of missing scan cell = 0.00% (0 / 333)
[12/03 23:19:35     69s] ### Time Record (colorize_geometry) is installed.
[12/03 23:19:35     69s] #Start colorize_geometry on Sat Dec  3 23:19:35 2022
[12/03 23:19:35     69s] #
[12/03 23:19:35     69s] ### Time Record (Pre Callback) is installed.
[12/03 23:19:35     69s] ### Time Record (Pre Callback) is uninstalled.
[12/03 23:19:35     69s] ### Time Record (DB Import) is installed.
[12/03 23:19:35     69s] #create default rule from bind_ndr_rule rule=0x7f0384f9b3a0 0x7f036e8b4018
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN c in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/03 23:19:36     69s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/03 23:19:36     69s] #To increase the message display limit, refer to the product command reference manual.
[12/03 23:19:36     69s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=670187086 pin_access=1 inst_pattern=1 halo=0
[12/03 23:19:36     69s] ### Time Record (DB Import) is uninstalled.
[12/03 23:19:36     69s] ### Time Record (DB Export) is installed.
[12/03 23:19:36     69s] Extracting standard cell pins and blockage ...... 
[12/03 23:19:36     69s] Pin and blockage extraction finished
[12/03 23:19:36     69s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=670187086 pin_access=1 inst_pattern=1 halo=0
[12/03 23:19:36     69s] ### Time Record (DB Export) is uninstalled.
[12/03 23:19:36     69s] ### Time Record (Post Callback) is installed.
[12/03 23:19:36     69s] ### Time Record (Post Callback) is uninstalled.
[12/03 23:19:36     69s] #
[12/03 23:19:36     69s] #colorize_geometry statistics:
[12/03 23:19:36     69s] #Cpu time = 00:00:00
[12/03 23:19:36     69s] #Elapsed time = 00:00:00
[12/03 23:19:36     69s] #Increased memory = -1.04 (MB)
[12/03 23:19:36     69s] #Total memory = 1286.90 (MB)
[12/03 23:19:36     69s] #Peak memory = 1289.01 (MB)
[12/03 23:19:36     69s] #Number of warnings = 21
[12/03 23:19:36     69s] #Total number of warnings = 21
[12/03 23:19:36     69s] #Number of fails = 0
[12/03 23:19:36     69s] #Total number of fails = 0
[12/03 23:19:36     69s] #Complete colorize_geometry on Sat Dec  3 23:19:36 2022
[12/03 23:19:36     69s] #
[12/03 23:19:36     69s] ### Time Record (colorize_geometry) is uninstalled.
[12/03 23:19:36     69s] ### 
[12/03 23:19:36     69s] ###   Scalability Statistics
[12/03 23:19:36     69s] ### 
[12/03 23:19:36     69s] ### ------------------------+----------------+----------------+----------------+
[12/03 23:19:36     69s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/03 23:19:36     69s] ### ------------------------+----------------+----------------+----------------+
[12/03 23:19:36     69s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/03 23:19:36     69s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/03 23:19:36     69s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/03 23:19:36     69s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/03 23:19:36     69s] ###   Entire Command        |        00:00:00|        00:00:00|             0.5|
[12/03 23:19:36     69s] ### ------------------------+----------------+----------------+----------------+
[12/03 23:19:36     69s] ### 
[12/03 23:19:36     69s] *** Starting placeDesign default flow ***
[12/03 23:19:36     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1282.1M
[12/03 23:19:36     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1282.1M
[12/03 23:19:36     69s] *** Start deleteBufferTree ***
[12/03 23:19:36     69s] Info: Detect buffers to remove automatically.
[12/03 23:19:36     69s] Analyzing netlist ...
[12/03 23:19:36     69s] Updating netlist
[12/03 23:19:37     70s] AAE DB initialization (MEM=1304.42 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/03 23:19:37     70s] Start AAE Lib Loading. (MEM=1304.42)
[12/03 23:19:37     70s] End AAE Lib Loading. (MEM=1323.5 CPU=0:00:00.0 Real=0:00:00.0)
[12/03 23:19:37     70s] 
[12/03 23:19:37     70s] *summary: 61 instances (buffers/inverters) removed
[12/03 23:19:37     70s] *** Finish deleteBufferTree (0:00:00.5) ***
[12/03 23:19:37     70s] 
[12/03 23:19:37     70s] TimeStamp Deleting Cell Server Begin ...
[12/03 23:19:37     70s] 
[12/03 23:19:37     70s] TimeStamp Deleting Cell Server End ...
[12/03 23:19:37     70s] **INFO: Enable pre-place timing setting for timing analysis
[12/03 23:19:37     70s] Set Using Default Delay Limit as 101.
[12/03 23:19:37     70s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/03 23:19:37     70s] Set Default Net Delay as 0 ps.
[12/03 23:19:37     70s] Set Default Net Load as 0 pF. 
[12/03 23:19:37     70s] **INFO: Analyzing IO path groups for slack adjustment
[12/03 23:19:37     70s] **INFO: Disable pre-place timing setting for timing analysis
[12/03 23:19:37     70s] Set Using Default Delay Limit as 1000.
[12/03 23:19:37     70s] Set Default Net Delay as 1000 ps.
[12/03 23:19:37     70s] Set Default Net Load as 0.5 pF. 
[12/03 23:19:37     70s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/03 23:19:37     70s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1323.5M
[12/03 23:19:37     70s] Deleted 0 physical inst  (cell - / prefix -).
[12/03 23:19:37     70s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.003, MEM:1323.5M
[12/03 23:19:37     70s] INFO: #ExclusiveGroups=0
[12/03 23:19:37     70s] INFO: There are no Exclusive Groups.
[12/03 23:19:37     70s] *** Starting "NanoPlace(TM) placement v#7 (mem=1323.5M)" ...
[12/03 23:19:37     70s] Wait...
[12/03 23:19:37     70s] *** Build Buffered Sizing Timing Model
[12/03 23:19:37     70s] (cpu=0:00:00.0 mem=1323.5M) ***
[12/03 23:19:37     70s] *** Build Virtual Sizing Timing Model
[12/03 23:19:37     70s] (cpu=0:00:00.0 mem=1323.5M) ***
[12/03 23:19:37     70s] No user-set net weight.
[12/03 23:19:37     70s] Net fanout histogram:
[12/03 23:19:37     70s] 2		: 3423 (76.2%) nets
[12/03 23:19:37     70s] 3		: 406 (9.0%) nets
[12/03 23:19:37     70s] 4     -	14	: 541 (12.0%) nets
[12/03 23:19:37     70s] 15    -	39	: 115 (2.6%) nets
[12/03 23:19:37     70s] 40    -	79	: 5 (0.1%) nets
[12/03 23:19:37     70s] 80    -	159	: 0 (0.0%) nets
[12/03 23:19:37     70s] 160   -	319	: 0 (0.0%) nets
[12/03 23:19:37     70s] 320   -	639	: 1 (0.0%) nets
[12/03 23:19:37     70s] 640   -	1279	: 0 (0.0%) nets
[12/03 23:19:37     70s] 1280  -	2559	: 0 (0.0%) nets
[12/03 23:19:37     70s] 2560  -	5119	: 0 (0.0%) nets
[12/03 23:19:37     70s] 5120+		: 0 (0.0%) nets
[12/03 23:19:37     70s] no activity file in design. spp won't run.
[12/03 23:19:37     70s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/03 23:19:37     70s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/03 23:19:37     70s] Define the scan chains before using this option.
[12/03 23:19:37     70s] Type 'man IMPSP-9042' for more detail.
[12/03 23:19:37     70s] z: 2, totalTracks: 1
[12/03 23:19:37     70s] z: 4, totalTracks: 1
[12/03 23:19:37     70s] z: 6, totalTracks: 1
[12/03 23:19:37     70s] #spOpts: hrOri=1 hrSnap=1 
[12/03 23:19:37     70s] # Building sixteenbitcpu_top_pads llgBox search-tree.
[12/03 23:19:37     70s] #std cell=4426 (0 fixed + 4426 movable) #buf cell=0 #inv cell=356 #block=0 (0 floating + 0 preplaced)
[12/03 23:19:37     70s] #ioInst=58 #net=4491 #term=13599 #term/net=3.03, #fixedIo=58, #floatIo=0, #fixedPin=52, #floatPin=0
[12/03 23:19:37     70s] stdCell: 4426 single + 0 double + 0 multi
[12/03 23:19:37     70s] Total standard cell length = 17.2570 (mm), area = 0.0676 (mm^2)
[12/03 23:19:37     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1323.5M
[12/03 23:19:37     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1323.5M
[12/03 23:19:37     70s] Core basic site is core7T
[12/03 23:19:37     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1323.5M
[12/03 23:19:37     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.003, MEM:1323.5M
[12/03 23:19:37     70s] Use non-trimmed site array because memory saving is not enough.
[12/03 23:19:37     70s] SiteArray: non-trimmed site array dimensions = 334 x 2177
[12/03 23:19:37     70s] SiteArray: use 3,080,192 bytes
[12/03 23:19:37     70s] SiteArray: current memory after site array memory allocation 1326.4M
[12/03 23:19:37     70s] SiteArray: FP blocked sites are writable
[12/03 23:19:37     70s] Estimated cell power/ground rail width = 0.551 um
[12/03 23:19:37     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 23:19:37     70s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.033, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.100, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF: Starting pre-place ADS at level 1, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.004, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.014, MEM:1326.4M
[12/03 23:19:37     70s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.021, MEM:1326.4M
[12/03 23:19:37     70s] ADSU 0.042 -> 0.042. site 727118.000 -> 727118.000. GS 31.360
[12/03 23:19:37     70s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.018, REAL:0.039, MEM:1326.4M
[12/03 23:19:37     70s] Average module density = 0.042.
[12/03 23:19:37     70s] Density for the design = 0.042.
[12/03 23:19:37     70s]        = stdcell_area 30816 sites (67647 um^2) / alloc_area 727118 sites (1596169 um^2).
[12/03 23:19:37     70s] Pin Density = 0.01870.
[12/03 23:19:37     70s]             = total # of pins 13599 / total area 727118.
[12/03 23:19:37     70s] OPERPROF: Starting spMPad at level 1, MEM:1250.4M
[12/03 23:19:37     70s] OPERPROF:   Starting spContextMPad at level 2, MEM:1250.4M
[12/03 23:19:37     70s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.002, MEM:1250.4M
[12/03 23:19:37     70s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.004, MEM:1250.4M
[12/03 23:19:37     70s] Initial padding reaches pin density 0.459 for top
[12/03 23:19:37     70s] InitPadU 0.042 -> 0.052 for top
[12/03 23:19:37     70s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1250.4M
[12/03 23:19:37     70s] Identified 5 spare or floating instances, with no clusters.
[12/03 23:19:37     70s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.010, MEM:1250.4M
[12/03 23:19:37     70s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1250.4M
[12/03 23:19:37     70s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.009, REAL:0.009, MEM:1250.4M
[12/03 23:19:37     70s] === lastAutoLevel = 10 
[12/03 23:19:37     70s] OPERPROF: Starting spInitNetWt at level 1, MEM:1250.4M
[12/03 23:19:37     70s] no activity file in design. spp won't run.
[12/03 23:19:37     70s] [spp] 0
[12/03 23:19:37     70s] [adp] 0:1:1:3
[12/03 23:19:37     70s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.265, REAL:0.266, MEM:1282.8M
[12/03 23:19:37     70s] Clock gating cells determined by native netlist tracing.
[12/03 23:19:37     70s] no activity file in design. spp won't run.
[12/03 23:19:37     70s] no activity file in design. spp won't run.
[12/03 23:19:37     70s] Effort level <high> specified for reg2reg path_group
[12/03 23:19:38     70s] OPERPROF: Starting npMain at level 1, MEM:1286.8M
[12/03 23:19:39     70s] OPERPROF:   Starting npPlace at level 2, MEM:1298.8M
[12/03 23:19:39     70s] Iteration  1: Total net bbox = 7.922e+04 (3.70e+04 4.22e+04)
[12/03 23:19:39     70s]               Est.  stn bbox = 8.720e+04 (4.06e+04 4.66e+04)
[12/03 23:19:39     70s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1329.8M
[12/03 23:19:39     70s] Iteration  2: Total net bbox = 7.922e+04 (3.70e+04 4.22e+04)
[12/03 23:19:39     70s]               Est.  stn bbox = 8.720e+04 (4.06e+04 4.66e+04)
[12/03 23:19:39     70s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1329.8M
[12/03 23:19:39     70s] exp_mt_sequential is set from setPlaceMode option to 1
[12/03 23:19:39     70s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/03 23:19:39     70s] place_exp_mt_interval set to default 32
[12/03 23:19:39     70s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/03 23:19:39     71s] Iteration  3: Total net bbox = 8.715e+04 (4.08e+04 4.63e+04)
[12/03 23:19:39     71s]               Est.  stn bbox = 9.979e+04 (4.62e+04 5.36e+04)
[12/03 23:19:39     71s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1339.7M
[12/03 23:19:39     71s] Total number of setup views is 1.
[12/03 23:19:39     71s] Total number of active setup views is 1.
[12/03 23:19:39     71s] Active setup views:
[12/03 23:19:39     71s]     wc
[12/03 23:19:39     71s] Iteration  4: Total net bbox = 8.316e+04 (3.94e+04 4.38e+04)
[12/03 23:19:39     71s]               Est.  stn bbox = 9.468e+04 (4.43e+04 5.04e+04)
[12/03 23:19:39     71s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1339.7M
[12/03 23:19:39     71s] Iteration  5: Total net bbox = 7.248e+04 (3.51e+04 3.74e+04)
[12/03 23:19:39     71s]               Est.  stn bbox = 8.161e+04 (3.90e+04 4.26e+04)
[12/03 23:19:39     71s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1340.7M
[12/03 23:19:39     71s] OPERPROF:   Finished npPlace at level 2, CPU:0.743, REAL:0.784, MEM:1340.7M
[12/03 23:19:39     71s] OPERPROF: Finished npMain at level 1, CPU:0.756, REAL:1.801, MEM:1340.7M
[12/03 23:19:39     71s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1340.7M
[12/03 23:19:39     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 23:19:39     71s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1340.7M
[12/03 23:19:39     71s] OPERPROF: Starting npMain at level 1, MEM:1340.7M
[12/03 23:19:39     71s] OPERPROF:   Starting npPlace at level 2, MEM:1340.7M
[12/03 23:19:40     72s] Iteration  6: Total net bbox = 1.209e+05 (6.54e+04 5.55e+04)
[12/03 23:19:40     72s]               Est.  stn bbox = 1.388e+05 (7.48e+04 6.40e+04)
[12/03 23:19:40     72s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1340.7M
[12/03 23:19:40     72s] OPERPROF:   Finished npPlace at level 2, CPU:0.818, REAL:0.824, MEM:1340.7M
[12/03 23:19:40     72s] OPERPROF: Finished npMain at level 1, CPU:0.834, REAL:0.843, MEM:1340.7M
[12/03 23:19:40     72s] Iteration  7: Total net bbox = 1.228e+05 (6.74e+04 5.55e+04)
[12/03 23:19:40     72s]               Est.  stn bbox = 1.408e+05 (7.67e+04 6.40e+04)
[12/03 23:19:40     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1340.7M
[12/03 23:19:40     72s] 
[12/03 23:19:40     72s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/03 23:19:40     72s] TLC MultiMap info (StdDelay):
[12/03 23:19:40     72s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/03 23:19:40     72s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/03 23:19:40     72s]   : bc + bc + 1 + bc := 22.2ps
[12/03 23:19:40     72s]   : wc + wc + 1 + wc := 40.9ps
[12/03 23:19:40     72s]  Setting StdDelay to: 40.9ps
[12/03 23:19:40     72s] 
[12/03 23:19:40     72s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/03 23:19:40     72s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 23:19:41     72s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 23:19:41     72s] Iteration  8: Total net bbox = 1.228e+05 (6.74e+04 5.55e+04)
[12/03 23:19:41     72s]               Est.  stn bbox = 1.408e+05 (7.67e+04 6.40e+04)
[12/03 23:19:41     72s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1340.7M
[12/03 23:19:41     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1340.7M
[12/03 23:19:41     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 23:19:41     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1340.7M
[12/03 23:19:41     72s] OPERPROF: Starting npMain at level 1, MEM:1340.7M
[12/03 23:19:41     72s] OPERPROF:   Starting npPlace at level 2, MEM:1340.7M
[12/03 23:19:42     73s] OPERPROF:   Finished npPlace at level 2, CPU:0.847, REAL:0.847, MEM:1340.7M
[12/03 23:19:42     73s] OPERPROF: Finished npMain at level 1, CPU:0.860, REAL:0.862, MEM:1340.7M
[12/03 23:19:42     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1340.7M
[12/03 23:19:42     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 23:19:42     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:1340.7M
[12/03 23:19:42     73s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1340.7M
[12/03 23:19:42     73s] Starting Early Global Route rough congestion estimation: mem = 1340.7M
[12/03 23:19:42     73s] (I)       Started Import and model ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Create place DB ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Import place data ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read instances and placement ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read nets ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Create route DB ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       == Non-default Options ==
[12/03 23:19:42     73s] (I)       Print mode                                         : 2
[12/03 23:19:42     73s] (I)       Stop if highly congested                           : false
[12/03 23:19:42     73s] (I)       Maximum routing layer                              : 6
[12/03 23:19:42     73s] (I)       Assign partition pins                              : false
[12/03 23:19:42     73s] (I)       Support large GCell                                : true
[12/03 23:19:42     73s] (I)       Number of threads                                  : 1
[12/03 23:19:42     73s] (I)       Number of rows per GCell                           : 11
[12/03 23:19:42     73s] (I)       Max num rows per GCell                             : 32
[12/03 23:19:42     73s] (I)       Method to set GCell size                           : row
[12/03 23:19:42     73s] (I)       Counted 1759 PG shapes. We will not process PG shapes layer by layer.
[12/03 23:19:42     73s] (I)       Started Import route data (1T) ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       ============== Pin Summary ==============
[12/03 23:19:42     73s] (I)       +-------+--------+---------+------------+
[12/03 23:19:42     73s] (I)       | Layer | # pins | % total |      Group |
[12/03 23:19:42     73s] (I)       +-------+--------+---------+------------+
[12/03 23:19:42     73s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/03 23:19:42     73s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/03 23:19:42     73s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 23:19:42     73s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 23:19:42     73s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 23:19:42     73s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/03 23:19:42     73s] (I)       +-------+--------+---------+------------+
[12/03 23:19:42     73s] (I)       Use row-based GCell size
[12/03 23:19:42     73s] (I)       Use row-based GCell align
[12/03 23:19:42     73s] (I)       GCell unit size   : 7840
[12/03 23:19:42     73s] (I)       GCell multiplier  : 11
[12/03 23:19:42     73s] (I)       GCell row height  : 7840
[12/03 23:19:42     73s] (I)       Actual row height : 7840
[12/03 23:19:42     73s] (I)       GCell align ref   : 507360 507360
[12/03 23:19:42     73s] [NR-eGR] Track table information for default rule: 
[12/03 23:19:42     73s] [NR-eGR] METAL1 has no routable track
[12/03 23:19:42     73s] [NR-eGR] METAL2 has single uniform track structure
[12/03 23:19:42     73s] [NR-eGR] METAL3 has single uniform track structure
[12/03 23:19:42     73s] [NR-eGR] METAL4 has single uniform track structure
[12/03 23:19:42     73s] [NR-eGR] METAL5 has single uniform track structure
[12/03 23:19:42     73s] [NR-eGR] METAL6 has single uniform track structure
[12/03 23:19:42     73s] (I)       ============== Default via ===============
[12/03 23:19:42     73s] (I)       +---+------------------+-----------------+
[12/03 23:19:42     73s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 23:19:42     73s] (I)       +---+------------------+-----------------+
[12/03 23:19:42     73s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 23:19:42     73s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 23:19:42     73s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 23:19:42     73s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 23:19:42     73s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/03 23:19:42     73s] (I)       +---+------------------+-----------------+
[12/03 23:19:42     73s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read routing blockages ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read instance blockages ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read PG blockages ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] [NR-eGR] Read 798 PG shapes
[12/03 23:19:42     73s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read boundary cut boxes ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] [NR-eGR] #Routing Blockages  : 0
[12/03 23:19:42     73s] [NR-eGR] #Instance Blockages : 20273
[12/03 23:19:42     73s] [NR-eGR] #PG Blockages       : 798
[12/03 23:19:42     73s] [NR-eGR] #Halo Blockages     : 0
[12/03 23:19:42     73s] [NR-eGR] #Boundary Blockages : 0
[12/03 23:19:42     73s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read blackboxes ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 23:19:42     73s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read prerouted ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 23:19:42     73s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read unlegalized nets ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read nets ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/03 23:19:42     73s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Set up via pillars ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       early_global_route_priority property id does not exist.
[12/03 23:19:42     73s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Model blockages into capacity
[12/03 23:19:42     73s] (I)       Read Num Blocks=21071  Num Prerouted Wires=0  Num CS=0
[12/03 23:19:42     73s] (I)       Started Initialize 3D capacity ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Layer 1 (V) : #blockages 15433 : #preroutes 0
[12/03 23:19:42     73s] (I)       Layer 2 (H) : #blockages 5238 : #preroutes 0
[12/03 23:19:42     73s] (I)       Layer 3 (V) : #blockages 156 : #preroutes 0
[12/03 23:19:42     73s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/03 23:19:42     73s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/03 23:19:42     73s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       -- layer congestion ratio --
[12/03 23:19:42     73s] (I)       Layer 1 : 0.100000
[12/03 23:19:42     73s] (I)       Layer 2 : 0.700000
[12/03 23:19:42     73s] (I)       Layer 3 : 0.700000
[12/03 23:19:42     73s] (I)       Layer 4 : 0.700000
[12/03 23:19:42     73s] (I)       Layer 5 : 0.700000
[12/03 23:19:42     73s] (I)       Layer 6 : 0.700000
[12/03 23:19:42     73s] (I)       ----------------------------
[12/03 23:19:42     73s] (I)       Number of ignored nets                =      0
[12/03 23:19:42     73s] (I)       Number of connected nets              =      0
[12/03 23:19:42     73s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 23:19:42     73s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/03 23:19:42     73s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 23:19:42     73s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 23:19:42     73s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 23:19:42     73s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 23:19:42     73s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 23:19:42     73s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 23:19:42     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 23:19:42     73s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.64 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.68 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Read aux data ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Others data preparation ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Started Create route kernel ( Curr Mem: 1340.66 MB )
[12/03 23:19:42     73s] (I)       Ndr track 0 does not exist
[12/03 23:19:42     73s] (I)       ---------------------Grid Graph Info--------------------
[12/03 23:19:42     73s] (I)       Routing area        : (0, 0) - (3452800, 3632800)
[12/03 23:19:42     73s] (I)       Core area           : (507360, 507360) - (2946080, 3125920)
[12/03 23:19:42     73s] (I)       Site width          :  1120  (dbu)
[12/03 23:19:42     73s] (I)       Row height          :  7840  (dbu)
[12/03 23:19:42     73s] (I)       GCell row height    :  7840  (dbu)
[12/03 23:19:42     73s] (I)       GCell width         : 86240  (dbu)
[12/03 23:19:42     73s] (I)       GCell height        : 86240  (dbu)
[12/03 23:19:42     73s] (I)       Grid                :    40    43     6
[12/03 23:19:42     73s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 23:19:42     73s] (I)       Vertical capacity   :     0 86240     0 86240     0 86240
[12/03 23:19:42     73s] (I)       Horizontal capacity :     0     0 86240     0 86240     0
[12/03 23:19:42     73s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 23:19:42     73s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 23:19:42     73s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 23:19:42     73s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 23:19:42     73s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 23:19:42     73s] (I)       Num tracks per GCell: 93.74 77.00 77.00 77.00 77.00 38.50
[12/03 23:19:43     73s] (I)       Total num of tracks :     0  3083  3243  3083  3243  1541
[12/03 23:19:43     73s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 23:19:43     73s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 23:19:43     73s] (I)       --------------------------------------------------------
[12/03 23:19:43     73s] 
[12/03 23:19:43     73s] [NR-eGR] ============ Routing rule table ============
[12/03 23:19:43     73s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/03 23:19:43     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 23:19:43     73s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 23:19:43     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 23:19:43     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 23:19:43     73s] [NR-eGR] ========================================
[12/03 23:19:43     73s] [NR-eGR] 
[12/03 23:19:43     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 23:19:43     73s] (I)       blocked tracks on layer2 : = 59926 / 132569 (45.20%)
[12/03 23:19:43     73s] (I)       blocked tracks on layer3 : = 50534 / 129720 (38.96%)
[12/03 23:19:43     73s] (I)       blocked tracks on layer4 : = 59647 / 132569 (44.99%)
[12/03 23:19:43     73s] (I)       blocked tracks on layer5 : = 53210 / 129720 (41.02%)
[12/03 23:19:43     73s] (I)       blocked tracks on layer6 : = 28750 / 66263 (43.39%)
[12/03 23:19:43     73s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.26 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 1.02 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Reset routing kernel
[12/03 23:19:43     73s] (I)       Started Initialization ( Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       numLocalWires=14424  numGlobalNetBranches=3053  numLocalNetBranches=4166
[12/03 23:19:43     73s] (I)       totalPins=13495  totalGlobalPin=3140 (23.27%)
[12/03 23:19:43     73s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Started Generate topology ( Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       total 2D Cap : 359219 = (161764 H, 197455 V)
[12/03 23:19:43     73s] (I)       
[12/03 23:19:43     73s] (I)       ============  Phase 1a Route ============
[12/03 23:19:43     73s] (I)       Started Phase 1a ( Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Started Pattern routing (1T) ( Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/03 23:19:43     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Usage: 3038 = (1496 H, 1542 V) = (0.92% H, 0.78% V) = (6.451e+04um H, 6.649e+04um V)
[12/03 23:19:43     73s] (I)       Started Add via demand to 2D ( Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       
[12/03 23:19:43     73s] (I)       ============  Phase 1b Route ============
[12/03 23:19:43     73s] (I)       Started Phase 1b ( Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Usage: 3038 = (1496 H, 1542 V) = (0.92% H, 0.78% V) = (6.451e+04um H, 6.649e+04um V)
[12/03 23:19:43     73s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/03 23:19:43     73s] 
[12/03 23:19:43     73s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] (I)       Started Export 2D cong map ( Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/03 23:19:43     73s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.66 MB )
[12/03 23:19:43     73s] Finished Early Global Route rough congestion estimation: mem = 1340.7M
[12/03 23:19:43     73s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:1.159, MEM:1340.7M
[12/03 23:19:43     73s] earlyGlobalRoute rough estimation gcell size 11 row height
[12/03 23:19:43     73s] OPERPROF: Starting CDPad at level 1, MEM:1340.7M
[12/03 23:19:43     73s] CDPadU 0.052 -> 0.052. R=0.042, N=4426, GS=43.120
[12/03 23:19:43     73s] OPERPROF: Finished CDPad at level 1, CPU:0.024, REAL:0.028, MEM:1340.7M
[12/03 23:19:43     73s] OPERPROF: Starting npMain at level 1, MEM:1340.7M
[12/03 23:19:43     73s] OPERPROF:   Starting npPlace at level 2, MEM:1340.7M
[12/03 23:19:43     73s] OPERPROF:   Finished npPlace at level 2, CPU:0.082, REAL:0.082, MEM:1340.7M
[12/03 23:19:43     73s] OPERPROF: Finished npMain at level 1, CPU:0.100, REAL:0.102, MEM:1340.7M
[12/03 23:19:43     73s] Global placement CDP skipped at cutLevel 9.
[12/03 23:19:43     73s] Iteration  9: Total net bbox = 1.317e+05 (6.64e+04 6.53e+04)
[12/03 23:19:43     73s]               Est.  stn bbox = 1.570e+05 (7.66e+04 8.04e+04)
[12/03 23:19:43     73s]               cpu = 0:00:01.0 real = 0:00:02.0 mem = 1340.7M
[12/03 23:19:43     74s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 23:19:43     74s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 23:19:43     74s] Iteration 10: Total net bbox = 1.317e+05 (6.64e+04 6.53e+04)
[12/03 23:19:43     74s]               Est.  stn bbox = 1.570e+05 (7.66e+04 8.04e+04)
[12/03 23:19:43     74s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1340.7M
[12/03 23:19:44     74s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1340.7M
[12/03 23:19:44     74s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 23:19:44     74s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1340.7M
[12/03 23:19:44     74s] OPERPROF: Starting npMain at level 1, MEM:1340.7M
[12/03 23:19:44     74s] OPERPROF:   Starting npPlace at level 2, MEM:1340.7M
[12/03 23:19:44     75s] OPERPROF:   Finished npPlace at level 2, CPU:0.768, REAL:0.766, MEM:1340.7M
[12/03 23:19:44     75s] OPERPROF: Finished npMain at level 1, CPU:0.787, REAL:0.788, MEM:1337.7M
[12/03 23:19:44     75s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1337.7M
[12/03 23:19:44     75s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 23:19:44     75s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1337.7M
[12/03 23:19:44     75s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1337.7M
[12/03 23:19:44     75s] Starting Early Global Route rough congestion estimation: mem = 1337.7M
[12/03 23:19:44     75s] (I)       Started Import and model ( Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Started Create place DB ( Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Started Import place data ( Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Started Read instances and placement ( Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Started Read nets ( Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       Started Create route DB ( Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       == Non-default Options ==
[12/03 23:19:44     75s] (I)       Print mode                                         : 2
[12/03 23:19:44     75s] (I)       Stop if highly congested                           : false
[12/03 23:19:44     75s] (I)       Maximum routing layer                              : 6
[12/03 23:19:44     75s] (I)       Assign partition pins                              : false
[12/03 23:19:44     75s] (I)       Support large GCell                                : true
[12/03 23:19:44     75s] (I)       Number of threads                                  : 1
[12/03 23:19:44     75s] (I)       Number of rows per GCell                           : 6
[12/03 23:19:44     75s] (I)       Max num rows per GCell                             : 32
[12/03 23:19:44     75s] (I)       Method to set GCell size                           : row
[12/03 23:19:44     75s] (I)       Counted 1759 PG shapes. We will not process PG shapes layer by layer.
[12/03 23:19:44     75s] (I)       Started Import route data (1T) ( Curr Mem: 1337.66 MB )
[12/03 23:19:44     75s] (I)       ============== Pin Summary ==============
[12/03 23:19:44     75s] (I)       +-------+--------+---------+------------+
[12/03 23:19:44     75s] (I)       | Layer | # pins | % total |      Group |
[12/03 23:19:44     75s] (I)       +-------+--------+---------+------------+
[12/03 23:19:44     75s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/03 23:19:45     75s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/03 23:19:45     75s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 23:19:45     75s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 23:19:45     75s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 23:19:45     75s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/03 23:19:45     75s] (I)       +-------+--------+---------+------------+
[12/03 23:19:45     75s] (I)       Use row-based GCell size
[12/03 23:19:45     75s] (I)       Use row-based GCell align
[12/03 23:19:45     75s] (I)       GCell unit size   : 7840
[12/03 23:19:45     75s] (I)       GCell multiplier  : 6
[12/03 23:19:45     75s] (I)       GCell row height  : 7840
[12/03 23:19:45     75s] (I)       Actual row height : 7840
[12/03 23:19:45     75s] (I)       GCell align ref   : 507360 507360
[12/03 23:19:45     75s] [NR-eGR] Track table information for default rule: 
[12/03 23:19:45     75s] [NR-eGR] METAL1 has no routable track
[12/03 23:19:45     75s] [NR-eGR] METAL2 has single uniform track structure
[12/03 23:19:45     75s] [NR-eGR] METAL3 has single uniform track structure
[12/03 23:19:45     75s] [NR-eGR] METAL4 has single uniform track structure
[12/03 23:19:45     75s] [NR-eGR] METAL5 has single uniform track structure
[12/03 23:19:45     75s] [NR-eGR] METAL6 has single uniform track structure
[12/03 23:19:45     75s] (I)       ============== Default via ===============
[12/03 23:19:45     75s] (I)       +---+------------------+-----------------+
[12/03 23:19:45     75s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 23:19:45     75s] (I)       +---+------------------+-----------------+
[12/03 23:19:45     75s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 23:19:45     75s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 23:19:45     75s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 23:19:45     75s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 23:19:45     75s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/03 23:19:45     75s] (I)       +---+------------------+-----------------+
[12/03 23:19:45     75s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read routing blockages ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read instance blockages ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read PG blockages ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] [NR-eGR] Read 798 PG shapes
[12/03 23:19:45     75s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read boundary cut boxes ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] [NR-eGR] #Routing Blockages  : 0
[12/03 23:19:45     75s] [NR-eGR] #Instance Blockages : 20273
[12/03 23:19:45     75s] [NR-eGR] #PG Blockages       : 798
[12/03 23:19:45     75s] [NR-eGR] #Halo Blockages     : 0
[12/03 23:19:45     75s] [NR-eGR] #Boundary Blockages : 0
[12/03 23:19:45     75s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read blackboxes ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 23:19:45     75s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read prerouted ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 23:19:45     75s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read unlegalized nets ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read nets ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/03 23:19:45     75s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Set up via pillars ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       early_global_route_priority property id does not exist.
[12/03 23:19:45     75s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Model blockages into capacity
[12/03 23:19:45     75s] (I)       Read Num Blocks=21071  Num Prerouted Wires=0  Num CS=0
[12/03 23:19:45     75s] (I)       Started Initialize 3D capacity ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Layer 1 (V) : #blockages 15433 : #preroutes 0
[12/03 23:19:45     75s] (I)       Layer 2 (H) : #blockages 5238 : #preroutes 0
[12/03 23:19:45     75s] (I)       Layer 3 (V) : #blockages 156 : #preroutes 0
[12/03 23:19:45     75s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/03 23:19:45     75s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/03 23:19:45     75s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       -- layer congestion ratio --
[12/03 23:19:45     75s] (I)       Layer 1 : 0.100000
[12/03 23:19:45     75s] (I)       Layer 2 : 0.700000
[12/03 23:19:45     75s] (I)       Layer 3 : 0.700000
[12/03 23:19:45     75s] (I)       Layer 4 : 0.700000
[12/03 23:19:45     75s] (I)       Layer 5 : 0.700000
[12/03 23:19:45     75s] (I)       Layer 6 : 0.700000
[12/03 23:19:45     75s] (I)       ----------------------------
[12/03 23:19:45     75s] (I)       Number of ignored nets                =      0
[12/03 23:19:45     75s] (I)       Number of connected nets              =      0
[12/03 23:19:45     75s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 23:19:45     75s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/03 23:19:45     75s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 23:19:45     75s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 23:19:45     75s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 23:19:45     75s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 23:19:45     75s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 23:19:45     75s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 23:19:45     75s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 23:19:45     75s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.67 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.73 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Read aux data ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Others data preparation ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Create route kernel ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Ndr track 0 does not exist
[12/03 23:19:45     75s] (I)       ---------------------Grid Graph Info--------------------
[12/03 23:19:45     75s] (I)       Routing area        : (0, 0) - (3452800, 3632800)
[12/03 23:19:45     75s] (I)       Core area           : (507360, 507360) - (2946080, 3125920)
[12/03 23:19:45     75s] (I)       Site width          :  1120  (dbu)
[12/03 23:19:45     75s] (I)       Row height          :  7840  (dbu)
[12/03 23:19:45     75s] (I)       GCell row height    :  7840  (dbu)
[12/03 23:19:45     75s] (I)       GCell width         : 47040  (dbu)
[12/03 23:19:45     75s] (I)       GCell height        : 47040  (dbu)
[12/03 23:19:45     75s] (I)       Grid                :    74    78     6
[12/03 23:19:45     75s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 23:19:45     75s] (I)       Vertical capacity   :     0 47040     0 47040     0 47040
[12/03 23:19:45     75s] (I)       Horizontal capacity :     0     0 47040     0 47040     0
[12/03 23:19:45     75s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 23:19:45     75s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 23:19:45     75s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 23:19:45     75s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 23:19:45     75s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 23:19:45     75s] (I)       Num tracks per GCell: 51.13 42.00 42.00 42.00 42.00 21.00
[12/03 23:19:45     75s] (I)       Total num of tracks :     0  3083  3243  3083  3243  1541
[12/03 23:19:45     75s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 23:19:45     75s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 23:19:45     75s] (I)       --------------------------------------------------------
[12/03 23:19:45     75s] 
[12/03 23:19:45     75s] [NR-eGR] ============ Routing rule table ============
[12/03 23:19:45     75s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/03 23:19:45     75s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 23:19:45     75s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 23:19:45     75s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 23:19:45     75s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 23:19:45     75s] [NR-eGR] ========================================
[12/03 23:19:45     75s] [NR-eGR] 
[12/03 23:19:45     75s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 23:19:45     75s] (I)       blocked tracks on layer2 : = 102686 / 240474 (42.70%)
[12/03 23:19:45     75s] (I)       blocked tracks on layer3 : = 85990 / 239982 (35.83%)
[12/03 23:19:45     75s] (I)       blocked tracks on layer4 : = 101627 / 240474 (42.26%)
[12/03 23:19:45     75s] (I)       blocked tracks on layer5 : = 95132 / 239982 (39.64%)
[12/03 23:19:45     75s] (I)       blocked tracks on layer6 : = 48558 / 120198 (40.40%)
[12/03 23:19:45     75s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.32 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 1.13 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Reset routing kernel
[12/03 23:19:45     75s] (I)       Started Initialization ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       numLocalWires=11357  numGlobalNetBranches=2871  numLocalNetBranches=2813
[12/03 23:19:45     75s] (I)       totalPins=13495  totalGlobalPin=5459 (40.45%)
[12/03 23:19:45     75s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Generate topology ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       total 2D Cap : 668122 = (305529 H, 362593 V)
[12/03 23:19:45     75s] (I)       
[12/03 23:19:45     75s] (I)       ============  Phase 1a Route ============
[12/03 23:19:45     75s] (I)       Started Phase 1a ( Curr Mem: 1337.66 MB )
[12/03 23:19:45     75s] (I)       Started Pattern routing (1T) ( Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/03 23:19:46     75s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       Usage: 6272 = (3014 H, 3258 V) = (0.99% H, 0.90% V) = (7.089e+04um H, 7.663e+04um V)
[12/03 23:19:46     75s] (I)       Started Add via demand to 2D ( Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       
[12/03 23:19:46     75s] (I)       ============  Phase 1b Route ============
[12/03 23:19:46     75s] (I)       Started Phase 1b ( Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       Usage: 6272 = (3014 H, 3258 V) = (0.99% H, 0.90% V) = (7.089e+04um H, 7.663e+04um V)
[12/03 23:19:46     75s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/03 23:19:46     75s] 
[12/03 23:19:46     75s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] (I)       Started Export 2D cong map ( Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/03 23:19:46     75s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.66 MB )
[12/03 23:19:46     75s] Finished Early Global Route rough congestion estimation: mem = 1337.7M
[12/03 23:19:46     75s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.048, REAL:1.243, MEM:1337.7M
[12/03 23:19:46     75s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/03 23:19:46     75s] OPERPROF: Starting CDPad at level 1, MEM:1337.7M
[12/03 23:19:46     75s] CDPadU 0.052 -> 0.052. R=0.042, N=4426, GS=23.520
[12/03 23:19:46     75s] OPERPROF: Finished CDPad at level 1, CPU:0.028, REAL:0.033, MEM:1337.7M
[12/03 23:19:46     75s] OPERPROF: Starting npMain at level 1, MEM:1337.7M
[12/03 23:19:46     75s] OPERPROF:   Starting npPlace at level 2, MEM:1337.7M
[12/03 23:19:46     75s] OPERPROF:   Finished npPlace at level 2, CPU:0.111, REAL:0.111, MEM:1339.3M
[12/03 23:19:46     75s] OPERPROF: Finished npMain at level 1, CPU:0.127, REAL:0.129, MEM:1339.3M
[12/03 23:19:46     75s] Global placement CDP skipped at cutLevel 11.
[12/03 23:19:46     75s] Iteration 11: Total net bbox = 1.356e+05 (6.60e+04 6.96e+04)
[12/03 23:19:46     75s]               Est.  stn bbox = 1.629e+05 (7.58e+04 8.72e+04)
[12/03 23:19:46     75s]               cpu = 0:00:01.0 real = 0:00:03.0 mem = 1339.3M
[12/03 23:19:46     75s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 23:19:46     76s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/03 23:19:46     76s] Iteration 12: Total net bbox = 1.356e+05 (6.60e+04 6.96e+04)
[12/03 23:19:46     76s]               Est.  stn bbox = 1.629e+05 (7.58e+04 8.72e+04)
[12/03 23:19:46     76s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1339.3M
[12/03 23:19:46     76s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1339.3M
[12/03 23:19:46     76s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 23:19:46     76s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.004, MEM:1339.3M
[12/03 23:19:46     76s] OPERPROF: Starting npMain at level 1, MEM:1339.3M
[12/03 23:19:46     76s] OPERPROF:   Starting npPlace at level 2, MEM:1339.3M
[12/03 23:19:47     77s] OPERPROF:   Finished npPlace at level 2, CPU:1.004, REAL:1.004, MEM:1342.9M
[12/03 23:19:47     77s] OPERPROF: Finished npMain at level 1, CPU:1.019, REAL:1.020, MEM:1342.9M
[12/03 23:19:47     77s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1342.9M
[12/03 23:19:47     77s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 23:19:47     77s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.005, MEM:1342.9M
[12/03 23:19:47     77s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1342.9M
[12/03 23:19:47     77s] Starting Early Global Route rough congestion estimation: mem = 1342.9M
[12/03 23:19:47     77s] (I)       Started Import and model ( Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Started Create place DB ( Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Started Import place data ( Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Started Read instances and placement ( Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Started Read nets ( Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       Started Create route DB ( Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       == Non-default Options ==
[12/03 23:19:47     77s] (I)       Print mode                                         : 2
[12/03 23:19:47     77s] (I)       Stop if highly congested                           : false
[12/03 23:19:47     77s] (I)       Maximum routing layer                              : 6
[12/03 23:19:47     77s] (I)       Assign partition pins                              : false
[12/03 23:19:47     77s] (I)       Support large GCell                                : true
[12/03 23:19:47     77s] (I)       Number of threads                                  : 1
[12/03 23:19:47     77s] (I)       Number of rows per GCell                           : 3
[12/03 23:19:47     77s] (I)       Max num rows per GCell                             : 32
[12/03 23:19:47     77s] (I)       Method to set GCell size                           : row
[12/03 23:19:47     77s] (I)       Counted 1759 PG shapes. We will not process PG shapes layer by layer.
[12/03 23:19:47     77s] (I)       Started Import route data (1T) ( Curr Mem: 1342.91 MB )
[12/03 23:19:47     77s] (I)       ============== Pin Summary ==============
[12/03 23:19:47     77s] (I)       +-------+--------+---------+------------+
[12/03 23:19:47     77s] (I)       | Layer | # pins | % total |      Group |
[12/03 23:19:47     77s] (I)       +-------+--------+---------+------------+
[12/03 23:19:47     77s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/03 23:19:48     77s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/03 23:19:48     77s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 23:19:48     77s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 23:19:48     77s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 23:19:48     77s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/03 23:19:48     77s] (I)       +-------+--------+---------+------------+
[12/03 23:19:48     77s] (I)       Use row-based GCell size
[12/03 23:19:48     77s] (I)       Use row-based GCell align
[12/03 23:19:48     77s] (I)       GCell unit size   : 7840
[12/03 23:19:48     77s] (I)       GCell multiplier  : 3
[12/03 23:19:48     77s] (I)       GCell row height  : 7840
[12/03 23:19:48     77s] (I)       Actual row height : 7840
[12/03 23:19:48     77s] (I)       GCell align ref   : 507360 507360
[12/03 23:19:48     77s] [NR-eGR] Track table information for default rule: 
[12/03 23:19:48     77s] [NR-eGR] METAL1 has no routable track
[12/03 23:19:48     77s] [NR-eGR] METAL2 has single uniform track structure
[12/03 23:19:48     77s] [NR-eGR] METAL3 has single uniform track structure
[12/03 23:19:48     77s] [NR-eGR] METAL4 has single uniform track structure
[12/03 23:19:48     77s] [NR-eGR] METAL5 has single uniform track structure
[12/03 23:19:48     77s] [NR-eGR] METAL6 has single uniform track structure
[12/03 23:19:48     77s] (I)       ============== Default via ===============
[12/03 23:19:48     77s] (I)       +---+------------------+-----------------+
[12/03 23:19:48     77s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 23:19:48     77s] (I)       +---+------------------+-----------------+
[12/03 23:19:48     77s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 23:19:48     77s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 23:19:48     77s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 23:19:48     77s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 23:19:48     77s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/03 23:19:48     77s] (I)       +---+------------------+-----------------+
[12/03 23:19:48     77s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read routing blockages ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read instance blockages ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read PG blockages ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] [NR-eGR] Read 798 PG shapes
[12/03 23:19:48     77s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read boundary cut boxes ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] [NR-eGR] #Routing Blockages  : 0
[12/03 23:19:48     77s] [NR-eGR] #Instance Blockages : 20273
[12/03 23:19:48     77s] [NR-eGR] #PG Blockages       : 798
[12/03 23:19:48     77s] [NR-eGR] #Halo Blockages     : 0
[12/03 23:19:48     77s] [NR-eGR] #Boundary Blockages : 0
[12/03 23:19:48     77s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read blackboxes ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 23:19:48     77s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read prerouted ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 23:19:48     77s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read unlegalized nets ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read nets ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/03 23:19:48     77s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Set up via pillars ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       early_global_route_priority property id does not exist.
[12/03 23:19:48     77s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Model blockages into capacity
[12/03 23:19:48     77s] (I)       Read Num Blocks=21071  Num Prerouted Wires=0  Num CS=0
[12/03 23:19:48     77s] (I)       Started Initialize 3D capacity ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Layer 1 (V) : #blockages 15433 : #preroutes 0
[12/03 23:19:48     77s] (I)       Layer 2 (H) : #blockages 5238 : #preroutes 0
[12/03 23:19:48     77s] (I)       Layer 3 (V) : #blockages 156 : #preroutes 0
[12/03 23:19:48     77s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/03 23:19:48     77s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/03 23:19:48     77s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       -- layer congestion ratio --
[12/03 23:19:48     77s] (I)       Layer 1 : 0.100000
[12/03 23:19:48     77s] (I)       Layer 2 : 0.700000
[12/03 23:19:48     77s] (I)       Layer 3 : 0.700000
[12/03 23:19:48     77s] (I)       Layer 4 : 0.700000
[12/03 23:19:48     77s] (I)       Layer 5 : 0.700000
[12/03 23:19:48     77s] (I)       Layer 6 : 0.700000
[12/03 23:19:48     77s] (I)       ----------------------------
[12/03 23:19:48     77s] (I)       Number of ignored nets                =      0
[12/03 23:19:48     77s] (I)       Number of connected nets              =      0
[12/03 23:19:48     77s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 23:19:48     77s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/03 23:19:48     77s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 23:19:48     77s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 23:19:48     77s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 23:19:48     77s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 23:19:48     77s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 23:19:48     77s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 23:19:48     77s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 23:19:48     77s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.61 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.68 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Read aux data ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Others data preparation ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Create route kernel ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Ndr track 0 does not exist
[12/03 23:19:48     77s] (I)       ---------------------Grid Graph Info--------------------
[12/03 23:19:48     77s] (I)       Routing area        : (0, 0) - (3452800, 3632800)
[12/03 23:19:48     77s] (I)       Core area           : (507360, 507360) - (2946080, 3125920)
[12/03 23:19:48     77s] (I)       Site width          :  1120  (dbu)
[12/03 23:19:48     77s] (I)       Row height          :  7840  (dbu)
[12/03 23:19:48     77s] (I)       GCell row height    :  7840  (dbu)
[12/03 23:19:48     77s] (I)       GCell width         : 23520  (dbu)
[12/03 23:19:48     77s] (I)       GCell height        : 23520  (dbu)
[12/03 23:19:48     77s] (I)       Grid                :   147   155     6
[12/03 23:19:48     77s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 23:19:48     77s] (I)       Vertical capacity   :     0 23520     0 23520     0 23520
[12/03 23:19:48     77s] (I)       Horizontal capacity :     0     0 23520     0 23520     0
[12/03 23:19:48     77s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 23:19:48     77s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 23:19:48     77s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 23:19:48     77s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 23:19:48     77s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 23:19:48     77s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00 10.50
[12/03 23:19:48     77s] (I)       Total num of tracks :     0  3083  3243  3083  3243  1541
[12/03 23:19:48     77s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 23:19:48     77s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 23:19:48     77s] (I)       --------------------------------------------------------
[12/03 23:19:48     77s] 
[12/03 23:19:48     77s] [NR-eGR] ============ Routing rule table ============
[12/03 23:19:48     77s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/03 23:19:48     77s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 23:19:48     77s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 23:19:48     77s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 23:19:48     77s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 23:19:48     77s] [NR-eGR] ========================================
[12/03 23:19:48     77s] [NR-eGR] 
[12/03 23:19:48     77s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 23:19:48     77s] (I)       blocked tracks on layer2 : = 198898 / 477865 (41.62%)
[12/03 23:19:48     77s] (I)       blocked tracks on layer3 : = 164687 / 476721 (34.55%)
[12/03 23:19:48     77s] (I)       blocked tracks on layer4 : = 196399 / 477865 (41.10%)
[12/03 23:19:48     77s] (I)       blocked tracks on layer5 : = 187236 / 476721 (39.28%)
[12/03 23:19:48     77s] (I)       blocked tracks on layer6 : = 93628 / 238855 (39.20%)
[12/03 23:19:48     77s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.30 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 1.04 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Reset routing kernel
[12/03 23:19:48     77s] (I)       Started Initialization ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       numLocalWires=7589  numGlobalNetBranches=1924  numLocalNetBranches=1875
[12/03 23:19:48     77s] (I)       totalPins=13495  totalGlobalPin=7955 (58.95%)
[12/03 23:19:48     77s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Generate topology ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       total 2D Cap : 1331661 = (610898 H, 720763 V)
[12/03 23:19:48     77s] (I)       
[12/03 23:19:48     77s] (I)       ============  Phase 1a Route ============
[12/03 23:19:48     77s] (I)       Started Phase 1a ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Pattern routing (1T) ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/03 23:19:48     77s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Usage: 12805 = (6382 H, 6423 V) = (1.04% H, 0.89% V) = (7.505e+04um H, 7.553e+04um V)
[12/03 23:19:48     77s] (I)       Started Add via demand to 2D ( Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:48     77s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:49     77s] (I)       
[12/03 23:19:49     77s] (I)       ============  Phase 1b Route ============
[12/03 23:19:49     77s] (I)       Started Phase 1b ( Curr Mem: 1342.91 MB )
[12/03 23:19:49     77s] (I)       Usage: 12805 = (6382 H, 6423 V) = (1.04% H, 0.89% V) = (7.505e+04um H, 7.553e+04um V)
[12/03 23:19:49     77s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/03 23:19:49     77s] 
[12/03 23:19:49     77s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:49     77s] (I)       Started Export 2D cong map ( Curr Mem: 1342.91 MB )
[12/03 23:19:49     77s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/03 23:19:49     77s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.91 MB )
[12/03 23:19:49     77s] Finished Early Global Route rough congestion estimation: mem = 1342.9M
[12/03 23:19:49     77s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:1.197, MEM:1342.9M
[12/03 23:19:49     77s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/03 23:19:49     77s] OPERPROF: Starting CDPad at level 1, MEM:1342.9M
[12/03 23:19:49     77s] CDPadU 0.052 -> 0.052. R=0.042, N=4426, GS=11.760
[12/03 23:19:49     77s] OPERPROF: Finished CDPad at level 1, CPU:0.045, REAL:0.047, MEM:1342.9M
[12/03 23:19:49     77s] OPERPROF: Starting npMain at level 1, MEM:1342.9M
[12/03 23:19:49     77s] OPERPROF:   Starting npPlace at level 2, MEM:1342.9M
[12/03 23:19:49     77s] OPERPROF:   Finished npPlace at level 2, CPU:0.081, REAL:0.082, MEM:1345.5M
[12/03 23:19:49     77s] OPERPROF: Finished npMain at level 1, CPU:0.095, REAL:0.096, MEM:1345.5M
[12/03 23:19:49     77s] Global placement CDP skipped at cutLevel 13.
[12/03 23:19:49     77s] Iteration 13: Total net bbox = 1.369e+05 (6.72e+04 6.97e+04)
[12/03 23:19:49     77s]               Est.  stn bbox = 1.649e+05 (7.75e+04 8.74e+04)
[12/03 23:19:49     77s]               cpu = 0:00:01.2 real = 0:00:03.0 mem = 1345.5M
[12/03 23:19:49     77s] Iteration 14: Total net bbox = 1.369e+05 (6.72e+04 6.97e+04)
[12/03 23:19:49     77s]               Est.  stn bbox = 1.649e+05 (7.75e+04 8.74e+04)
[12/03 23:19:49     77s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1345.5M
[12/03 23:19:49     77s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1345.5M
[12/03 23:19:49     77s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/03 23:19:49     77s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.002, MEM:1345.5M
[12/03 23:19:49     77s] OPERPROF: Starting npMain at level 1, MEM:1345.5M
[12/03 23:19:49     77s] OPERPROF:   Starting npPlace at level 2, MEM:1345.5M
[12/03 23:19:53     81s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1355.6M
[12/03 23:19:53     81s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:   Finished npPlace at level 2, CPU:3.940, REAL:3.944, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF: Finished npMain at level 1, CPU:3.960, REAL:3.970, MEM:1367.6M
[12/03 23:19:53     81s] Iteration 15: Total net bbox = 1.464e+05 (7.16e+04 7.47e+04)
[12/03 23:19:53     81s]               Est.  stn bbox = 1.742e+05 (8.21e+04 9.22e+04)
[12/03 23:19:53     81s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 1367.6M
[12/03 23:19:53     81s] [adp] clock
[12/03 23:19:53     81s] [adp] weight, nr nets, wire length
[12/03 23:19:53     81s] [adp]      0        0  0.000000
[12/03 23:19:53     81s] [adp] data
[12/03 23:19:53     81s] [adp] weight, nr nets, wire length
[12/03 23:19:53     81s] [adp]      0     4491  146358.761000
[12/03 23:19:53     81s] [adp] 0.000000|0.000000|0.000000
[12/03 23:19:53     81s] Iteration 16: Total net bbox = 1.464e+05 (7.16e+04 7.47e+04)
[12/03 23:19:53     81s]               Est.  stn bbox = 1.742e+05 (8.21e+04 9.22e+04)
[12/03 23:19:53     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1367.6M
[12/03 23:19:53     81s] *** cost = 1.464e+05 (7.16e+04 7.47e+04) (cpu for global=0:00:10.6) real=0:00:16.0***
[12/03 23:19:53     81s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[12/03 23:19:53     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1367.6M
[12/03 23:19:53     81s] Solver runtime cpu: 0:00:07.3 real: 0:00:07.3
[12/03 23:19:53     81s] Core Placement runtime cpu: 0:00:08.5 real: 0:00:08.0
[12/03 23:19:53     81s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/03 23:19:53     81s] Type 'man IMPSP-9025' for more detail.
[12/03 23:19:53     81s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1367.6M
[12/03 23:19:53     81s] z: 2, totalTracks: 1
[12/03 23:19:53     81s] z: 4, totalTracks: 1
[12/03 23:19:53     81s] z: 6, totalTracks: 1
[12/03 23:19:53     81s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/03 23:19:53     81s] All LLGs are deleted
[12/03 23:19:53     81s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.003, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1367.6M
[12/03 23:19:53     81s] Core basic site is core7T
[12/03 23:19:53     81s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1367.6M
[12/03 23:19:53     81s] Fast DP-INIT is on for default
[12/03 23:19:53     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 23:19:53     81s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.024, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:       Starting CMU at level 4, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1367.6M
[12/03 23:19:53     81s] 
[12/03 23:19:53     81s] Bad Lib Cell Checking (CMU) is done! (0)
[12/03 23:19:53     81s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.034, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.003, MEM:1367.6M
[12/03 23:19:53     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1367.6MB).
[12/03 23:19:53     81s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.064, MEM:1367.6M
[12/03 23:19:53     81s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.024, REAL:0.066, MEM:1367.6M
[12/03 23:19:53     81s] TDRefine: refinePlace mode is spiral
[12/03 23:19:53     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3791317.1
[12/03 23:19:53     81s] OPERPROF: Starting RefinePlace at level 1, MEM:1367.6M
[12/03 23:19:53     81s] *** Starting refinePlace (0:01:21 mem=1367.6M) ***
[12/03 23:19:53     81s] Total net bbox length = 1.464e+05 (7.163e+04 7.473e+04) (ext = 2.240e+04)
[12/03 23:19:53     81s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/03 23:19:53     81s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1367.6M
[12/03 23:19:53     81s] Starting refinePlace ...
[12/03 23:19:53     81s] ** Cut row section cpu time 0:00:00.0.
[12/03 23:19:53     81s]    Spread Effort: high, standalone mode, useDDP on.
[12/03 23:19:53     81s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1367.6MB) @(0:01:21 - 0:01:21).
[12/03 23:19:53     81s] Move report: preRPlace moves 4426 insts, mean move: 1.15 um, max move: 4.01 um 
[12/03 23:19:53     81s] 	Max move on inst (cpu/datapath/regFile/RAM_reg[1][11]): (871.11, 796.72) --> (873.04, 794.64)
[12/03 23:19:53     81s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/03 23:19:53     81s] wireLenOptFixPriorityInst 0 inst fixed
[12/03 23:19:53     81s] Placement tweakage begins.
[12/03 23:19:53     81s] wire length = 1.675e+05
[12/03 23:19:53     81s] wire length = 1.618e+05
[12/03 23:19:53     81s] Placement tweakage ends.
[12/03 23:19:53     81s] Move report: tweak moves 907 insts, mean move: 6.09 um, max move: 22.40 um 
[12/03 23:19:53     81s] 	Max move on inst (cpu/datapath/shifterUnit/U404): (578.48, 724.08) --> (585.20, 739.76)
[12/03 23:19:53     81s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1375.6MB) @(0:01:21 - 0:01:22).
[12/03 23:19:53     81s] 
[12/03 23:19:53     81s] Running Spiral with 1 thread in Normal Mode  fetchWidth=240 
[12/03 23:19:53     81s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/03 23:19:53     81s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1375.6MB) @(0:01:22 - 0:01:22).
[12/03 23:19:53     81s] Move report: Detail placement moves 4426 insts, mean move: 2.25 um, max move: 22.92 um 
[12/03 23:19:53     81s] 	Max move on inst (cpu/datapath/shifterUnit/U404): (578.44, 723.60) --> (585.20, 739.76)
[12/03 23:19:53     81s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1375.6MB
[12/03 23:19:53     81s] Statistics of distance of Instance movement in refine placement:
[12/03 23:19:53     81s]   maximum (X+Y) =        22.92 um
[12/03 23:19:53     81s]   inst (cpu/datapath/shifterUnit/U404) with max move: (578.437, 723.602) -> (585.2, 739.76)
[12/03 23:19:53     81s]   mean    (X+Y) =         2.25 um
[12/03 23:19:53     81s] Summary Report:
[12/03 23:19:53     81s] Instances move: 4426 (out of 4426 movable)
[12/03 23:19:53     81s] Instances flipped: 0
[12/03 23:19:53     81s] Mean displacement: 2.25 um
[12/03 23:19:53     81s] Max displacement: 22.92 um (Instance: cpu/datapath/shifterUnit/U404) (578.437, 723.602) -> (585.2, 739.76)
[12/03 23:19:53     81s] 	Length: 10 sites, height: 1 rows, site name: core7T, cell type: MUX2X1
[12/03 23:19:53     81s] Total instances moved : 4426
[12/03 23:19:53     81s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.397, REAL:0.459, MEM:1375.6M
[12/03 23:19:53     81s] Total net bbox length = 1.423e+05 (6.747e+04 7.482e+04) (ext = 2.252e+04)
[12/03 23:19:53     81s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1375.6MB
[12/03 23:19:53     81s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1375.6MB) @(0:01:21 - 0:01:22).
[12/03 23:19:53     81s] *** Finished refinePlace (0:01:22 mem=1375.6M) ***
[12/03 23:19:53     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3791317.1
[12/03 23:19:53     81s] OPERPROF: Finished RefinePlace at level 1, CPU:0.404, REAL:0.481, MEM:1375.6M
[12/03 23:19:53     81s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1375.6M
[12/03 23:19:53     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1375.6M
[12/03 23:19:53     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1375.6M
[12/03 23:19:53     81s] All LLGs are deleted
[12/03 23:19:53     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1375.6M
[12/03 23:19:53     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1375.6M
[12/03 23:19:53     81s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.019, MEM:1338.6M
[12/03 23:19:53     81s] *** End of Placement (cpu=0:00:11.5, real=0:00:16.0, mem=1338.6M) ***
[12/03 23:19:53     81s] z: 2, totalTracks: 1
[12/03 23:19:53     81s] z: 4, totalTracks: 1
[12/03 23:19:53     81s] z: 6, totalTracks: 1
[12/03 23:19:53     81s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/03 23:19:53     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1338.6M
[12/03 23:19:53     81s] Core basic site is core7T
[12/03 23:19:53     81s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.005, MEM:1338.6M
[12/03 23:19:53     81s] Fast DP-INIT is on for default
[12/03 23:19:53     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/03 23:19:53     81s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.027, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.032, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.003, REAL:0.004, MEM:1338.6M
[12/03 23:19:53     81s] default core: bins with density > 0.750 =  0.18 % ( 2 / 1088 )
[12/03 23:19:53     81s] Density distribution unevenness ratio = 88.164%
[12/03 23:19:53     81s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.005, REAL:0.007, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.003, MEM:1338.6M
[12/03 23:19:53     81s] All LLGs are deleted
[12/03 23:19:53     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1338.6M
[12/03 23:19:53     81s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.013, MEM:1338.6M
[12/03 23:19:53     81s] *** Free Virtual Timing Model ...(mem=1338.6M)
[12/03 23:19:53     81s] Starting IO pin assignment...
[12/03 23:19:53     81s] **INFO: Enable pre-place timing setting for timing analysis
[12/03 23:19:53     81s] Set Using Default Delay Limit as 101.
[12/03 23:19:53     81s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/03 23:19:53     81s] Set Default Net Delay as 0 ps.
[12/03 23:19:53     81s] Set Default Net Load as 0 pF. 
[12/03 23:19:53     81s] **INFO: Analyzing IO path groups for slack adjustment
[12/03 23:19:53     81s] **INFO: Disable pre-place timing setting for timing analysis
[12/03 23:19:53     81s] Set Using Default Delay Limit as 1000.
[12/03 23:19:53     81s] Set Default Net Delay as 1000 ps.
[12/03 23:19:53     81s] Set Default Net Load as 0.5 pF. 
[12/03 23:19:53     81s] Info: Disable timing driven in postCTS congRepair.
[12/03 23:19:53     81s] 
[12/03 23:19:53     81s] Starting congRepair ...
[12/03 23:19:53     81s] User Input Parameters:
[12/03 23:19:53     81s] - Congestion Driven    : On
[12/03 23:19:53     81s] - Timing Driven        : Off
[12/03 23:19:53     81s] - Area-Violation Based : On
[12/03 23:19:53     81s] - Start Rollback Level : -5
[12/03 23:19:53     81s] - Legalized            : On
[12/03 23:19:53     81s] - Window Based         : Off
[12/03 23:19:53     81s] - eDen incr mode       : Off
[12/03 23:19:53     81s] - Small incr mode      : Off
[12/03 23:19:53     81s] 
[12/03 23:19:53     81s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1329.1M
[12/03 23:19:53     81s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1329.1M
[12/03 23:19:53     81s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1329.1M
[12/03 23:19:53     81s] Starting Early Global Route congestion estimation: mem = 1329.1M
[12/03 23:19:53     81s] (I)       Started Import and model ( Curr Mem: 1329.06 MB )
[12/03 23:19:53     81s] (I)       Started Create place DB ( Curr Mem: 1329.06 MB )
[12/03 23:19:53     81s] (I)       Started Import place data ( Curr Mem: 1329.06 MB )
[12/03 23:19:53     81s] (I)       Started Read instances and placement ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read nets ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Create route DB ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       == Non-default Options ==
[12/03 23:19:54     81s] (I)       Maximum routing layer                              : 6
[12/03 23:19:54     81s] (I)       Number of threads                                  : 1
[12/03 23:19:54     81s] (I)       Use non-blocking free Dbs wires                    : false
[12/03 23:19:54     81s] (I)       Method to set GCell size                           : row
[12/03 23:19:54     81s] (I)       Counted 1759 PG shapes. We will not process PG shapes layer by layer.
[12/03 23:19:54     81s] (I)       Started Import route data (1T) ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       ============== Pin Summary ==============
[12/03 23:19:54     81s] (I)       +-------+--------+---------+------------+
[12/03 23:19:54     81s] (I)       | Layer | # pins | % total |      Group |
[12/03 23:19:54     81s] (I)       +-------+--------+---------+------------+
[12/03 23:19:54     81s] (I)       |     1 |  13448 |   98.85 |        Pin |
[12/03 23:19:54     81s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/03 23:19:54     81s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/03 23:19:54     81s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/03 23:19:54     81s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/03 23:19:54     81s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/03 23:19:54     81s] (I)       +-------+--------+---------+------------+
[12/03 23:19:54     81s] (I)       Use row-based GCell size
[12/03 23:19:54     81s] (I)       Use row-based GCell align
[12/03 23:19:54     81s] (I)       GCell unit size   : 7840
[12/03 23:19:54     81s] (I)       GCell multiplier  : 1
[12/03 23:19:54     81s] (I)       GCell row height  : 7840
[12/03 23:19:54     81s] (I)       Actual row height : 7840
[12/03 23:19:54     81s] (I)       GCell align ref   : 507360 507360
[12/03 23:19:54     81s] [NR-eGR] Track table information for default rule: 
[12/03 23:19:54     81s] [NR-eGR] METAL1 has no routable track
[12/03 23:19:54     81s] [NR-eGR] METAL2 has single uniform track structure
[12/03 23:19:54     81s] [NR-eGR] METAL3 has single uniform track structure
[12/03 23:19:54     81s] [NR-eGR] METAL4 has single uniform track structure
[12/03 23:19:54     81s] [NR-eGR] METAL5 has single uniform track structure
[12/03 23:19:54     81s] [NR-eGR] METAL6 has single uniform track structure
[12/03 23:19:54     81s] (I)       ============== Default via ===============
[12/03 23:19:54     81s] (I)       +---+------------------+-----------------+
[12/03 23:19:54     81s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/03 23:19:54     81s] (I)       +---+------------------+-----------------+
[12/03 23:19:54     81s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/03 23:19:54     81s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/03 23:19:54     81s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/03 23:19:54     81s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/03 23:19:54     81s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/03 23:19:54     81s] (I)       +---+------------------+-----------------+
[12/03 23:19:54     81s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read routing blockages ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read instance blockages ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read PG blockages ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] [NR-eGR] Read 798 PG shapes
[12/03 23:19:54     81s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read boundary cut boxes ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] [NR-eGR] #Routing Blockages  : 0
[12/03 23:19:54     81s] [NR-eGR] #Instance Blockages : 20273
[12/03 23:19:54     81s] [NR-eGR] #PG Blockages       : 798
[12/03 23:19:54     81s] [NR-eGR] #Halo Blockages     : 0
[12/03 23:19:54     81s] [NR-eGR] #Boundary Blockages : 0
[12/03 23:19:54     81s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read blackboxes ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/03 23:19:54     81s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read prerouted ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/03 23:19:54     81s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read unlegalized nets ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read nets ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/03 23:19:54     81s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Set up via pillars ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       early_global_route_priority property id does not exist.
[12/03 23:19:54     81s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Model blockages into capacity
[12/03 23:19:54     81s] (I)       Read Num Blocks=21071  Num Prerouted Wires=0  Num CS=0
[12/03 23:19:54     81s] (I)       Started Initialize 3D capacity ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Layer 1 (V) : #blockages 15433 : #preroutes 0
[12/03 23:19:54     81s] (I)       Layer 2 (H) : #blockages 5238 : #preroutes 0
[12/03 23:19:54     81s] (I)       Layer 3 (V) : #blockages 156 : #preroutes 0
[12/03 23:19:54     81s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/03 23:19:54     81s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/03 23:19:54     81s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       -- layer congestion ratio --
[12/03 23:19:54     81s] (I)       Layer 1 : 0.100000
[12/03 23:19:54     81s] (I)       Layer 2 : 0.700000
[12/03 23:19:54     81s] (I)       Layer 3 : 0.700000
[12/03 23:19:54     81s] (I)       Layer 4 : 0.700000
[12/03 23:19:54     81s] (I)       Layer 5 : 0.700000
[12/03 23:19:54     81s] (I)       Layer 6 : 0.700000
[12/03 23:19:54     81s] (I)       ----------------------------
[12/03 23:19:54     81s] (I)       Number of ignored nets                =      0
[12/03 23:19:54     81s] (I)       Number of connected nets              =      0
[12/03 23:19:54     81s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/03 23:19:54     81s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/03 23:19:54     81s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/03 23:19:54     81s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/03 23:19:54     81s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/03 23:19:54     81s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/03 23:19:54     81s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/03 23:19:54     81s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/03 23:19:54     81s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/03 23:19:54     81s] (I)       Finished Import route data (1T) ( CPU: 0.07 sec, Real: 0.16 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.20 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Read aux data ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Others data preparation ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Started Create route kernel ( Curr Mem: 1329.06 MB )
[12/03 23:19:54     81s] (I)       Ndr track 0 does not exist
[12/03 23:19:54     81s] (I)       ---------------------Grid Graph Info--------------------
[12/03 23:19:54     81s] (I)       Routing area        : (0, 0) - (3452800, 3632800)
[12/03 23:19:54     81s] (I)       Core area           : (507360, 507360) - (2946080, 3125920)
[12/03 23:19:54     81s] (I)       Site width          :  1120  (dbu)
[12/03 23:19:54     81s] (I)       Row height          :  7840  (dbu)
[12/03 23:19:54     81s] (I)       GCell row height    :  7840  (dbu)
[12/03 23:19:54     81s] (I)       GCell width         :  7840  (dbu)
[12/03 23:19:54     81s] (I)       GCell height        :  7840  (dbu)
[12/03 23:19:54     81s] (I)       Grid                :   440   463     6
[12/03 23:19:54     81s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/03 23:19:54     81s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/03 23:19:54     81s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/03 23:19:54     81s] (I)       Default wire width  :   460   560   560   560   560   880
[12/03 23:19:54     81s] (I)       Default wire space  :   460   560   560   560   560   920
[12/03 23:19:54     81s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/03 23:19:54     81s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/03 23:19:54     81s] (I)       First track coord   :     0   560   560   560   560  1680
[12/03 23:19:54     81s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/03 23:19:54     81s] (I)       Total num of tracks :     0  3083  3243  3083  3243  1541
[12/03 23:19:54     81s] (I)       Num of masks        :     1     1     1     1     1     1
[12/03 23:19:54     81s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/03 23:19:54     81s] (I)       --------------------------------------------------------
[12/03 23:19:54     81s] 
[12/03 23:19:54     81s] [NR-eGR] ============ Routing rule table ============
[12/03 23:19:54     81s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/03 23:19:54     81s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/03 23:19:54     81s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/03 23:19:54     81s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 23:19:54     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/03 23:19:54     81s] [NR-eGR] ========================================
[12/03 23:19:54     81s] [NR-eGR] 
[12/03 23:19:54     81s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/03 23:19:54     81s] (I)       blocked tracks on layer2 : = 580234 / 1427429 (40.65%)
[12/03 23:19:54     81s] (I)       blocked tracks on layer3 : = 471084 / 1426920 (33.01%)
[12/03 23:19:54     81s] (I)       blocked tracks on layer4 : = 574191 / 1427429 (40.23%)
[12/03 23:19:54     81s] (I)       blocked tracks on layer5 : = 557734 / 1426920 (39.09%)
[12/03 23:19:54     81s] (I)       blocked tracks on layer6 : = 273495 / 713483 (38.33%)
[12/03 23:19:54     81s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.26 sec, Curr Mem: 1337.23 MB )
[12/03 23:19:54     81s] (I)       Finished Import and model ( CPU: 0.09 sec, Real: 0.52 sec, Curr Mem: 1337.23 MB )
[12/03 23:19:54     81s] (I)       Reset routing kernel
[12/03 23:19:54     81s] (I)       Started Global Routing ( Curr Mem: 1337.23 MB )
[12/03 23:19:54     81s] (I)       Started Initialization ( Curr Mem: 1337.23 MB )
[12/03 23:19:54     81s] (I)       totalPins=13495  totalGlobalPin=13247 (98.16%)
[12/03 23:19:54     81s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.23 MB )
[12/03 23:19:54     81s] (I)       Started Net group 1 ( Curr Mem: 1337.23 MB )
[12/03 23:19:54     81s] (I)       Started Generate topology ( Curr Mem: 1337.23 MB )
[12/03 23:19:54     81s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1337.23 MB )
[12/03 23:19:54     81s] (I)       total 2D Cap : 3990065 = (1835545 H, 2154520 V)
[12/03 23:19:54     81s] [NR-eGR] Layer group 1: route 4439 net(s) in layer range [2, 6]
[12/03 23:19:54     81s] (I)       
[12/03 23:19:54     81s] (I)       ============  Phase 1a Route ============
[12/03 23:19:54     81s] (I)       Started Phase 1a ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Pattern routing (1T) ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/03 23:19:54     81s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Usage: 40513 = (19815 H, 20698 V) = (1.08% H, 0.96% V) = (7.767e+04um H, 8.114e+04um V)
[12/03 23:19:54     81s] (I)       Started Add via demand to 2D ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       
[12/03 23:19:54     81s] (I)       ============  Phase 1b Route ============
[12/03 23:19:54     81s] (I)       Started Phase 1b ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Usage: 40488 = (19790 H, 20698 V) = (1.08% H, 0.96% V) = (7.758e+04um H, 8.114e+04um V)
[12/03 23:19:54     81s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.587130e+05um
[12/03 23:19:54     81s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/03 23:19:54     81s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/03 23:19:54     81s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       
[12/03 23:19:54     81s] (I)       ============  Phase 1c Route ============
[12/03 23:19:54     81s] (I)       Started Phase 1c ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Two level routing ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Level2 Grid: 88 x 93
[12/03 23:19:54     81s] (I)       Started Two Level Routing ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Usage: 40488 = (19790 H, 20698 V) = (1.08% H, 0.96% V) = (7.758e+04um H, 8.114e+04um V)
[12/03 23:19:54     81s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.06 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       
[12/03 23:19:54     81s] (I)       ============  Phase 1d Route ============
[12/03 23:19:54     81s] (I)       Started Phase 1d ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Detoured routing ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Usage: 40488 = (19790 H, 20698 V) = (1.08% H, 0.96% V) = (7.758e+04um H, 8.114e+04um V)
[12/03 23:19:54     81s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       
[12/03 23:19:54     81s] (I)       ============  Phase 1e Route ============
[12/03 23:19:54     81s] (I)       Started Phase 1e ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Route legalization ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Usage: 40488 = (19790 H, 20698 V) = (1.08% H, 0.96% V) = (7.758e+04um H, 8.114e+04um V)
[12/03 23:19:54     81s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.587130e+05um
[12/03 23:19:54     81s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       
[12/03 23:19:54     81s] (I)       ============  Phase 1l Route ============
[12/03 23:19:54     81s] (I)       Started Phase 1l ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Layer assignment (1T) ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.28 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Clean cong LA ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/03 23:19:54     81s] (I)       Layer  2:     853297     19641        62      553133      869827    (38.87%) 
[12/03 23:19:54     81s] (I)       Layer  3:     965528     18160         0      422765     1000034    (29.71%) 
[12/03 23:19:54     81s] (I)       Layer  4:     858288      8160         0      544873      878087    (38.29%) 
[12/03 23:19:54     81s] (I)       Layer  5:     870371      3234         0      542059      880740    (38.10%) 
[12/03 23:19:54     81s] (I)       Layer  6:     442952       624         0      258975      452504    (36.40%) 
[12/03 23:19:54     81s] (I)       Total:       3990436     49819        62     2321805     4081192    (36.26%) 
[12/03 23:19:54     81s] (I)       
[12/03 23:19:54     81s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/03 23:19:54     81s] [NR-eGR]                        OverCon            
[12/03 23:19:54     81s] [NR-eGR]                         #Gcell     %Gcell
[12/03 23:19:54     81s] [NR-eGR]       Layer                (2)    OverCon 
[12/03 23:19:54     81s] [NR-eGR] ----------------------------------------------
[12/03 23:19:54     81s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/03 23:19:54     81s] [NR-eGR]  METAL2  (2)        58( 0.05%)   ( 0.05%) 
[12/03 23:19:54     81s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/03 23:19:54     81s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/03 23:19:54     81s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/03 23:19:54     81s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/03 23:19:54     81s] [NR-eGR] ----------------------------------------------
[12/03 23:19:54     81s] [NR-eGR] Total               58( 0.01%)   ( 0.01%) 
[12/03 23:19:54     81s] [NR-eGR] 
[12/03 23:19:54     81s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.45 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       Started Export 3D cong map ( Curr Mem: 1340.34 MB )
[12/03 23:19:54     81s] (I)       total 2D Cap : 3996009 = (1838928 H, 2157081 V)
[12/03 23:19:55     81s] (I)       Started Export 2D cong map ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     81s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/03 23:19:55     81s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/03 23:19:55     81s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     81s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     81s] Early Global Route congestion estimation runtime: 1.02 seconds, mem = 1340.3M
[12/03 23:19:55     81s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.216, REAL:1.021, MEM:1340.3M
[12/03 23:19:55     81s] OPERPROF: Starting HotSpotCal at level 1, MEM:1340.3M
[12/03 23:19:55     81s] [hotspot] +------------+---------------+---------------+
[12/03 23:19:55     81s] [hotspot] |            |   max hotspot | total hotspot |
[12/03 23:19:55     81s] [hotspot] +------------+---------------+---------------+
[12/03 23:19:55     81s] [hotspot] | normalized |          0.00 |          0.00 |
[12/03 23:19:55     81s] [hotspot] +------------+---------------+---------------+
[12/03 23:19:55     81s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/03 23:19:55     81s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/03 23:19:55     81s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.010, MEM:1340.3M
[12/03 23:19:55     81s] Skipped repairing congestion.
[12/03 23:19:55     81s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1340.3M
[12/03 23:19:55     81s] Starting Early Global Route wiring: mem = 1340.3M
[12/03 23:19:55     81s] (I)       ============= Track Assignment ============
[12/03 23:19:55     81s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     81s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     81s] (I)       Started Track Assignment (1T) ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     81s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/03 23:19:55     81s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     81s] (I)       Run Multi-thread track assignment
[12/03 23:19:55     82s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] (I)       Started Export ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] [NR-eGR] Started Export DB wires ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] [NR-eGR] Started Export all nets ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] [NR-eGR] Started Set wire vias ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] [NR-eGR] --------------------------------------------------------------------------
[12/03 23:19:55     82s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13443
[12/03 23:19:55     82s] [NR-eGR] METAL2  (2V) length: 5.300507e+04um, number of vias: 17539
[12/03 23:19:55     82s] [NR-eGR] METAL3  (3H) length: 6.727560e+04um, number of vias: 3135
[12/03 23:19:55     82s] [NR-eGR] METAL4  (4V) length: 3.111923e+04um, number of vias: 535
[12/03 23:19:55     82s] [NR-eGR] METAL5  (5H) length: 1.204224e+04um, number of vias: 72
[12/03 23:19:55     82s] [NR-eGR] METAL6  (6V) length: 2.472655e+03um, number of vias: 0
[12/03 23:19:55     82s] [NR-eGR] Total length: 1.659148e+05um, number of vias: 34724
[12/03 23:19:55     82s] [NR-eGR] --------------------------------------------------------------------------
[12/03 23:19:55     82s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/03 23:19:55     82s] [NR-eGR] --------------------------------------------------------------------------
[12/03 23:19:55     82s] (I)       Started Update net boxes ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] (I)       Started Update timing ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.10 sec, Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] (I)       Started Postprocess design ( Curr Mem: 1340.34 MB )
[12/03 23:19:55     82s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1332.34 MB )
[12/03 23:19:55     82s] Early Global Route wiring runtime: 0.21 seconds, mem = 1332.3M
[12/03 23:19:55     82s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.085, REAL:0.207, MEM:1332.3M
[12/03 23:19:55     82s] Tdgp not successfully inited but do clear! skip clearing
[12/03 23:19:55     82s] End of congRepair (cpu=0:00:00.3, real=0:00:02.0)
[12/03 23:19:55     82s] *** Finishing placeDesign default flow ***
[12/03 23:19:55     82s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:20, mem = 1330.3M **
[12/03 23:19:55     82s] Tdgp not successfully inited but do clear! skip clearing
[12/03 23:19:55     82s] 
[12/03 23:19:55     82s] *** Summary of all messages that are not suppressed in this session:
[12/03 23:19:55     82s] Severity  ID               Count  Summary                                  
[12/03 23:19:55     82s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/03 23:19:55     82s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/03 23:19:55     82s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/03 23:19:55     82s] *** Message Summary: 4 warning(s), 0 error(s)
[12/03 23:19:55     82s] 
[12/03 23:20:06     82s] <CMD> setDrawView place
[12/03 23:20:08     82s] <CMD> zoomBox -886.64450 291.57600 2478.68800 1518.62300
[12/03 23:20:08     82s] <CMD> zoomBox -650.28200 382.86450 2210.25100 1425.85450
[12/03 23:20:08     82s] <CMD> zoomBox -448.53450 454.58750 1982.91850 1341.12900
[12/03 23:20:09     82s] <CMD> zoomBox 187.43950 680.68250 1266.28900 1074.04600
[12/03 23:20:10     82s] <CMD> zoomBox 263.52850 707.73300 1180.55050 1042.09200
[12/03 23:20:11     83s] <CMD> zoomBox 467.48300 784.00100 946.17400 958.53850
[12/03 23:20:13     83s] <CMD> zoomBox -1.34750 609.79550 1491.87600 1154.24550
[12/03 23:20:13     83s] <CMD> zoomBox -1139.13750 187.94500 2820.10050 1631.53800
[12/03 23:20:16     83s] <CMD> zoomBox -1461.50450 68.42300 3196.42300 1766.76800
[12/03 23:20:21     83s] <CMD> zoomBox -881.55200 281.95650 2483.80100 1509.01100
[12/03 23:20:21     83s] <CMD> zoomBox -655.05700 365.35000 2205.49350 1408.34650
[12/03 23:20:22     83s] <CMD> zoomBox 144.35350 655.23700 1223.21000 1048.60300
[12/03 23:20:22     83s] <CMD> zoomBox 492.72800 769.48750 899.61850 917.84550
[12/03 23:20:24     83s] <CMD> zoomBox 369.22600 724.75300 1031.78100 966.32950
[12/03 23:20:24     83s] <CMD> zoomBox 77.44350 619.18900 1346.69150 1081.97450
[12/03 23:20:25     83s] <CMD> zoomBox -1216.28750 151.13150 2742.97450 1594.73350
[12/03 23:20:26     83s] <CMD> zoomBox -2412.73550 -281.73000 4034.26250 2068.93500
[12/03 23:20:27     83s] <CMD> zoomBox -1947.64450 -115.35600 3532.30450 1882.70950
[12/04 14:32:01   4030s] <CMD> selectInst corner0
[12/04 14:32:01   4030s] <CMD> zoomBox -1632.66800 -84.01900 3025.28850 1614.33650
[12/04 14:32:02   4030s] <CMD> zoomBox -1364.93800 -57.38250 2594.32500 1386.21950
[12/04 14:32:02   4030s] <CMD> zoomBox -1137.36750 -34.74200 2228.00600 1192.32000
[12/04 14:32:03   4030s] <CMD> zoomBox -779.51350 0.86050 1651.96950 887.41300
[12/04 14:32:03   4030s] <CMD> zoomBox -645.46100 9.41700 1421.29950 762.98650
[12/04 14:32:05   4030s] <CMD> zoomBox -772.73950 -16.25250 1658.74350 870.30000
[12/04 14:32:05   4030s] <CMD> zoomBox -537.27500 31.23600 1219.47250 671.77050
[12/04 14:32:06   4030s] <CMD> panPage 0 -1
[12/04 14:32:07   4030s] <CMD> zoomBox -448.66550 -141.60550 1044.57050 402.84900
[12/04 14:32:07   4030s] <CMD> zoomBox -373.34700 -125.18450 895.90400 337.60200
[12/04 14:32:08   4030s] <CMD> zoomBox -254.90900 -98.25500 662.12550 236.10850
[12/04 14:32:08   4030s] <CMD> zoomBox -139.07400 -62.81600 424.10000 142.52500
[12/04 14:32:09   4030s] <CMD> zoomBox -95.23000 -43.41500 311.66350 104.94400
[12/04 14:32:09   4030s] <CMD> deselectAll
[12/04 14:32:09   4030s] <CMD> selectInst corner0
[12/04 14:32:10   4030s] <CMD> deselectAll
[12/04 14:32:10   4030s] <CMD> selectInst corner0
[12/04 14:32:10   4030s] <CMD> panPage 0 1
[12/04 14:32:11   4030s] <CMD> panPage 0 -1
[12/04 14:32:12   4031s] <CMD> zoomBox -78.64400 -37.50850 267.21550 88.59650
[12/04 14:32:12   4031s] <CMD> zoomBox -64.54650 -32.48800 229.43450 74.70150
[12/04 14:32:12   4031s] <CMD> zoomBox -52.56300 -28.22050 197.32100 62.89050
[12/04 14:32:13   4031s] <CMD> zoomBox -23.84150 -13.27600 106.60050 34.28500
[12/04 14:32:13   4031s] <CMD> zoomBox -19.27050 -11.07650 91.60550 29.35050
[12/04 14:32:13   4031s] <CMD> zoomBox -10.07000 -6.58550 58.02250 18.24200
[12/04 14:32:14   4031s] <CMD> panPage -1 0
[12/04 14:32:14   4031s] <CMD> panPage 1 0
[12/04 14:32:15   4031s] <CMD> zoomBox -5.60550 -3.74800 36.21250 11.49950
[12/04 14:32:16   4031s] <CMD> zoomBox -1.67900 -1.84150 20.15250 6.11850
[12/04 14:32:16   4031s] <CMD> zoomBox -0.46500 -1.11700 12.94250 3.77150
[12/04 14:32:17   4031s] <CMD> zoomBox -0.18650 -0.94400 11.21050 3.21150
[12/04 14:32:17   4031s] <CMD> panPage -1 0
[12/04 14:32:18   4031s] <CMD> zoomBox -1.98050 -0.54400 5.01850 2.00800
[12/04 14:32:18   4031s] <CMD> zoomBox -1.60700 -0.45150 4.34200 1.71750
[12/04 14:32:19   4031s] <CMD> zoomBox -0.59550 -0.18700 2.04450 0.77550
[12/04 14:32:19   4031s] <CMD> zoomBox -0.21950 -0.08550 0.95200 0.34150
[12/04 14:32:20   4031s] <CMD> zoomBox -0.05900 -0.03400 0.38400 0.12750
[12/04 14:32:20   4031s] <CMD> zoomBox -0.01150 -0.01750 0.22150 0.06750
[12/04 14:32:21   4031s] <CMD> zoomBox -0.00400 -0.01000 0.14000 0.04250
[12/04 14:32:21   4031s] <CMD> zoomBox -0.00200 -0.00800 0.12000 0.03650
[12/04 14:32:22   4031s] <CMD> zoomBox -0.00200 -0.00700 0.10200 0.03100
[12/04 14:32:22   4031s] <CMD> zoomBox -0.00250 -0.00800 0.12000 0.03650
[12/04 14:32:22   4031s] <CMD> deselectAll
[12/04 14:32:22   4031s] <CMD> selectInst corner0
[12/04 14:32:23   4032s] <CMD> deselectAll
[12/04 14:32:23   4032s] <CMD> selectInst corner0
[12/04 14:32:23   4032s] <CMD> deselectAll
[12/04 14:32:23   4032s] <CMD> selectInst corner0
[12/04 14:32:23   4032s] <CMD> deselectAll
[12/04 14:32:23   4032s] <CMD> selectInst corner0
[12/04 14:32:28   4032s] <CMD> zoomBox -0.06700 -0.03700 0.16900 0.04900
[12/04 14:32:28   4032s] <CMD> zoomBox -0.42600 -0.19500 0.44500 0.12250
[12/04 14:32:29   4032s] <CMD> zoomBox -1.43500 -0.59150 1.28300 0.39950
[12/04 14:32:29   4032s] <CMD> zoomBox -4.59050 -1.78250 3.89100 1.31000
[12/04 14:32:30   4032s] <CMD> fit
[12/04 14:32:42   4033s] <CMD> zoomBox -634.91800 367.50150 2225.61350 1410.49100
[12/04 14:32:42   4033s] <CMD> zoomBox -431.49300 442.58000 1999.95850 1329.12100
[12/04 14:32:42   4033s] <CMD> zoomBox 286.49100 707.56800 1203.51350 1041.92700
[12/04 14:32:43   4033s] <CMD> zoomBox 407.13550 752.09450 1069.68450 993.66900
[12/04 14:32:44   4033s] <CMD> zoomBox 494.30050 784.26500 972.99300 958.80300
[12/04 14:32:44   4033s] <CMD> zoomBox 528.34250 796.82900 935.23100 945.18600
[12/04 14:32:45   4033s] <CMD> zoomBox 600.65500 827.36700 813.05350 904.81050
[12/04 14:32:45   4033s] <CMD> zoomBox 612.39600 832.35000 792.93500 898.17700
[12/04 14:32:46   4033s] <CMD> zoomBox 646.78500 844.19900 757.66000 884.62550
[12/04 14:32:46   4033s] <CMD> zoomBox 654.99500 847.02800 749.23850 881.39050
[12/04 14:32:47   4033s] <CMD> zoomBox 675.26900 854.04650 724.46500 871.98400
[12/04 14:32:48   4033s] <CMD> zoomBox 684.04550 856.83000 714.25850 867.84600
[12/04 14:32:49   4033s] <CMD> zoomBox 690.72300 858.93300 706.49400 864.68350
[12/04 14:32:49   4033s] <CMD> zoomBox 691.81600 859.27750 705.22200 864.16550
[12/04 14:32:49   4033s] <CMD> zoomBox 694.20700 860.03050 702.44150 863.03300
[12/04 14:32:51   4034s] <CMD> zoomBox 687.92650 858.05750 709.76350 866.01950
[12/04 14:32:51   4034s] <CMD> zoomBox 666.70600 851.31550 734.82850 876.15400
[12/04 14:32:51   4034s] <CMD> zoomBox 615.12600 834.92850 795.75550 900.78850
[12/04 14:32:52   4034s] <CMD> zoomBox 441.11450 779.54400 1004.56800 984.98700
[12/04 14:32:52   4034s] <CMD> zoomBox 119.32000 676.65250 1389.20250 1139.66950
[12/04 14:32:53   4034s] <CMD> zoomBox -605.92600 444.76100 2256.07200 1488.28500
[12/04 14:32:54   4034s] <CMD> zoomBox -1799.71200 63.05650 3682.97900 2062.12150
[12/04 14:34:25   4039s] <CMD> deselectAll
[12/04 14:34:25   4039s] <CMD> selectInst corner0
[12/04 14:36:08   4044s] <CMD> uiSetTool ruler
[12/04 14:36:18   4045s] <CMD> uiSetTool ruler
[12/04 14:36:18   4045s] <CMD> uiSetTool ruler
[12/04 14:36:32   4046s] <CMD> uiSetTool ruler
[12/04 14:36:34   4046s] <CMD> uiSetTool ruler
[12/04 14:36:36   4046s] <CMD> uiSetTool ruler
[12/04 14:36:47   4048s] <CMD> uiSetTool ruler
[12/04 14:36:57   4049s] <CMD> uiSetTool ruler
[12/04 14:37:38   4054s] <CMD> uiSetTool flightline
[12/04 14:37:41   4055s] <CMD> setDrawView fplan
[12/04 14:37:43   4055s] <CMD> setDrawView ameba
[12/04 14:37:44   4055s] <CMD> setDrawView fplan
[12/04 14:37:45   4055s] <CMD> zoomBox -2309.48800 -58.94950 4140.73700 2292.89200
[12/04 14:37:46   4055s] <CMD> deselectAll
[12/04 14:37:46   4055s] <CMD> selectInst corner3
[12/04 14:37:53   4056s] <CMD> deselectAll
[12/04 14:37:56   4056s] <CMD> selectInst pad_vdd0
[12/04 14:37:56   4056s] <CMD> deselectAll
[12/04 14:37:56   4056s] <CMD> selectInst pad_memout15/pad_out0
[12/04 14:37:58   4056s] <CMD> deleteSelectedFromFPlan
[12/04 14:37:59   4056s] <CMD> zoomSelected
[12/04 14:38:00   4056s] <CMD> zoomSelected
[12/04 14:38:02   4056s] <CMD> undo
[12/04 14:38:04   4057s] <CMD> undo
[12/04 14:38:04   4057s] **ERROR: (IMPSYT-6852):	No more action to undo.
[12/04 14:38:04   4057s] <CMD> undo
[12/04 14:38:04   4057s] **ERROR: (IMPSYT-6852):	No more action to undo.
[12/04 14:38:05   4057s] <CMD> undo
[12/04 14:38:05   4057s] **ERROR: (IMPSYT-6852):	No more action to undo.
[12/04 14:38:06   4057s] <CMD> undo
[12/04 14:38:06   4057s] **ERROR: (IMPSYT-6852):	No more action to undo.
[12/04 14:38:07   4057s] <CMD> deselectAll
[12/04 14:38:18   4058s] <CMD> selectInst pad_memout7/pad_out0
[12/04 14:38:18   4058s] <CMD> deselectAll
[12/04 14:38:18   4058s] <CMD> selectInst pad_memout7/pad_out0
[12/04 14:38:19   4058s] <CMD> deselectAll
[12/04 14:38:20   4058s] <CMD> selectInst corner3
[12/04 14:38:23   4059s] <CMD> deselectAll
[12/04 14:38:23   4059s] <CMD> selectInst corner3
[12/04 14:38:31   4060s] <CMD> deselectAll
[12/04 14:38:31   4060s] <CMD> selectInst corner3
[12/04 14:38:32   4060s] <CMD> deselectAll
[12/04 14:38:32   4060s] <CMD> selectInst corner3
[12/04 14:38:33   4060s] <CMD> deselectAll
[12/04 14:38:33   4060s] <CMD> selectInst pad_addr_out9/pad_out0
[12/04 14:38:33   4060s] <CMD> deselectAll
[12/04 14:38:33   4060s] <CMD> selectInst pad_addr_out10/pad_out0
[12/04 14:38:34   4060s] <CMD> deselectAll
[12/04 14:38:34   4060s] <CMD> selectInst corner3
[12/04 14:39:24   4062s] <CMD> deselectAll
[12/04 14:39:24   4062s] <CMD> selectInst corner3
[12/04 14:39:30   4063s] <CMD> deselectAll
[12/04 14:39:30   4063s] <CMD> selectInst corner3
[12/04 14:39:32   4063s] <CMD> deselectAll
[12/04 14:39:32   4063s] <CMD> selectInst corner3
[12/04 14:40:46   4067s] <CMD> getIoFlowFlag
[12/04 14:44:57   4083s] <CMD> set init_io_file tsmc_template/innovus/SCRIPTS/place_io.io
[12/04 14:44:57   4083s] <CMD> init_design
[12/04 14:45:01   4083s] **ERROR: **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[12/04 14:45:01   4083s] 
[12/04 14:45:13   4084s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Dec  4 14:45:13 2022
  Total CPU time:     1:08:04
  Total real time:    15:43:16
  Peak memory (main): 1340.07MB

[12/04 14:45:13   4084s] 
[12/04 14:45:13   4084s] *** Memory Usage v#1 (Current mem = 1330.336M, initial mem = 290.164M) ***
[12/04 14:45:13   4084s] 
[12/04 14:45:13   4084s] *** Summary of all messages that are not suppressed in this session:
[12/04 14:45:13   4084s] Severity  ID               Count  Summary                                  
[12/04 14:45:13   4084s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/04 14:45:13   4084s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 14:45:13   4084s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 14:45:13   4084s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 14:45:13   4084s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/04 14:45:13   4084s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/04 14:45:13   4084s] ERROR     IMPSYT-7329          1  Cannot load design with init_design, aft...
[12/04 14:45:13   4084s] ERROR     IMPSYT-6852          4  No more action to undo.                  
[12/04 14:45:13   4084s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/04 14:45:13   4084s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 14:45:13   4084s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/04 14:45:13   4084s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 14:45:13   4084s] WARNING   IMPPP-532            8  ViaGen Warning: The top layer and bottom...
[12/04 14:45:13   4084s] WARNING   IMPPP-170            8  The power planner failed to create a wir...
[12/04 14:45:13   4084s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[12/04 14:45:13   4084s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 14:45:13   4084s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/04 14:45:13   4084s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[12/04 14:45:13   4084s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[12/04 14:45:13   4084s] ERROR     TCLCMD-1109          1  Could not find source for %s command     
[12/04 14:45:13   4084s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/04 14:45:13   4084s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 14:45:13   4084s] *** Message Summary: 119 warning(s), 7 error(s)
[12/04 14:45:13   4084s] 
[12/04 14:45:13   4084s] --- Ending "Innovus" (totcpu=1:08:04, real=15:43:15, mem=1330.3M) ---
