

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365.0:1365.0:1365.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap siz4a5bbcd966774a44346f3eed6c5dedfb  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
e 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x5569aec3aba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6390..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6398..

GPGPU-Sim PTX: cudaLaunch for 0x0x5569aec3aba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 19425
gpu_sim_insn = 12710760
gpu_ipc =     654.3506
gpu_tot_sim_cycle = 19425
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     654.3506
gpu_tot_issued_cta = 47
gpu_occupancy = 39.0594% 
gpu_tot_occupancy = 39.0594% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6029
partiton_level_parallism_total  =       1.6029
partiton_level_parallism_util =       3.8760
partiton_level_parallism_util_total  =       3.8760
L2_BW  =      70.0139 GB/Sec
L2_BW_total  =      70.0139 GB/Sec
gpu_total_sim_rate=353076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 37940
	L1D_total_cache_misses = 37940
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16816
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29562
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12887	W0_Idle:36469	W0_Scoreboard:1202551	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:109053	WS1:109053	WS2:109053	WS3:108502	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 236496 {8:29562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1182480 {40:29562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 368 
max_icnt2mem_latency = 50 
maxmrqlatency = 56 
max_icnt2sh_latency = 58 
averagemflatency = 301 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:16383 	2247 	2067 	2399 	2559 	595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2393 	28743 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	29601 	1535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25171 	4984 	687 	241 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11085     11074     11846     11845     12502     12499     13140     13155     14381     14392     15095     15089     15769     15765     16435     16430 
dram[1]:     11071     11076     11855     11888     12493     12491     13151     13150     14407     14394     15082     15077     15747     15746     16413     16409 
dram[2]:     11103     10678     11885     11888     12539     12536     13193     13192     14390     14380     15074     15079     15758     15755     16420     16414 
dram[3]:     10676     10673     11890     11890     12555     12547     13197     13192     14376     14386     15106     15103     15777     15772     16420     16431 
dram[4]:     11039     11034     11890     11887     12543     12544     13190     13187     13814     13813     14448     14440     15767     15726     16437     16436 
dram[5]:     11033     11061     11892     11894     12543     12558     13215     13213     13811     14372     14438     15082     15724     15727     16376     16379 
dram[6]:     11044     11043     11894     11904     12557     12551     13208     13217     14310     14308     15113     15147     15764     15774     16384     16438 
dram[7]:     11065     11064     11901     11890     12567     12552     13231     13220     14302     14299     15145     15102     15798     15750     16423     16422 
dram[8]:     11074     11101     11867     11866     12528     12519     13178     13175     14320     14312     15111     15114     15748     15745     16393     16389 
dram[9]:     11082     11078     11852     11842     12500     12496     13180     13172     14310     14305     15089     15099     15743     15756     16399     16398 
dram[10]:     11095     11090     11841     11837     12485     12481     13163     13158     14395     14403     15093     15086     15752     15750     16394     16415 
dram[11]:     11083     11090     11832     11831     12487     12507     13155     13165     14398     14386     15085     15104     15739     15758     16406     16404 
average row accesses per activate:
dram[0]: 91.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[1]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[2]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[3]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[4]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[5]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[6]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[7]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[8]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[9]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[10]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[11]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
average row locality = 26250/240 = 109.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       182       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[9]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[10]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[11]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
total dram reads = 26250
bank skew: 182/128 = 1.42
chip skew: 2192/2184 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351       359       407       402       362       367       344       351       336       351       323       346       336       339       330       333
dram[1]:        362       377       396       400       350       349       334       353       339       336       339       335       331       344       336       353
dram[2]:        356       367       402       409       345       352       349       337       328       330       337       343       328       332       333       336
dram[3]:        369       365       398       396       351       374       343       361       336       340       324       342       333       340       330       333
dram[4]:        354       381       396       400       352       356       337       339       341       338       336       340       337       341       330       343
dram[5]:        356       360       401       411       358       366       352       366       317       342       327       338       328       334       343       332
dram[6]:        362       380       398       402       348       373       339       356       344       339       336       344       331       345       326       345
dram[7]:        358       377       398       405       360       361       347       338       340       338       333       340       338       337       334       331
dram[8]:        367       362       397       409       353       368       341       360       325       330       327       334       328       329       338       338
dram[9]:        351       370       398       398       348       357       352       343       332       341       335       344       327       335       321       334
dram[10]:        361       374       395       402       356       364       346       352       338       345       331       335       343       345       337       335
dram[11]:        365       376       398       403       350       354       336       351       334       333       336       334       328       334       330       348
maximum mf latency per bank:
dram[0]:        328       356       330       333       326       347       317       327       335       340       326       347       323       349       339       344
dram[1]:        337       355       326       357       319       340       321       321       323       336       317       357       331       340       334       332
dram[2]:        327       350       316       350       319       338       341       345       319       330       332       357       321       329       342       342
dram[3]:        318       350       330       350       327       343       318       339       332       339       324       339       327       351       338       336
dram[4]:        323       354       331       344       322       347       323       346       338       336       326       340       319       344       334       351
dram[5]:        324       359       332       343       325       345       328       337       332       341       316       335       314       332       330       334
dram[6]:        330       368       330       339       333       342       326       339       323       345       317       348       315       326       334       333
dram[7]:        336       356       319       337       337       348       321       327       323       330       330       334       317       327       337       330
dram[8]:        324       364       325       335       324       359       320       331       340       346       320       330       321       336       330       330
dram[9]:        332       348       321       339       330       365       325       338       322       328       317       345       317       329       324       335
dram[10]:        327       349       336       354       338       352       322       339       315       344       339       352       324       335       320       343
dram[11]:        331       354       343       341       337       341       318       331       324       332       321       342       317       321       318       341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47564 n_act=36 n_pre=20 n_ref_event=93912397216416 n_req=2186 n_rd=2186 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1756
n_activity=11870 dram_eff=0.7366
bk0: 182a 49273i bk1: 180a 48788i bk2: 144a 49351i bk3: 144a 49191i bk4: 128a 49311i bk5: 128a 49091i bk6: 128a 49421i bk7: 128a 49093i bk8: 128a 49351i bk9: 128a 48998i bk10: 128a 49435i bk11: 128a 49101i bk12: 128a 49353i bk13: 128a 49078i bk14: 128a 49392i bk15: 128a 49082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990851
Row_Buffer_Locality_read = 0.990851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.458375
Bank_Level_Parallism_Col = 0.670414
Bank_Level_Parallism_Ready = 1.403292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.175561 
total_CMD = 49806 
util_bw = 8744 
Wasted_Col = 322 
Wasted_Row = 159 
Idle = 40581 

BW Util Bottlenecks: 
RCDc_limit = 411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47564 
Read = 2186 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 93912397216416 
n_req = 2186 
total_req = 2186 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2186 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.043890 
Either_Row_CoL_Bus_Util = 0.045015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.548528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.548528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47567 n_act=36 n_pre=20 n_ref_event=177536 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1754
n_activity=11621 dram_eff=0.7517
bk0: 180a 49208i bk1: 180a 48676i bk2: 144a 49361i bk3: 144a 49057i bk4: 128a 49417i bk5: 128a 49126i bk6: 128a 49428i bk7: 128a 49152i bk8: 128a 49338i bk9: 128a 48979i bk10: 128a 49408i bk11: 128a 49097i bk12: 128a 49377i bk13: 128a 48989i bk14: 128a 49350i bk15: 128a 49059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478657
Bank_Level_Parallism_Col = 1.446088
Bank_Level_Parallism_Ready = 1.431579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.446088 

BW Util details:
bwutil = 0.175401 
total_CMD = 49806 
util_bw = 8736 
Wasted_Col = 292 
Wasted_Row = 115 
Idle = 40663 

BW Util Bottlenecks: 
RCDc_limit = 355 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47567 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 177536 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.043850 
Either_Row_CoL_Bus_Util = 0.044954 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000447 
queue_avg = 0.538007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.538007
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47558 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.176
n_activity=12112 dram_eff=0.7239
bk0: 180a 49223i bk1: 180a 48756i bk2: 148a 49348i bk3: 148a 48953i bk4: 128a 49394i bk5: 128a 49134i bk6: 128a 49370i bk7: 128a 49141i bk8: 128a 49474i bk9: 128a 49232i bk10: 128a 49330i bk11: 128a 49060i bk12: 128a 49394i bk13: 128a 49149i bk14: 128a 49383i bk15: 128a 49075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444086
Bank_Level_Parallism_Col = 1.421294
Bank_Level_Parallism_Ready = 1.395349
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421294 

BW Util details:
bwutil = 0.176043 
total_CMD = 49806 
util_bw = 8768 
Wasted_Col = 311 
Wasted_Row = 175 
Idle = 40552 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47558 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.044011 
Either_Row_CoL_Bus_Util = 0.045135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.498374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.498374
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47558 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.176
n_activity=12102 dram_eff=0.7245
bk0: 180a 49217i bk1: 180a 48670i bk2: 148a 49335i bk3: 148a 49067i bk4: 128a 49385i bk5: 128a 49007i bk6: 128a 49394i bk7: 128a 49036i bk8: 128a 49379i bk9: 128a 49099i bk10: 128a 49414i bk11: 128a 49070i bk12: 128a 49423i bk13: 128a 49222i bk14: 128a 49320i bk15: 128a 49128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484455
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.429093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.176043 
total_CMD = 49806 
util_bw = 8768 
Wasted_Col = 307 
Wasted_Row = 173 
Idle = 40558 

BW Util Bottlenecks: 
RCDc_limit = 402 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47558 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.044011 
Either_Row_CoL_Bus_Util = 0.045135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.596213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.596213
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47558 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.176
n_activity=12043 dram_eff=0.7281
bk0: 180a 49271i bk1: 180a 48823i bk2: 148a 49293i bk3: 148a 49043i bk4: 128a 49386i bk5: 128a 49020i bk6: 128a 49360i bk7: 128a 49043i bk8: 128a 49367i bk9: 128a 49091i bk10: 128a 49372i bk11: 128a 49061i bk12: 128a 49439i bk13: 128a 49124i bk14: 128a 49369i bk15: 128a 49127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.459297
Bank_Level_Parallism_Col = 1.441657
Bank_Level_Parallism_Ready = 1.412409
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441657 

BW Util details:
bwutil = 0.176043 
total_CMD = 49806 
util_bw = 8768 
Wasted_Col = 327 
Wasted_Row = 218 
Idle = 40493 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47558 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.044011 
Either_Row_CoL_Bus_Util = 0.045135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.566438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.566438
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47558 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.176
n_activity=12131 dram_eff=0.7228
bk0: 180a 49254i bk1: 180a 48832i bk2: 148a 49325i bk3: 148a 49054i bk4: 128a 49375i bk5: 128a 48956i bk6: 128a 49385i bk7: 128a 49041i bk8: 128a 49426i bk9: 128a 49026i bk10: 128a 49432i bk11: 128a 49202i bk12: 128a 49407i bk13: 128a 49166i bk14: 128a 49399i bk15: 128a 49042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442790
Bank_Level_Parallism_Col = 1.426090
Bank_Level_Parallism_Ready = 1.396717
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.426090 

BW Util details:
bwutil = 0.176043 
total_CMD = 49806 
util_bw = 8768 
Wasted_Col = 296 
Wasted_Row = 196 
Idle = 40546 

BW Util Bottlenecks: 
RCDc_limit = 361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47558 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.044011 
Either_Row_CoL_Bus_Util = 0.045135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.531663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.531663
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47558 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.176
n_activity=12213 dram_eff=0.7179
bk0: 180a 49204i bk1: 180a 48702i bk2: 148a 49315i bk3: 148a 49038i bk4: 128a 49235i bk5: 128a 48953i bk6: 128a 49368i bk7: 128a 49044i bk8: 128a 49440i bk9: 128a 49122i bk10: 128a 49400i bk11: 128a 49136i bk12: 128a 49454i bk13: 128a 49187i bk14: 128a 49365i bk15: 128a 49123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456892
Bank_Level_Parallism_Col = 1.441513
Bank_Level_Parallism_Ready = 1.413400
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441513 

BW Util details:
bwutil = 0.176043 
total_CMD = 49806 
util_bw = 8768 
Wasted_Col = 339 
Wasted_Row = 218 
Idle = 40481 

BW Util Bottlenecks: 
RCDc_limit = 415 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47558 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.044011 
Either_Row_CoL_Bus_Util = 0.045135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.646890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.64689
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47566 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1754
n_activity=12125 dram_eff=0.7205
bk0: 180a 49209i bk1: 180a 48784i bk2: 144a 49344i bk3: 144a 49017i bk4: 128a 49313i bk5: 128a 48998i bk6: 128a 49410i bk7: 128a 49062i bk8: 128a 49397i bk9: 128a 49129i bk10: 128a 49369i bk11: 128a 49045i bk12: 128a 49429i bk13: 128a 49193i bk14: 128a 49346i bk15: 128a 49150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461149
Bank_Level_Parallism_Col = 1.443865
Bank_Level_Parallism_Ready = 1.417010
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443865 

BW Util details:
bwutil = 0.175401 
total_CMD = 49806 
util_bw = 8736 
Wasted_Col = 362 
Wasted_Row = 200 
Idle = 40508 

BW Util Bottlenecks: 
RCDc_limit = 423 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47566 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.043850 
Either_Row_CoL_Bus_Util = 0.044975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.502490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.50249
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47566 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1754
n_activity=12388 dram_eff=0.7052
bk0: 180a 49278i bk1: 180a 48887i bk2: 144a 49325i bk3: 144a 49034i bk4: 128a 49333i bk5: 128a 49046i bk6: 128a 49371i bk7: 128a 49071i bk8: 128a 49404i bk9: 128a 49157i bk10: 128a 49395i bk11: 128a 49149i bk12: 128a 49462i bk13: 128a 49287i bk14: 128a 49389i bk15: 128a 49171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427866
Bank_Level_Parallism_Col = 1.411742
Bank_Level_Parallism_Ready = 1.377574
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411742 

BW Util details:
bwutil = 0.175401 
total_CMD = 49806 
util_bw = 8736 
Wasted_Col = 332 
Wasted_Row = 209 
Idle = 40529 

BW Util Bottlenecks: 
RCDc_limit = 411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47566 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.043850 
Either_Row_CoL_Bus_Util = 0.044975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.410874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.410874
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47566 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1754
n_activity=12570 dram_eff=0.695
bk0: 180a 49260i bk1: 180a 48851i bk2: 144a 49369i bk3: 144a 49140i bk4: 128a 49332i bk5: 128a 49102i bk6: 128a 49447i bk7: 128a 49187i bk8: 128a 49409i bk9: 128a 49259i bk10: 128a 49438i bk11: 128a 49211i bk12: 128a 49467i bk13: 128a 49217i bk14: 128a 49446i bk15: 128a 49231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.372879
Bank_Level_Parallism_Col = 1.349756
Bank_Level_Parallism_Ready = 1.319597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.349756 

BW Util details:
bwutil = 0.175401 
total_CMD = 49806 
util_bw = 8736 
Wasted_Col = 324 
Wasted_Row = 181 
Idle = 40565 

BW Util Bottlenecks: 
RCDc_limit = 423 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47566 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.043850 
Either_Row_CoL_Bus_Util = 0.044975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.394471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.394471
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47566 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1754
n_activity=11998 dram_eff=0.7281
bk0: 180a 49274i bk1: 180a 48836i bk2: 144a 49304i bk3: 144a 48947i bk4: 128a 49255i bk5: 128a 48953i bk6: 128a 49401i bk7: 128a 49097i bk8: 128a 49388i bk9: 128a 49107i bk10: 128a 49405i bk11: 128a 49079i bk12: 128a 49388i bk13: 128a 49137i bk14: 128a 49430i bk15: 128a 49137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485287
Bank_Level_Parallism_Col = 1.463427
Bank_Level_Parallism_Ready = 1.426545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.463427 

BW Util details:
bwutil = 0.175401 
total_CMD = 49806 
util_bw = 8736 
Wasted_Col = 307 
Wasted_Row = 170 
Idle = 40593 

BW Util Bottlenecks: 
RCDc_limit = 420 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47566 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.043850 
Either_Row_CoL_Bus_Util = 0.044975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.534333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.534333
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=49806 n_nop=47567 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1754
n_activity=12021 dram_eff=0.7267
bk0: 180a 49227i bk1: 180a 48780i bk2: 144a 49344i bk3: 144a 49131i bk4: 128a 49259i bk5: 128a 48934i bk6: 128a 49451i bk7: 128a 49096i bk8: 128a 49438i bk9: 128a 49137i bk10: 128a 49381i bk11: 128a 49164i bk12: 128a 49472i bk13: 128a 49243i bk14: 128a 49414i bk15: 128a 49134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446641
Bank_Level_Parallism_Col = 1.410816
Bank_Level_Parallism_Ready = 1.381693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410816 

BW Util details:
bwutil = 0.175401 
total_CMD = 49806 
util_bw = 8736 
Wasted_Col = 313 
Wasted_Row = 97 
Idle = 40660 

BW Util Bottlenecks: 
RCDc_limit = 374 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49806 
n_nop = 47567 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001124 
CoL_Bus_Util = 0.043850 
Either_Row_CoL_Bus_Util = 0.044954 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000447 
queue_avg = 0.481669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.481669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1299, Miss = 1161, Miss_rate = 0.894, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[1]: Access = 1296, Miss = 1157, Miss_rate = 0.893, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[2]: Access = 1299, Miss = 1159, Miss_rate = 0.892, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[3]: Access = 1300, Miss = 1158, Miss_rate = 0.891, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[4]: Access = 1300, Miss = 1161, Miss_rate = 0.893, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[5]: Access = 1291, Miss = 1161, Miss_rate = 0.899, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[6]: Access = 1302, Miss = 1162, Miss_rate = 0.892, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 1303, Miss = 1161, Miss_rate = 0.891, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[8]: Access = 1295, Miss = 1161, Miss_rate = 0.897, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[9]: Access = 1294, Miss = 1162, Miss_rate = 0.898, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[10]: Access = 1300, Miss = 1161, Miss_rate = 0.893, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 1299, Miss = 1161, Miss_rate = 0.894, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[12]: Access = 1294, Miss = 1162, Miss_rate = 0.898, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[13]: Access = 1304, Miss = 1161, Miss_rate = 0.890, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[14]: Access = 1299, Miss = 1157, Miss_rate = 0.891, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[15]: Access = 1294, Miss = 1159, Miss_rate = 0.896, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[16]: Access = 1293, Miss = 1157, Miss_rate = 0.895, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[17]: Access = 1297, Miss = 1157, Miss_rate = 0.892, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[18]: Access = 1294, Miss = 1159, Miss_rate = 0.896, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[19]: Access = 1298, Miss = 1157, Miss_rate = 0.891, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[20]: Access = 1301, Miss = 1157, Miss_rate = 0.889, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 1297, Miss = 1159, Miss_rate = 0.894, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[22]: Access = 1295, Miss = 1157, Miss_rate = 0.893, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[23]: Access = 1292, Miss = 1157, Miss_rate = 0.896, Pending_hits = 121, Reservation_fails = 0
L2_total_cache_accesses = 31136
L2_total_cache_misses = 27824
L2_total_cache_miss_rate = 0.8936
L2_total_cache_pending_hits = 2983
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=31136
icnt_total_pkts_simt_to_mem=31136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31136
Req_Network_cycles = 19425
Req_Network_injected_packets_per_cycle =       1.6029 
Req_Network_conflicts_per_cycle =       0.3604
Req_Network_conflicts_per_cycle_util =       0.8714
Req_Bank_Level_Parallism =       3.8760
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1018
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0668

Reply_Network_injected_packets_num = 31136
Reply_Network_cycles = 19425
Reply_Network_injected_packets_per_cycle =        1.6029
Reply_Network_conflicts_per_cycle =        0.6932
Reply_Network_conflicts_per_cycle_util =       1.5697
Reply_Bank_Level_Parallism =       3.6298
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0695
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0534
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 353076 (inst/sec)
gpgpu_simulation_rate = 539 (cycle/sec)
gpgpu_silicon_slowdown = 2532467x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6390..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6398..

GPGPU-Sim PTX: cudaLaunch for 0x0x5569aec3aba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 19337
gpu_sim_insn = 12710760
gpu_ipc =     657.3284
gpu_tot_sim_cycle = 38762
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     655.8361
gpu_tot_issued_cta = 94
gpu_occupancy = 39.0641% 
gpu_tot_occupancy = 39.0618% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6102
partiton_level_parallism_total  =       1.6065
partiton_level_parallism_util =       3.5134
partiton_level_parallism_util_total  =       3.6858
L2_BW  =      70.3325 GB/Sec
L2_BW_total  =      70.1729 GB/Sec
gpu_total_sim_rate=368427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 75880
	L1D_total_cache_misses = 75880
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33684
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59124
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25674	W0_Idle:71489	W0_Scoreboard:2397179	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:218106	WS1:218106	WS2:218106	WS3:217004	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472992 {8:59124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2364960 {40:59124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 368 
max_icnt2mem_latency = 50 
maxmrqlatency = 58 
max_icnt2sh_latency = 68 
averagemflatency = 296 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:33154 	4177 	3769 	4735 	4768 	971 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5934 	56338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	59907 	2365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	50634 	9490 	1525 	476 	141 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11085     11074     11846     11845     12502     12499     13140     13155     14381     14392     15095     15089     15769     15765     16435     16430 
dram[1]:     11071     11076     11855     11888     12493     12491     13151     13150     14407     14394     15082     15077     15747     15746     16413     16409 
dram[2]:     11103     10678     11885     11888     12539     12536     13193     13192     14390     14380     15074     15079     15758     15755     16420     16414 
dram[3]:     10676     10673     11890     11890     12555     12547     13197     13192     14376     14386     15106     15103     15777     15772     16420     16431 
dram[4]:     11039     11034     11890     11887     12543     12544     13190     13187     13814     13813     14448     14440     15767     15726     16437     16436 
dram[5]:     11033     11061     11892     11894     12543     12558     13215     13213     13811     14372     14438     15082     15724     15727     16376     16379 
dram[6]:     11044     11043     11894     11904     12557     12551     13208     13217     14310     14308     15113     15147     15764     15774     16384     16438 
dram[7]:     11065     11064     11901     11890     12567     12552     13231     13220     14302     14299     15145     15102     15798     15750     16423     16422 
dram[8]:     11074     11101     11867     11866     12528     12519     13178     13175     14320     14312     15111     15114     15748     15745     16393     16389 
dram[9]:     11082     11078     11852     11842     12500     12496     13180     13172     14310     14305     15089     15099     15743     15756     16399     16398 
dram[10]:     11095     11090     11841     11837     12485     12481     13163     13158     14395     14403     15093     15086     15752     15750     16394     16415 
dram[11]:     11083     11090     11832     11831     12487     12507     13155     13165     14398     14386     15085     15104     15739     15758     16406     16404 
average row accesses per activate:
dram[0]: 62.400002 62.000000 48.166668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[1]: 62.200001 62.200001 47.666668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[2]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[3]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[4]: 62.200001 62.200001 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[5]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[6]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[7]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[8]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[9]: 62.400002 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[10]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[11]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
average row locality = 51574/720 = 71.630554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       312       310       289       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[1]:       311       311       286       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[2]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[3]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[4]:       311       311       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[5]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[6]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[7]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[8]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[9]:       312       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[10]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[11]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
total dram reads = 51574
bank skew: 312/256 = 1.22
chip skew: 4300/4291 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        389       398       401       395       353       354       342       350       338       346       334       343       330       338       335       338
dram[1]:        395       407       388       396       351       360       341       355       332       342       333       335       333       335       334       342
dram[2]:        395       399       392       391       345       352       346       341       338       335       334       340       328       336       328       337
dram[3]:        400       403       390       393       354       362       344       353       333       340       326       340       333       333       330       332
dram[4]:        393       408       386       394       348       356       343       344       336       334       337       335       333       339       332       340
dram[5]:        393       402       397       398       358       363       346       358       326       348       326       342       328       335       338       332
dram[6]:        395       408       384       395       348       366       342       353       341       340       335       341       337       344       331       343
dram[7]:        398       407       389       389       352       356       346       345       339       336       337       335       332       336       333       340
dram[8]:        400       398       390       399       354       367       344       358       328       339       324       336       330       329       334       332
dram[9]:        390       403       385       385       344       353       346       340       342       338       335       337       328       343       327       335
dram[10]:        398       407       392       394       358       361       344       359       332       346       330       337       336       333       335       338
dram[11]:        397       405       384       392       349       356       345       355       336       337       335       339       332       337       331       342
maximum mf latency per bank:
dram[0]:        328       356       330       337       326       358       317       345       335       341       341       347       323       349       339       344
dram[1]:        337       355       326       357       327       356       321       341       330       342       325       357       331       340       334       342
dram[2]:        327       350       326       350       324       352       341       345       320       330       332       357       321       329       342       342
dram[3]:        326       350       330       350       354       348       322       339       332       339       324       351       327       351       338       336
dram[4]:        330       354       351       350       342       354       338       346       338       336       335       351       326       344       342       351
dram[5]:        329       359       333       350       338       350       328       344       332       341       328       342       316       347       339       357
dram[6]:        339       368       334       346       333       351       338       339       327       345       326       348       321       347       335       346
dram[7]:        336       356       323       337       337       348       338       340       342       336       330       334       321       336       337       338
dram[8]:        341       364       330       335       337       362       320       342       340       346       320       333       321       336       330       347
dram[9]:        332       348       328       339       333       365       325       340       337       350       317       345       318       329       329       351
dram[10]:        327       349       366       354       354       352       327       344       336       344       339       352       324       339       333       343
dram[11]:        331       354       343       341       337       352       337       348       333       340       321       342       323       327       331       341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94956 n_act=76 n_pre=60 n_ref_event=93912397216416 n_req=4294 n_rd=4294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1728
n_activity=23570 dram_eff=0.7287
bk0: 312a 98453i bk1: 310a 97643i bk2: 289a 98357i bk3: 287a 97921i bk4: 268a 98399i bk5: 268a 97808i bk6: 256a 98527i bk7: 256a 97962i bk8: 256a 98490i bk9: 256a 97843i bk10: 256a 98550i bk11: 256a 97983i bk12: 256a 98546i bk13: 256a 98019i bk14: 256a 98466i bk15: 256a 97877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986027
Row_Buffer_Locality_read = 0.986027
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463921
Bank_Level_Parallism_Col = 0.670414
Bank_Level_Parallism_Ready = 1.407218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.172821 
total_CMD = 99386 
util_bw = 17176 
Wasted_Col = 672 
Wasted_Row = 546 
Idle = 80992 

BW Util Bottlenecks: 
RCDc_limit = 843 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94956 
Read = 4294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 93912397216416 
n_req = 4294 
total_req = 4294 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4294 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043205 
Either_Row_CoL_Bus_Util = 0.044574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.503049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.503049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94960 n_act=76 n_pre=60 n_ref_event=177536 n_req=4291 n_rd=4291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1727
n_activity=23564 dram_eff=0.7284
bk0: 311a 98311i bk1: 311a 97478i bk2: 286a 98461i bk3: 287a 97900i bk4: 268a 98466i bk5: 268a 97846i bk6: 256a 98544i bk7: 256a 97951i bk8: 256a 98505i bk9: 256a 97780i bk10: 256a 98565i bk11: 256a 98040i bk12: 256a 98543i bk13: 256a 97902i bk14: 256a 98467i bk15: 256a 97982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986017
Row_Buffer_Locality_read = 0.986017
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.468319
Bank_Level_Parallism_Col = 1.434030
Bank_Level_Parallism_Ready = 1.411039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.434030 

BW Util details:
bwutil = 0.172700 
total_CMD = 99386 
util_bw = 17164 
Wasted_Col = 648 
Wasted_Row = 457 
Idle = 81117 

BW Util Bottlenecks: 
RCDc_limit = 783 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94960 
Read = 4291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 177536 
n_req = 4291 
total_req = 4291 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4291 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043175 
Either_Row_CoL_Bus_Util = 0.044533 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000226 
queue_avg = 0.520506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.520506
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94952 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.173
n_activity=25014 dram_eff=0.6873
bk0: 311a 98364i bk1: 311a 97722i bk2: 290a 98452i bk3: 290a 97876i bk4: 268a 98452i bk5: 268a 98019i bk6: 256a 98537i bk7: 256a 98028i bk8: 256a 98666i bk9: 256a 98198i bk10: 256a 98474i bk11: 256a 98016i bk12: 256a 98592i bk13: 256a 98153i bk14: 256a 98557i bk15: 256a 98011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415740
Bank_Level_Parallism_Col = 1.387208
Bank_Level_Parallism_Ready = 1.353174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387208 

BW Util details:
bwutil = 0.172982 
total_CMD = 99386 
util_bw = 17192 
Wasted_Col = 692 
Wasted_Row = 571 
Idle = 80931 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94952 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043246 
Either_Row_CoL_Bus_Util = 0.044614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.409414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.409414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94951 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.173
n_activity=24907 dram_eff=0.6904
bk0: 311a 98381i bk1: 311a 97625i bk2: 291a 98369i bk3: 290a 97983i bk4: 268a 98486i bk5: 268a 97861i bk6: 256a 98535i bk7: 256a 97899i bk8: 256a 98623i bk9: 256a 98115i bk10: 256a 98604i bk11: 256a 98037i bk12: 256a 98631i bk13: 256a 98290i bk14: 256a 98502i bk15: 256a 98103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436098
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.363721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.173022 
total_CMD = 99386 
util_bw = 17196 
Wasted_Col = 652 
Wasted_Row = 509 
Idle = 81029 

BW Util Bottlenecks: 
RCDc_limit = 839 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94951 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043256 
Either_Row_CoL_Bus_Util = 0.044624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.439297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.439297
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94951 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.173
n_activity=24544 dram_eff=0.7006
bk0: 311a 98426i bk1: 311a 97721i bk2: 290a 98219i bk3: 291a 97740i bk4: 268a 98390i bk5: 268a 97794i bk6: 256a 98536i bk7: 256a 97990i bk8: 256a 98541i bk9: 256a 98001i bk10: 256a 98537i bk11: 256a 97970i bk12: 256a 98628i bk13: 256a 98127i bk14: 256a 98530i bk15: 256a 98044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478455
Bank_Level_Parallism_Col = 1.444496
Bank_Level_Parallism_Ready = 1.399302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444496 

BW Util details:
bwutil = 0.173022 
total_CMD = 99386 
util_bw = 17196 
Wasted_Col = 620 
Wasted_Row = 533 
Idle = 81037 

BW Util Bottlenecks: 
RCDc_limit = 812 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94951 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043256 
Either_Row_CoL_Bus_Util = 0.044624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.510434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.510434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94953 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.173
n_activity=24338 dram_eff=0.7064
bk0: 311a 98416i bk1: 311a 97741i bk2: 290a 98396i bk3: 290a 97859i bk4: 268a 98404i bk5: 268a 97727i bk6: 256a 98591i bk7: 256a 97999i bk8: 256a 98592i bk9: 256a 97957i bk10: 256a 98595i bk11: 256a 98072i bk12: 256a 98618i bk13: 256a 98169i bk14: 256a 98484i bk15: 256a 97984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443986
Bank_Level_Parallism_Col = 1.408699
Bank_Level_Parallism_Ready = 1.370233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.408699 

BW Util details:
bwutil = 0.172982 
total_CMD = 99386 
util_bw = 17192 
Wasted_Col = 611 
Wasted_Row = 480 
Idle = 81103 

BW Util Bottlenecks: 
RCDc_limit = 741 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94953 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043246 
Either_Row_CoL_Bus_Util = 0.044604 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000226 
queue_avg = 0.533345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.533345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94951 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.173
n_activity=24342 dram_eff=0.7064
bk0: 311a 98302i bk1: 311a 97590i bk2: 291a 98364i bk3: 290a 97721i bk4: 268a 98266i bk5: 268a 97659i bk6: 256a 98411i bk7: 256a 97796i bk8: 256a 98600i bk9: 256a 98007i bk10: 256a 98496i bk11: 256a 97971i bk12: 256a 98614i bk13: 256a 98150i bk14: 256a 98484i bk15: 256a 97993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485700
Bank_Level_Parallism_Col = 1.455818
Bank_Level_Parallism_Ready = 1.422827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.455818 

BW Util details:
bwutil = 0.173022 
total_CMD = 99386 
util_bw = 17196 
Wasted_Col = 705 
Wasted_Row = 523 
Idle = 80962 

BW Util Bottlenecks: 
RCDc_limit = 849 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94951 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043256 
Either_Row_CoL_Bus_Util = 0.044624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.606574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.606574
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94950 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1731
n_activity=24551 dram_eff=0.7006
bk0: 311a 98349i bk1: 312a 97719i bk2: 290a 98405i bk3: 291a 97810i bk4: 268a 98338i bk5: 268a 97725i bk6: 256a 98487i bk7: 256a 98018i bk8: 256a 98410i bk9: 256a 97980i bk10: 256a 98577i bk11: 256a 98059i bk12: 256a 98608i bk13: 256a 98129i bk14: 256a 98478i bk15: 256a 98025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472152
Bank_Level_Parallism_Col = 1.444818
Bank_Level_Parallism_Ready = 1.404740
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444818 

BW Util details:
bwutil = 0.173063 
total_CMD = 99386 
util_bw = 17200 
Wasted_Col = 708 
Wasted_Row = 531 
Idle = 80947 

BW Util Bottlenecks: 
RCDc_limit = 831 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94950 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043266 
Either_Row_CoL_Bus_Util = 0.044634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.469473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.469473
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94952 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.173
n_activity=25118 dram_eff=0.6844
bk0: 311a 98371i bk1: 311a 97680i bk2: 290a 98455i bk3: 290a 97863i bk4: 268a 98323i bk5: 268a 97767i bk6: 256a 98543i bk7: 256a 97971i bk8: 256a 98542i bk9: 256a 98047i bk10: 256a 98586i bk11: 256a 98103i bk12: 256a 98655i bk13: 256a 98207i bk14: 256a 98501i bk15: 256a 98062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447964
Bank_Level_Parallism_Col = 1.420413
Bank_Level_Parallism_Ready = 1.382469
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420413 

BW Util details:
bwutil = 0.172982 
total_CMD = 99386 
util_bw = 17192 
Wasted_Col = 739 
Wasted_Row = 541 
Idle = 80914 

BW Util Bottlenecks: 
RCDc_limit = 906 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94952 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043246 
Either_Row_CoL_Bus_Util = 0.044614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.423541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.423541
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94950 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1731
n_activity=25154 dram_eff=0.6838
bk0: 312a 98385i bk1: 311a 97782i bk2: 291a 98500i bk3: 290a 98103i bk4: 268a 98401i bk5: 268a 97860i bk6: 256a 98597i bk7: 256a 98140i bk8: 256a 98547i bk9: 256a 98153i bk10: 256a 98620i bk11: 256a 98154i bk12: 256a 98630i bk13: 256a 98204i bk14: 256a 98574i bk15: 256a 98110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385838
Bank_Level_Parallism_Col = 1.352294
Bank_Level_Parallism_Ready = 1.320698
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352294 

BW Util details:
bwutil = 0.173063 
total_CMD = 99386 
util_bw = 17200 
Wasted_Col = 720 
Wasted_Row = 519 
Idle = 80947 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94950 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043266 
Either_Row_CoL_Bus_Util = 0.044634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.369962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.369962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94950 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1731
n_activity=24031 dram_eff=0.7157
bk0: 311a 98402i bk1: 312a 97713i bk2: 290a 98383i bk3: 291a 97851i bk4: 268a 98285i bk5: 268a 97622i bk6: 256a 98496i bk7: 256a 97909i bk8: 256a 98557i bk9: 256a 98002i bk10: 256a 98589i bk11: 256a 97938i bk12: 256a 98546i bk13: 256a 97996i bk14: 256a 98597i bk15: 256a 97980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472926
Bank_Level_Parallism_Col = 1.438967
Bank_Level_Parallism_Ready = 1.404231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.438967 

BW Util details:
bwutil = 0.173063 
total_CMD = 99386 
util_bw = 17200 
Wasted_Col = 652 
Wasted_Row = 493 
Idle = 81041 

BW Util Bottlenecks: 
RCDc_limit = 861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94950 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043266 
Either_Row_CoL_Bus_Util = 0.044634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.490019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.490019
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=99386 n_nop=94953 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.173
n_activity=23836 dram_eff=0.7213
bk0: 311a 98359i bk1: 311a 97640i bk2: 290a 98423i bk3: 290a 97997i bk4: 268a 98329i bk5: 268a 97631i bk6: 256a 98532i bk7: 256a 97906i bk8: 256a 98613i bk9: 256a 97992i bk10: 256a 98568i bk11: 256a 98080i bk12: 256a 98627i bk13: 256a 98151i bk14: 256a 98548i bk15: 256a 98008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453165
Bank_Level_Parallism_Col = 1.412238
Bank_Level_Parallism_Ready = 1.379623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412238 

BW Util details:
bwutil = 0.172982 
total_CMD = 99386 
util_bw = 17192 
Wasted_Col = 657 
Wasted_Row = 426 
Idle = 81111 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99386 
n_nop = 94953 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001368 
CoL_Bus_Util = 0.043246 
Either_Row_CoL_Bus_Util = 0.044604 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000226 
queue_avg = 0.484887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.484887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2605, Miss = 2216, Miss_rate = 0.851, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[1]: Access = 2589, Miss = 2210, Miss_rate = 0.854, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[2]: Access = 2588, Miss = 2212, Miss_rate = 0.855, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[3]: Access = 2598, Miss = 2212, Miss_rate = 0.851, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[4]: Access = 2599, Miss = 2214, Miss_rate = 0.852, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[5]: Access = 2586, Miss = 2214, Miss_rate = 0.856, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[6]: Access = 2598, Miss = 2216, Miss_rate = 0.853, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[7]: Access = 2601, Miss = 2214, Miss_rate = 0.851, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[8]: Access = 2591, Miss = 2214, Miss_rate = 0.854, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[9]: Access = 2583, Miss = 2216, Miss_rate = 0.858, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[10]: Access = 2599, Miss = 2214, Miss_rate = 0.852, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[11]: Access = 2600, Miss = 2214, Miss_rate = 0.852, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[12]: Access = 2586, Miss = 2216, Miss_rate = 0.857, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[13]: Access = 2602, Miss = 2214, Miss_rate = 0.851, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[14]: Access = 2604, Miss = 2214, Miss_rate = 0.850, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[15]: Access = 2588, Miss = 2218, Miss_rate = 0.857, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[16]: Access = 2590, Miss = 2214, Miss_rate = 0.855, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[17]: Access = 2603, Miss = 2214, Miss_rate = 0.851, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[18]: Access = 2592, Miss = 2218, Miss_rate = 0.856, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[19]: Access = 2587, Miss = 2214, Miss_rate = 0.856, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[20]: Access = 2600, Miss = 2214, Miss_rate = 0.852, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[21]: Access = 2602, Miss = 2218, Miss_rate = 0.852, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[22]: Access = 2590, Miss = 2214, Miss_rate = 0.855, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[23]: Access = 2591, Miss = 2214, Miss_rate = 0.854, Pending_hits = 248, Reservation_fails = 0
L2_total_cache_accesses = 62272
L2_total_cache_misses = 53148
L2_total_cache_miss_rate = 0.8535
L2_total_cache_pending_hits = 5747
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=62272
icnt_total_pkts_simt_to_mem=62272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62272
Req_Network_cycles = 38762
Req_Network_injected_packets_per_cycle =       1.6065 
Req_Network_conflicts_per_cycle =       0.3334
Req_Network_conflicts_per_cycle_util =       0.7649
Req_Bank_Level_Parallism =       3.6858
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0899
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0669

Reply_Network_injected_packets_num = 62272
Reply_Network_cycles = 38762
Reply_Network_injected_packets_per_cycle =        1.6065
Reply_Network_conflicts_per_cycle =        0.6933
Reply_Network_conflicts_per_cycle_util =       1.5048
Reply_Bank_Level_Parallism =       3.4871
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0707
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0536
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 368427 (inst/sec)
gpgpu_simulation_rate = 561 (cycle/sec)
gpgpu_silicon_slowdown = 2433155x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6390..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6398..

GPGPU-Sim PTX: cudaLaunch for 0x0x5569aec3aba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 19199
gpu_sim_insn = 12710760
gpu_ipc =     662.0532
gpu_tot_sim_cycle = 57961
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     657.8955
gpu_tot_issued_cta = 141
gpu_occupancy = 39.0646% 
gpu_tot_occupancy = 39.0627% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6218
partiton_level_parallism_total  =       1.6116
partiton_level_parallism_util =       4.0637
partiton_level_parallism_util_total  =       3.8037
L2_BW  =      70.8381 GB/Sec
L2_BW_total  =      70.3932 GB/Sec
gpu_total_sim_rate=370216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 113820
	L1D_total_cache_misses = 113820
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50534
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88686
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38220	W0_Idle:106992	W0_Scoreboard:3580169	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:327159	WS1:327159	WS2:327159	WS3:325506	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 709488 {8:88686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3547440 {40:88686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 368 
max_icnt2mem_latency = 50 
maxmrqlatency = 58 
max_icnt2sh_latency = 68 
averagemflatency = 295 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:48532 	6425 	5737 	7338 	7203 	1339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9627 	83781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	89910 	3498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	75501 	14589 	2203 	801 	308 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11085     11074     11846     11845     12502     12499     13140     13155     14381     14392     15095     15089     15769     15765     16435     16430 
dram[1]:     11071     11076     11855     11888     12493     12491     13151     13150     14407     14394     15082     15077     15747     15746     16413     16409 
dram[2]:     11103     10678     11885     11888     12539     12536     13193     13192     14390     14380     15074     15079     15758     15755     16420     16414 
dram[3]:     10676     10673     11890     11890     12555     12547     13197     13192     14376     14386     15106     15103     15777     15772     16420     16431 
dram[4]:     11039     11034     11890     11887     12543     12544     13190     13187     13814     13813     14448     14440     15767     15726     16437     16436 
dram[5]:     11033     11061     11892     11894     12543     12558     13215     13213     13811     14372     14438     15082     15724     15727     16376     16379 
dram[6]:     11044     11043     11894     11904     12557     12551     13208     13217     14310     14308     15113     15147     15764     15774     16384     16438 
dram[7]:     11065     11064     11901     11890     12567     12552     13231     13220     14302     14299     15145     15102     15798     15750     16423     16422 
dram[8]:     11074     11101     11867     11866     12528     12519     13178     13175     14320     14312     15111     15114     15748     15745     16393     16389 
dram[9]:     11082     11078     11852     11842     12500     12496     13180     13172     14310     14305     15089     15099     15743     15756     16399     16398 
dram[10]:     11095     11090     11841     11837     12485     12481     13163     13158     14395     14403     15093     15086     15752     15750     16394     16415 
dram[11]:     11083     11090     11832     11831     12487     12507     13155     13165     14398     14386     15085     15104     15739     15758     16406     16404 
average row accesses per activate:
dram[0]: 62.857143 62.571430 52.125000 51.875000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[1]: 62.714287 62.714287 51.750000 51.875000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[2]: 62.714287 62.714287 52.250000 52.250000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[3]: 62.714287 62.714287 52.375000 52.250000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[4]: 62.714287 62.714287 52.250000 52.375000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[5]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[6]: 62.714287 62.714287 52.375000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[7]: 62.714287 62.857143 52.250000 52.375000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[8]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[9]: 62.857143 62.714287 52.375000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[10]: 62.714287 62.857143 52.250000 52.375000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[11]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
average row locality = 76574/1104 = 69.360504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       440       438       417       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[1]:       439       439       414       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[2]:       439       439       418       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[3]:       439       439       419       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[4]:       439       439       418       419       416       416       384       384       384       384       384       384       384       384       384       384 
dram[5]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[6]:       439       439       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[7]:       439       440       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[8]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[9]:       440       439       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[10]:       439       440       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[11]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
total dram reads = 76574
bank skew: 440/384 = 1.15
chip skew: 6387/6378 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        405       411       408       400       350       354       345       347       338       343       333       341       332       339       333       339
dram[1]:        416       423       394       403       349       358       340       359       337       346       331       336       332       334       332       339
dram[2]:        408       416       396       400       343       349       347       340       339       338       335       342       329       339       330       337
dram[3]:        418       417       396       400       353       360       345       360       334       344       328       341       331       335       333       332
dram[4]:        407       425       391       400       347       355       341       345       340       341       337       336       337       340       330       339
dram[5]:        411       415       400       405       352       357       348       354       332       345       329       342       328       337       339       335
dram[6]:        414       422       392       401       346       364       340       357       337       341       335       339       335       339       330       341
dram[7]:        411       423       393       394       349       353       349       345       340       342       335       338       334       342       329       336
dram[8]:        418       414       393       405       351       361       344       356       333       341       326       336       330       331       337       335
dram[9]:        408       419       392       393       345       354       343       344       340       338       335       339       329       338       327       337
dram[10]:        413       421       397       398       356       362       351       360       334       347       329       336       333       337       335       334
dram[11]:        414       422       388       397       347       353       343       353       339       343       336       336       334       336       332       345
maximum mf latency per bank:
dram[0]:        328       356       330       337       345       358       344       345       335       341       341       347       323       349       339       346
dram[1]:        337       355       326       357       339       358       324       342       330       342       325       357       331       340       334       342
dram[2]:        327       350       327       350       331       352       341       345       329       342       332       357       323       343       342       342
dram[3]:        326       350       330       350       354       348       322       340       332       344       334       351       327       351       338       337
dram[4]:        330       354       351       350       342       354       338       346       338       336       335       351       326       344       342       351
dram[5]:        329       359       333       350       338       350       328       344       332       341       328       342       319       347       355       357
dram[6]:        339       368       334       346       333       351       338       339       327       345       326       348       335       347       335       346
dram[7]:        336       356       323       338       337       348       338       340       342       344       338       334       341       348       337       354
dram[8]:        341       364       330       339       352       362       320       342       340       346       320       333       332       352       350       347
dram[9]:        332       348       328       339       351       365       325       344       337       350       329       345       321       337       329       351
dram[10]:        327       349       366       354       354       365       327       345       336       344       339       352       330       339       333       345
dram[11]:        331       354       343       341       338       352       337       348       333       349       337       342       323       342       331       346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142030 n_act=108 n_pre=92 n_ref_event=93912397216416 n_req=6382 n_rd=6382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1718
n_activity=35176 dram_eff=0.7257
bk0: 440a 147308i bk1: 438a 146177i bk2: 417a 147109i bk3: 415a 146431i bk4: 416a 147125i bk5: 416a 146195i bk6: 384a 147278i bk7: 384a 146528i bk8: 384a 147278i bk9: 384a 146402i bk10: 384a 147315i bk11: 384a 146477i bk12: 384a 147399i bk13: 384a 146577i bk14: 384a 147298i bk15: 384a 146476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985584
Row_Buffer_Locality_read = 0.985584
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451371
Bank_Level_Parallism_Col = 0.670414
Bank_Level_Parallism_Ready = 1.397619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.171776 
total_CMD = 148612 
util_bw = 25528 
Wasted_Col = 993 
Wasted_Row = 822 
Idle = 121269 

BW Util Bottlenecks: 
RCDc_limit = 1249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142030 
Read = 6382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 93912397216416 
n_req = 6382 
total_req = 6382 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6382 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042944 
Either_Row_CoL_Bus_Util = 0.044290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.484604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.484604
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142035 n_act=108 n_pre=92 n_ref_event=177536 n_req=6379 n_rd=6379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1717
n_activity=35181 dram_eff=0.7253
bk0: 439a 147098i bk1: 439a 146039i bk2: 414a 147303i bk3: 415a 146410i bk4: 416a 147215i bk5: 416a 146233i bk6: 384a 147310i bk7: 384a 146335i bk8: 384a 147327i bk9: 384a 146249i bk10: 384a 147359i bk11: 384a 146568i bk12: 384a 147402i bk13: 384a 146469i bk14: 384a 147306i bk15: 384a 146568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985578
Row_Buffer_Locality_read = 0.985578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.459126
Bank_Level_Parallism_Col = 1.425894
Bank_Level_Parallism_Ready = 1.402538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425894 

BW Util details:
bwutil = 0.171695 
total_CMD = 148612 
util_bw = 25516 
Wasted_Col = 944 
Wasted_Row = 715 
Idle = 121437 

BW Util Bottlenecks: 
RCDc_limit = 1144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142035 
Read = 6379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 177536 
n_req = 6379 
total_req = 6379 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6379 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042924 
Either_Row_CoL_Bus_Util = 0.044256 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000304 
queue_avg = 0.512785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.512785
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142026 n_act=108 n_pre=92 n_ref_event=0 n_req=6386 n_rd=6386 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=36364 dram_eff=0.7025
bk0: 439a 147179i bk1: 439a 146162i bk2: 418a 147240i bk3: 418a 146292i bk4: 416a 147181i bk5: 416a 146482i bk6: 384a 147365i bk7: 384a 146490i bk8: 384a 147488i bk9: 384a 146669i bk10: 384a 147248i bk11: 384a 146589i bk12: 384a 147420i bk13: 384a 146692i bk14: 384a 147350i bk15: 384a 146516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985593
Row_Buffer_Locality_read = 0.985593
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427730
Bank_Level_Parallism_Col = 1.397710
Bank_Level_Parallism_Ready = 1.369698
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.397710 

BW Util details:
bwutil = 0.171884 
total_CMD = 148612 
util_bw = 25544 
Wasted_Col = 992 
Wasted_Row = 841 
Idle = 121235 

BW Util Bottlenecks: 
RCDc_limit = 1235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142026 
Read = 6386 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6386 
total_req = 6386 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6386 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042971 
Either_Row_CoL_Bus_Util = 0.044317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.445395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.445395
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142025 n_act=108 n_pre=92 n_ref_event=0 n_req=6387 n_rd=6387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=36367 dram_eff=0.7025
bk0: 439a 147203i bk1: 439a 146248i bk2: 419a 147195i bk3: 418a 146479i bk4: 416a 147238i bk5: 416a 146229i bk6: 384a 147346i bk7: 384a 146415i bk8: 384a 147433i bk9: 384a 146636i bk10: 384a 147392i bk11: 384a 146578i bk12: 384a 147461i bk13: 384a 146791i bk14: 384a 147339i bk15: 384a 146731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985596
Row_Buffer_Locality_read = 0.985596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421142
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.362028
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.171911 
total_CMD = 148612 
util_bw = 25548 
Wasted_Col = 976 
Wasted_Row = 800 
Idle = 121288 

BW Util Bottlenecks: 
RCDc_limit = 1227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142025 
Read = 6387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6387 
total_req = 6387 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6387 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042978 
Either_Row_CoL_Bus_Util = 0.044323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.465333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.465333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142025 n_act=108 n_pre=92 n_ref_event=0 n_req=6387 n_rd=6387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1719
n_activity=35897 dram_eff=0.7117
bk0: 439a 147217i bk1: 439a 146346i bk2: 418a 147038i bk3: 419a 146181i bk4: 416a 147102i bk5: 416a 146109i bk6: 384a 147305i bk7: 384a 146541i bk8: 384a 147376i bk9: 384a 146463i bk10: 384a 147277i bk11: 384a 146338i bk12: 384a 147476i bk13: 384a 146657i bk14: 384a 147369i bk15: 384a 146668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985596
Row_Buffer_Locality_read = 0.985596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472765
Bank_Level_Parallism_Col = 1.437536
Bank_Level_Parallism_Ready = 1.399029
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437536 

BW Util details:
bwutil = 0.171911 
total_CMD = 148612 
util_bw = 25548 
Wasted_Col = 896 
Wasted_Row = 792 
Idle = 121376 

BW Util Bottlenecks: 
RCDc_limit = 1164 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142025 
Read = 6387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6387 
total_req = 6387 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6387 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042978 
Either_Row_CoL_Bus_Util = 0.044323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.497517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.497517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142035 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1717
n_activity=35706 dram_eff=0.7145
bk0: 439a 147220i bk1: 439a 146314i bk2: 418a 147220i bk3: 418a 146333i bk4: 412a 147160i bk5: 412a 146034i bk6: 384a 147415i bk7: 384a 146502i bk8: 384a 147385i bk9: 384a 146469i bk10: 384a 147403i bk11: 384a 146573i bk12: 384a 147460i bk13: 384a 146770i bk14: 384a 147265i bk15: 384a 146553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441231
Bank_Level_Parallism_Col = 1.405521
Bank_Level_Parallism_Ready = 1.371787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405521 

BW Util details:
bwutil = 0.171668 
total_CMD = 148612 
util_bw = 25512 
Wasted_Col = 866 
Wasted_Row = 742 
Idle = 121492 

BW Util Bottlenecks: 
RCDc_limit = 1043 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142035 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042917 
Either_Row_CoL_Bus_Util = 0.044256 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.518424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.518424
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142033 n_act=108 n_pre=92 n_ref_event=0 n_req=6379 n_rd=6379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1717
n_activity=35948 dram_eff=0.7098
bk0: 439a 147092i bk1: 439a 146073i bk2: 419a 147155i bk3: 418a 146161i bk4: 412a 147045i bk5: 412a 146068i bk6: 384a 147243i bk7: 384a 146374i bk8: 384a 147446i bk9: 384a 146579i bk10: 384a 147281i bk11: 384a 146477i bk12: 384a 147393i bk13: 384a 146695i bk14: 384a 147332i bk15: 384a 146624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985578
Row_Buffer_Locality_read = 0.985578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475022
Bank_Level_Parallism_Col = 1.441839
Bank_Level_Parallism_Ready = 1.406926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441839 

BW Util details:
bwutil = 0.171695 
total_CMD = 148612 
util_bw = 25516 
Wasted_Col = 950 
Wasted_Row = 797 
Idle = 121349 

BW Util Bottlenecks: 
RCDc_limit = 1182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142033 
Read = 6379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6379 
total_req = 6379 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6379 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042924 
Either_Row_CoL_Bus_Util = 0.044270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.561947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.561947
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142032 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1717
n_activity=36205 dram_eff=0.7049
bk0: 439a 147132i bk1: 440a 146303i bk2: 418a 147219i bk3: 419a 146324i bk4: 412a 147089i bk5: 412a 146159i bk6: 384a 147301i bk7: 384a 146566i bk8: 384a 147204i bk9: 384a 146558i bk10: 384a 147332i bk11: 384a 146534i bk12: 384a 147397i bk13: 384a 146621i bk14: 384a 147259i bk15: 384a 146554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.469525
Bank_Level_Parallism_Col = 1.439762
Bank_Level_Parallism_Ready = 1.400219
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439762 

BW Util details:
bwutil = 0.171722 
total_CMD = 148612 
util_bw = 25520 
Wasted_Col = 975 
Wasted_Row = 820 
Idle = 121297 

BW Util Bottlenecks: 
RCDc_limit = 1178 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142032 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042931 
Either_Row_CoL_Bus_Util = 0.044276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.490290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.49029
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142034 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1717
n_activity=36713 dram_eff=0.6949
bk0: 439a 147195i bk1: 439a 146256i bk2: 418a 147206i bk3: 418a 146319i bk4: 412a 147094i bk5: 412a 146163i bk6: 384a 147353i bk7: 384a 146399i bk8: 384a 147369i bk9: 384a 146586i bk10: 384a 147422i bk11: 384a 146650i bk12: 384a 147397i bk13: 384a 146702i bk14: 384a 147292i bk15: 384a 146617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444680
Bank_Level_Parallism_Col = 1.417409
Bank_Level_Parallism_Ready = 1.387400
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417409 

BW Util details:
bwutil = 0.171668 
total_CMD = 148612 
util_bw = 25512 
Wasted_Col = 1089 
Wasted_Row = 844 
Idle = 121167 

BW Util Bottlenecks: 
RCDc_limit = 1331 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142034 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042917 
Either_Row_CoL_Bus_Util = 0.044263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.435012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.435012
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142032 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1717
n_activity=36654 dram_eff=0.6962
bk0: 440a 147182i bk1: 439a 146285i bk2: 419a 147351i bk3: 418a 146632i bk4: 412a 147190i bk5: 412a 146236i bk6: 384a 147415i bk7: 384a 146616i bk8: 384a 147425i bk9: 384a 146746i bk10: 384a 147396i bk11: 384a 146696i bk12: 384a 147450i bk13: 384a 146788i bk14: 384a 147384i bk15: 384a 146643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397625
Bank_Level_Parallism_Col = 1.364262
Bank_Level_Parallism_Ready = 1.334483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364262 

BW Util details:
bwutil = 0.171722 
total_CMD = 148612 
util_bw = 25520 
Wasted_Col = 977 
Wasted_Row = 802 
Idle = 121313 

BW Util Bottlenecks: 
RCDc_limit = 1238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142032 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042931 
Either_Row_CoL_Bus_Util = 0.044276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.405835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.405835
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142032 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1717
n_activity=35546 dram_eff=0.7179
bk0: 439a 147226i bk1: 440a 146236i bk2: 418a 147171i bk3: 419a 146333i bk4: 412a 147028i bk5: 412a 145959i bk6: 384a 147268i bk7: 384a 146328i bk8: 384a 147308i bk9: 384a 146478i bk10: 384a 147411i bk11: 384a 146510i bk12: 384a 147324i bk13: 384a 146532i bk14: 384a 147389i bk15: 384a 146481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471575
Bank_Level_Parallism_Col = 1.441568
Bank_Level_Parallism_Ready = 1.411654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.441568 

BW Util details:
bwutil = 0.171722 
total_CMD = 148612 
util_bw = 25520 
Wasted_Col = 962 
Wasted_Row = 814 
Idle = 121316 

BW Util Bottlenecks: 
RCDc_limit = 1228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142032 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042931 
Either_Row_CoL_Bus_Util = 0.044276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.485957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.485957
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=148612 n_nop=142035 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1717
n_activity=35213 dram_eff=0.7245
bk0: 439a 147180i bk1: 439a 146144i bk2: 418a 147250i bk3: 418a 146496i bk4: 412a 147103i bk5: 412a 146045i bk6: 384a 147311i bk7: 384a 146434i bk8: 384a 147406i bk9: 384a 146501i bk10: 384a 147352i bk11: 384a 146668i bk12: 384a 147469i bk13: 384a 146728i bk14: 384a 147335i bk15: 384a 146467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451144
Bank_Level_Parallism_Col = 1.411558
Bank_Level_Parallism_Ready = 1.381721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411558 

BW Util details:
bwutil = 0.171668 
total_CMD = 148612 
util_bw = 25512 
Wasted_Col = 988 
Wasted_Row = 672 
Idle = 121440 

BW Util Bottlenecks: 
RCDc_limit = 1226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 148612 
n_nop = 142035 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.042917 
Either_Row_CoL_Bus_Util = 0.044256 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.475217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.475217

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3909, Miss = 3260, Miss_rate = 0.834, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[1]: Access = 3879, Miss = 3254, Miss_rate = 0.839, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[2]: Access = 3891, Miss = 3256, Miss_rate = 0.837, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[3]: Access = 3903, Miss = 3256, Miss_rate = 0.834, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[4]: Access = 3891, Miss = 3258, Miss_rate = 0.837, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[5]: Access = 3875, Miss = 3258, Miss_rate = 0.841, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[6]: Access = 3904, Miss = 3260, Miss_rate = 0.835, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[7]: Access = 3902, Miss = 3258, Miss_rate = 0.835, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[8]: Access = 3882, Miss = 3258, Miss_rate = 0.839, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[9]: Access = 3889, Miss = 3260, Miss_rate = 0.838, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[10]: Access = 3899, Miss = 3254, Miss_rate = 0.835, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[11]: Access = 3887, Miss = 3254, Miss_rate = 0.837, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[12]: Access = 3879, Miss = 3256, Miss_rate = 0.839, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[13]: Access = 3904, Miss = 3254, Miss_rate = 0.834, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[14]: Access = 3896, Miss = 3254, Miss_rate = 0.835, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[15]: Access = 3887, Miss = 3258, Miss_rate = 0.838, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[16]: Access = 3892, Miss = 3254, Miss_rate = 0.836, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[17]: Access = 3898, Miss = 3254, Miss_rate = 0.835, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[18]: Access = 3884, Miss = 3258, Miss_rate = 0.839, Pending_hits = 344, Reservation_fails = 0
L2_cache_bank[19]: Access = 3880, Miss = 3254, Miss_rate = 0.839, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[20]: Access = 3900, Miss = 3254, Miss_rate = 0.834, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[21]: Access = 3899, Miss = 3258, Miss_rate = 0.836, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[22]: Access = 3886, Miss = 3254, Miss_rate = 0.837, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[23]: Access = 3892, Miss = 3254, Miss_rate = 0.836, Pending_hits = 372, Reservation_fails = 0
L2_total_cache_accesses = 93408
L2_total_cache_misses = 78148
L2_total_cache_miss_rate = 0.8366
L2_total_cache_pending_hits = 8590
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57511
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=93408
icnt_total_pkts_simt_to_mem=93408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93408
Req_Network_cycles = 57961
Req_Network_injected_packets_per_cycle =       1.6116 
Req_Network_conflicts_per_cycle =       0.3320
Req_Network_conflicts_per_cycle_util =       0.7835
Req_Bank_Level_Parallism =       3.8037
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0891
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0671

Reply_Network_injected_packets_num = 93408
Reply_Network_cycles = 57961
Reply_Network_injected_packets_per_cycle =        1.6116
Reply_Network_conflicts_per_cycle =        0.6971
Reply_Network_conflicts_per_cycle_util =       1.5632
Reply_Bank_Level_Parallism =       3.6139
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0749
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0537
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 370216 (inst/sec)
gpgpu_simulation_rate = 562 (cycle/sec)
gpgpu_silicon_slowdown = 2428825x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6390..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6398..

GPGPU-Sim PTX: cudaLaunch for 0x0x5569aec3aba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 19265
gpu_sim_insn = 12710760
gpu_ipc =     659.7851
gpu_tot_sim_cycle = 77226
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     658.3669
gpu_tot_issued_cta = 188
gpu_occupancy = 39.0865% 
gpu_tot_occupancy = 39.0686% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6162
partiton_level_parallism_total  =       1.6127
partiton_level_parallism_util =       3.9323
partiton_level_parallism_util_total  =       3.8351
L2_BW  =      70.5954 GB/Sec
L2_BW_total  =      70.4437 GB/Sec
gpu_total_sim_rate=363164

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 5704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5176, Miss = 5176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5704, Miss = 5704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5176, Miss = 5176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4356, Miss = 4356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4884, Miss = 4884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4356, Miss = 4356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4884, Miss = 4884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 151760
	L1D_total_cache_misses = 151760
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67419
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118248
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51356	W0_Idle:143002	W0_Scoreboard:4763302	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:436212	WS1:436212	WS2:436212	WS3:434008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 945984 {8:118248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4729920 {40:118248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 368 
max_icnt2mem_latency = 54 
maxmrqlatency = 59 
max_icnt2sh_latency = 68 
averagemflatency = 294 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:64850 	8484 	7505 	9612 	9427 	1696 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13330 	111214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	119907 	4637 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	100359 	19622 	3034 	1106 	417 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11085     11074     11846     11845     12502     12499     13140     13155     14381     14392     15095     15089     15769     15765     16435     16430 
dram[1]:     11071     11076     11855     11888     12493     12491     13151     13150     14407     14394     15082     15077     15747     15746     16413     16409 
dram[2]:     11103     10678     11885     11888     12539     12536     13193     13192     14390     14380     15074     15079     15758     15755     16420     16414 
dram[3]:     10676     10673     11890     11890     12555     12547     13197     13192     14376     14386     15106     15103     15777     15772     16420     16431 
dram[4]:     11039     11034     11890     11887     12543     12544     13190     13187     13814     13813     14448     14440     15767     15726     16437     16436 
dram[5]:     11033     11061     11892     11894     12543     12558     13215     13213     13811     14372     14438     15082     15724     15727     16376     16379 
dram[6]:     11044     11043     11894     11904     12557     12551     13208     13217     14310     14308     15113     15147     15764     15774     16384     16438 
dram[7]:     11065     11064     11901     11890     12567     12552     13231     13220     14302     14299     15145     15102     15798     15750     16423     16422 
dram[8]:     11074     11101     11867     11866     12528     12519     13178     13175     14320     14312     15111     15114     15748     15745     16393     16389 
dram[9]:     11082     11078     11852     11842     12500     12496     13180     13172     14310     14305     15089     15099     15743     15756     16399     16398 
dram[10]:     11095     11090     11841     11837     12485     12481     13163     13158     14395     14403     15093     15086     15752     15750     16394     16415 
dram[11]:     11083     11090     11832     11831     12487     12507     13155     13165     14398     14386     15085     15104     15739     15758     16406     16404 
average row accesses per activate:
dram[0]: 63.111111 62.888889 54.500000 54.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[1]: 63.000000 63.000000 54.200001 54.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[2]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[3]: 63.000000 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[4]: 63.000000 63.000000 54.599998 54.700001 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[5]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[6]: 63.000000 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[7]: 63.000000 63.111111 54.599998 54.700001 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[8]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[9]: 63.111111 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[10]: 63.000000 63.111111 54.599998 54.700001 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[11]: 63.000000 63.000000 54.599998 54.599998 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
average row locality = 101574/1488 = 68.262100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       568       566       545       543       560       560       512       512       512       512       512       512       512       512       512       512 
dram[1]:       567       567       542       543       560       560       512       512       512       512       512       512       512       512       512       512 
dram[2]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[3]:       567       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[4]:       567       567       546       547       560       560       512       512       512       512       512       512       512       512       512       512 
dram[5]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[6]:       567       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[7]:       567       568       546       547       560       560       512       512       512       512       512       512       512       512       512       512 
dram[8]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[9]:       568       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[10]:       567       568       546       547       556       556       512       512       512       512       512       512       512       512       512       512 
dram[11]:       567       567       546       546       556       556       512       512       512       512       512       512       512       512       512       512 
total dram reads = 101574
bank skew: 568/512 = 1.11
chip skew: 8468/8458 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        413       422       410       401       346       349       345       349       341       346       333       340       332       339       332       338
dram[1]:        424       429       396       407       344       352       345       359       339       347       331       337       331       334       335       336
dram[2]:        420       428       398       399       341       347       345       343       339       339       335       340       330       338       330       337
dram[3]:        423       426       399       402       350       356       347       358       337       347       329       343       331       336       332       332
dram[4]:        419       434       391       404       343       348       344       350       340       343       337       336       337       338       332       342
dram[5]:        419       427       405       405       348       355       348       353       334       344       332       342       330       336       336       335
dram[6]:        423       429       395       404       344       358       343       357       340       344       333       339       335       341       330       339
dram[7]:        421       433       395       399       346       349       346       348       342       340       336       337       333       342       331       340
dram[8]:        426       422       398       409       347       356       348       358       334       344       326       341       330       331       336       333
dram[9]:        416       429       395       395       342       353       343       348       343       343       336       338       330       341       329       338
dram[10]:        423       430       400       402       353       359       349       355       337       348       332       336       334       337       333       337
dram[11]:        425       426       391       401       344       352       347       357       338       343       334       339       333       336       333       342
maximum mf latency per bank:
dram[0]:        328       356       330       337       345       358       344       345       335       353       341       347       323       349       339       346
dram[1]:        337       355       326       357       339       358       324       346       330       342       325       357       331       340       334       342
dram[2]:        331       350       327       350       341       352       341       345       329       353       332       357       325       343       342       342
dram[3]:        326       350       330       350       354       348       326       342       332       344       336       351       327       351       338       339
dram[4]:        330       354       351       350       342       354       338       355       338       336       335       351       330       347       342       351
dram[5]:        329       359       333       350       348       360       328       345       332       341       328       342       329       347       355       357
dram[6]:        339       368       334       346       339       351       338       341       330       345       326       348       335       347       335       346
dram[7]: GPGPU-Sim: synchronize waiting for inactive GPU simulation
       336       356       324GPGPU-Sim API: Stream Manager State
       340       339       348       338       345       342       344       338       337       341       348       337       354
dram[8]:        341       364       330       348       352       362       323       342       340       346       329       345       332       352       350       347
dram[9]:        332       348       328       339       351       365       325       344       337       350       329       351       322       337       329       351
dram[10]:        328       349       366       354       354       365       327       345       336       344       339       352       330       339       333       345
dram[11]:        331       354       343       349       338       352       337       348       333       349       337       342       323       343       331       346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189281 n_act=140 n_pre=124 n_ref_event=93912397216416 n_req=8462 n_rd=8462 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=47593 dram_eff=0.7112
bk0: 568a 196324i bk1: 566a 195039i bk2: 545a 196136i bk3: 543a 195315i bk4: 560a 196112i bk5: 560a 194898i bk6: 512a 196312i bk7: 512a 195277i bk8: 512a 196228i bk9: 512a 195078i bk10: 512a 196282i bk11: 512a 195239i bk12: 512a 196423i bk13: 512a 195419i bk14: 512a 196323i bk15: 512a 195321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985346
Row_Buffer_Locality_read = 0.985346
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423055
Bank_Level_Parallism_Col = 0.670414
Bank_Level_Parallism_Ready = 1.370274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.170943 
total_CMD = 198007 
util_bw = 33848 
Wasted_Col = 1361 
Wasted_Row = 1116 
Idle = 161682 

BW Util Bottlenecks: 
RCDc_limit = 1648 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189281 
Read = 8462 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 93912397216416 
n_req = 8462 
total_req = 8462 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8462 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042736 
Either_Row_CoL_Bus_Util = 0.044069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.442979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.442979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189286 n_act=140 n_pre=124 n_ref_event=177536 n_req=8459 n_rd=8459 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=47209 dram_eff=0.7167
bk0: 567a 196104i bk1: 567a 194790i bk2: 542a 196336i bk3: 543a 195256i bk4: 560a 196159i bk5: 560a 194930i bk6: 512a 196310i bk7: 512a 195004i bk8: 512a 196314i bk9: 512a 194972i bk10: 512a 196343i bk11: 512a 195330i bk12: 512a 196366i bk13: 512a 195207i bk14: 512a 196347i bk15: 512a 195396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985341
Row_Buffer_Locality_read = 0.985341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443848
Bank_Level_Parallism_Col = 1.409575
Bank_Level_Parallism_Ready = 1.382416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409575 

BW Util details:
bwutil = 0.170883 
total_CMD = 198007 
util_bw = 33836 
Wasted_Col = 1200 
Wasted_Row = 985 
Idle = 161986 

BW Util Bottlenecks: 
RCDc_limit = 1473 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189286 
Read = 8459 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 177536 
n_req = 8459 
total_req = 8459 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8459 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042721 
Either_Row_CoL_Bus_Util = 0.044044 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000229 
queue_avg = 0.466494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.466494
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189277 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.171
n_activity=48197 dram_eff=0.7026
bk0: 567a 196200i bk1: 567a 194921i bk2: 546a 196239i bk3: 546a 194996i bk4: 560a 196117i bk5: 560a 195073i bk6: 512a 196349i bk7: 512a 195127i bk8: 512a 196446i bk9: 512a 195348i bk10: 512a 196232i bk11: 512a 195266i bk12: 512a 196379i bk13: 512a 195344i bk14: 512a 196324i bk15: 512a 195237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434273
Bank_Level_Parallism_Col = 1.403673
Bank_Level_Parallism_Ready = 1.374380
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.403673 

BW Util details:
bwutil = 0.171024 
total_CMD = 198007 
util_bw = 33864 
Wasted_Col = 1274 
Wasted_Row = 1126 
Idle = 161743 

BW Util Bottlenecks: 
RCDc_limit = 1597 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189277 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042756 
Either_Row_CoL_Bus_Util = 0.044089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.436863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.436863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189276 n_act=140 n_pre=124 n_ref_event=0 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.171
n_activity=48096 dram_eff=0.7042
bk0: 567a 196187i bk1: 567a 195002i bk2: 547a 196208i bk3: 546a 195263i bk4: 560a 196207i bk5: 560a 194949i bk6: 512a 196325i bk7: 512a 195131i bk8: 512a 196387i bk9: 512a 195319i bk10: 512a 196315i bk11: 512a 195148i bk12: 512a 196429i bk13: 512a 195448i bk14: 512a 196358i bk15: 512a 195443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424288
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.363561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.171044 
total_CMD = 198007 
util_bw = 33868 
Wasted_Col = 1222 
Wasted_Row = 1075 
Idle = 161842 

BW Util Bottlenecks: 
RCDc_limit = 1515 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189276 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042761 
Either_Row_CoL_Bus_Util = 0.044094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.465494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.465494
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189276 n_act=140 n_pre=124 n_ref_event=0 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.171
n_activity=47637 dram_eff=0.711
bk0: 567a 196225i bk1: 567a 195029i bk2: 546a 196044i bk3: 547a 194848i bk4: 560a 196025i bk5: 560a 194761i bk6: 512a 196260i bk7: 512a 195199i bk8: 512a 196350i bk9: 512a 195175i bk10: 512a 196262i bk11: 512a 195189i bk12: 512a 196500i bk13: 512a 195331i bk14: 512a 196293i bk15: 512a 195302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.463765
Bank_Level_Parallism_Col = 1.428486
Bank_Level_Parallism_Ready = 1.395607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428486 

BW Util details:
bwutil = 0.171044 
total_CMD = 198007 
util_bw = 33868 
Wasted_Col = 1192 
Wasted_Row = 1028 
Idle = 161919 

BW Util Bottlenecks: 
RCDc_limit = 1526 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189276 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042761 
Either_Row_CoL_Bus_Util = 0.044094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.488316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.488316
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189278 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.171
n_activity=47728 dram_eff=0.7095
bk0: 567a 196222i bk1: 567a 195174i bk2: 546a 196249i bk3: 546a 195114i bk4: 560a 196086i bk5: 560a 194562i bk6: 512a 196396i bk7: 512a 195172i bk8: 512a 196367i bk9: 512a 195259i bk10: 512a 196414i bk11: 512a 195291i bk12: 512a 196359i bk13: 512a 195448i bk14: 512a 196219i bk15: 512a 195224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443214
Bank_Level_Parallism_Col = 1.405429
Bank_Level_Parallism_Ready = 1.371162
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405429 

BW Util details:
bwutil = 0.171024 
total_CMD = 198007 
util_bw = 33864 
Wasted_Col = 1123 
Wasted_Row = 979 
Idle = 162041 

BW Util Bottlenecks: 
RCDc_limit = 1369 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189278 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042756 
Either_Row_CoL_Bus_Util = 0.044084 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.496861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.496861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189276 n_act=140 n_pre=124 n_ref_event=0 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.171
n_activity=47978 dram_eff=0.7059
bk0: 567a 196078i bk1: 567a 194921i bk2: 547a 196176i bk3: 546a 194931i bk4: 560a 195967i bk5: 560a 194731i bk6: 512a 196176i bk7: 512a 195096i bk8: 512a 196426i bk9: 512a 195366i bk10: 512a 196279i bk11: 512a 195158i bk12: 512a 196312i bk13: 512a 195487i bk14: 512a 196268i bk15: 512a 195320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464144
Bank_Level_Parallism_Col = 1.430944
Bank_Level_Parallism_Ready = 1.393932
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.430944 

BW Util details:
bwutil = 0.171044 
total_CMD = 198007 
util_bw = 33868 
Wasted_Col = 1214 
Wasted_Row = 1061 
Idle = 161864 

BW Util Bottlenecks: 
RCDc_limit = 1520 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189276 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042761 
Either_Row_CoL_Bus_Util = 0.044094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.533330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.53333
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189275 n_act=140 n_pre=124 n_ref_event=0 n_req=8468 n_rd=8468 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1711
n_activity=48010 dram_eff=0.7055
bk0: 567a 196144i bk1: 568a 195049i bk2: 546a 196197i bk3: 547a 194968i bk4: 560a 195960i bk5: 560a 194732i bk6: 512a 196247i bk7: 512a 195144i bk8: 512a 196146i bk9: 512a 195263i bk10: 512a 196303i bk11: 512a 195211i bk12: 512a 196389i bk13: 512a 195369i bk14: 512a 196197i bk15: 512a 195173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985357
Row_Buffer_Locality_read = 0.985357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473519
Bank_Level_Parallism_Col = 1.443084
Bank_Level_Parallism_Ready = 1.404155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443084 

BW Util details:
bwutil = 0.171065 
total_CMD = 198007 
util_bw = 33872 
Wasted_Col = 1239 
Wasted_Row = 1092 
Idle = 161804 

BW Util Bottlenecks: 
RCDc_limit = 1537 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189275 
Read = 8468 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8468 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8468 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042766 
Either_Row_CoL_Bus_Util = 0.044099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.489069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.489069
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189277 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.171
n_activity=48560 dram_eff=0.6974
bk0: 567a 196187i bk1: 567a 195046i bk2: 546a 196171i bk3: 546a 195071i bk4: 560a 195967i bk5: 560a 194862i bk6: 512a 196321i bk7: 512a 195044i bk8: 512a 196356i bk9: 512a 195160i bk10: 512a 196345i bk11: 512a 195299i bk12: 512a 196427i bk13: 512a 195387i bk14: 512a 196223i bk15: 512a 195386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.443833
Bank_Level_Parallism_Col = 1.414735
Bank_Level_Parallism_Ready = 1.385406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414735 

BW Util details:
bwutil = 0.171024 
total_CMD = 198007 
util_bw = 33864 
Wasted_Col = 1397 
Wasted_Row = 1107 
Idle = 161639 

BW Util Bottlenecks: 
RCDc_limit = 1729 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189277 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042756 
Either_Row_CoL_Bus_Util = 0.044089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.450393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.450393
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189275 n_act=140 n_pre=124 n_ref_event=0 n_req=8468 n_rd=8468 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1711
n_activity=47865 dram_eff=0.7077
bk0: 568a 196172i bk1: 567a 195060i bk2: 547a 196289i bk3: 546a 195277i bk4: 560a 196063i bk5: 560a 194674i bk6: 512a 196404i bk7: 512a 195177i bk8: 512a 196384i bk9: 512a 195369i bk10: 512a 196323i bk11: 512a 195326i bk12: 512a 196407i bk13: 512a 195514i bk14: 512a 196364i bk15: 512a 195356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985357
Row_Buffer_Locality_read = 0.985357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420836
Bank_Level_Parallism_Col = 1.385371
Bank_Level_Parallism_Ready = 1.356046
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385371 

BW Util details:
bwutil = 0.171065 
total_CMD = 198007 
util_bw = 33872 
Wasted_Col = 1244 
Wasted_Row = 1026 
Idle = 161865 

BW Util Bottlenecks: 
RCDc_limit = 1573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189275 
Read = 8468 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8468 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8468 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042766 
Either_Row_CoL_Bus_Util = 0.044099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.431919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.431919
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189283 n_act=140 n_pre=124 n_ref_event=0 n_req=8460 n_rd=8460 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=46987 dram_eff=0.7202
bk0: 567a 196232i bk1: 568a 194961i bk2: 546a 196129i bk3: 547a 195070i bk4: 556a 195854i bk5: 556a 194514i bk6: 512a 196225i bk7: 512a 194992i bk8: 512a 196266i bk9: 512a 195104i bk10: 512a 196352i bk11: 512a 195212i bk12: 512a 196314i bk13: 512a 195227i bk14: 512a 196377i bk15: 512a 195185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985343
Row_Buffer_Locality_read = 0.985343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472259
Bank_Level_Parallism_Col = 1.439842
Bank_Level_Parallism_Ready = 1.410681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439842 

BW Util details:
bwutil = 0.170903 
total_CMD = 198007 
util_bw = 33840 
Wasted_Col = 1233 
Wasted_Row = 1064 
Idle = 161870 

BW Util Bottlenecks: 
RCDc_limit = 1559 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189283 
Read = 8460 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8460 
total_req = 8460 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8460 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042726 
Either_Row_CoL_Bus_Util = 0.044059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.472640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.47264
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=198007 n_nop=189287 n_act=140 n_pre=124 n_ref_event=0 n_req=8458 n_rd=8458 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=46987 dram_eff=0.72
bk0: 567a 196191i bk1: 567a 194989i bk2: 546a 196266i bk3: 546a 195266i bk4: 556a 196034i bk5: 556a 194629i bk6: 512a 196273i bk7: 512a 195061i bk8: 512a 196364i bk9: 512a 195176i bk10: 512a 196298i bk11: 512a 195400i bk12: 512a 196460i bk13: 512a 195385i bk14: 512a 196332i bk15: 512a 195239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985339
Row_Buffer_Locality_read = 0.985339
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446512
Bank_Level_Parallism_Col = 1.408492
Bank_Level_Parallism_Ready = 1.377113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.408492 

BW Util details:
bwutil = 0.170863 
total_CMD = 198007 
util_bw = 33832 
Wasted_Col = 1241 
Wasted_Row = 957 
Idle = 161977 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198007 
n_nop = 189287 
Read = 8458 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8458 
total_req = 8458 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8458 
Row_Bus_Util =  0.001333 
CoL_Bus_Util = 0.042716 
Either_Row_CoL_Bus_Util = 0.044039 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000229 
queue_avg = 0.464888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.464888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5208, Miss = 4300, Miss_rate = 0.826, Pending_hits = 497, Reservation_fails = 0
L2_cache_bank[1]: Access = 5177, Miss = 4294, Miss_rate = 0.829, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[2]: Access = 5189, Miss = 4296, Miss_rate = 0.828, Pending_hits = 466, Reservation_fails = 0
L2_cache_bank[3]: Access = 5199, Miss = 4296, Miss_rate = 0.826, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[4]: Access = 5188, Miss = 4298, Miss_rate = 0.828, Pending_hits = 452, Reservation_fails = 0
L2_cache_bank[5]: Access = 5165, Miss = 4298, Miss_rate = 0.832, Pending_hits = 446, Reservation_fails = 0
L2_cache_bank[6]: Access = 5199, Miss = 4300, Miss_rate = 0.827, Pending_hits = 494, Reservation_fails = 0
L2_cache_bank[7]: Access = 5200, Miss = 4298, Miss_rate = 0.827, Pending_hits = 476, Reservation_fails = 0
L2_cache_bank[8]: Access = 5179, Miss = 4298, Miss_rate = 0.830, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[9]: Access = 5187, Miss = 4300, Miss_rate = 0.829, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[10]: Access = 5203, Miss = 4298, Miss_rate = 0.826, Pending_hits = 474, Reservation_fails = 0
L2_cache_bank[11]: Access = 5182, Miss = 4298, Miss_rate = 0.829, Pending_hits = 464, Reservation_fails = 0
L2_cache_bank[12]: Access = 5175, Miss = 4300, Miss_rate = 0.831, Pending_hits = 462, Reservation_fails = 0
L2_cache_bank[13]: Access = 5207, Miss = 4298, Miss_rate = 0.825, Pending_hits = 491, Reservation_fails = 0
L2_cache_bank[14]: Access = 5193, Miss = 4298, Miss_rate = 0.828, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[15]: Access = 5179, Miss = 4302, Miss_rate = 0.831, Pending_hits = 445, Reservation_fails = 0
L2_cache_bank[16]: Access = 5193, Miss = 4298, Miss_rate = 0.828, Pending_hits = 475, Reservation_fails = 0
L2_cache_bank[17]: Access = 5202, Miss = 4298, Miss_rate = 0.826, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[18]: Access = 5178, Miss = 4302, Miss_rate = 0.831, Pending_hits = 458, Reservation_fails = 0
L2_cache_bank[19]: Access = 5181, Miss = 4298, Miss_rate = 0.830, Pending_hits = 476, Reservation_fails = 0
L2_cache_bank[20]: Access = 5199, Miss = 4294, Miss_rate = 0.826, Pending_hits = 505, Reservation_fails = 0
L2_cache_bank[21]: Access = 5192, Miss = 4298, Miss_rate = 0.828, Pending_hits = 488, Reservation_fails = 0
L2_cache_bank[22]: Access = 5180, Miss = 4294, Miss_rate = 0.829, Pending_hits = 473, Reservation_fails = 0
L2_cache_bank[23]: Access = 5189, Miss = 4294, Miss_rate = 0.828, Pending_hits = 495, Reservation_fails = 0
L2_total_cache_accesses = 124544
L2_total_cache_misses = 103148
L2_total_cache_miss_rate = 0.8282
L2_total_cache_pending_hits = 11354
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76261
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=124544
icnt_total_pkts_simt_to_mem=124544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124544
Req_Network_cycles = 77226
Req_Network_injected_packets_per_cycle =       1.6127 
Req_Network_conflicts_per_cycle =       0.3272
Req_Network_conflicts_per_cycle_util =       0.7780
Req_Bank_Level_Parallism =       3.8351
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0887
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0672

Reply_Network_injected_packets_num = 124544
Reply_Network_cycles = 77226
Reply_Network_injected_packets_per_cycle =        1.6127
Reply_Network_conflicts_per_cycle =        0.7093
Reply_Network_conflicts_per_cycle_util =       1.6046
Reply_Bank_Level_Parallism =       3.6485
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0762
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0538
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 363164 (inst/sec)
gpgpu_simulation_rate = 551 (cycle/sec)
gpgpu_silicon_slowdown = 2477313x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1d5a62e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a62dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6390..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1d5a6398..

GPGPU-Sim PTX: cudaLaunch for 0x0x5569aec3aba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 18509
gpu_sim_insn = 12070574
gpu_ipc =     652.1462
gpu_tot_sim_cycle = 95735
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     657.1642
gpu_tot_issued_cta = 235
gpu_occupancy = 38.4094% 
gpu_tot_occupancy = 38.9426% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5919
partiton_level_parallism_total  =       1.6087
partiton_level_parallism_util =       3.5144
partiton_level_parallism_util_total  =       3.7693
L2_BW  =      69.5354 GB/Sec
L2_BW_total  =      70.2681 GB/Sec
gpu_total_sim_rate=353447

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6340, Miss = 6340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 6525, Miss = 6525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5961, Miss = 5961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 6340, Miss = 6340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 6525, Miss = 6525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5961, Miss = 5961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6307, Miss = 6307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5780, Miss = 5780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 6454, Miss = 6454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5780, Miss = 5780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 6454, Miss = 6454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 6365, Miss = 6365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5708, Miss = 5708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5556, Miss = 5556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5708, Miss = 5708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 186105
	L1D_total_cache_misses = 186105
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81674
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146174
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:63196	W0_Idle:178861	W0_Scoreboard:5886855	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:539504	WS1:539504	WS2:539504	WS3:536776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1169392 {8:146174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5846960 {40:146174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 368 
max_icnt2mem_latency = 60 
maxmrqlatency = 59 
max_icnt2sh_latency = 68 
averagemflatency = 293 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 3 
mrq_lat_table:80941 	10404 	8997 	11613 	11347 	2022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17196 	136813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	148015 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	124286 	24127 	3698 	1357 	535 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11085     11074     11846     11845     12502     12499     13140     13155     14381     14392     15095     15089     15769     15765     16435     16430 
dram[1]:     11071     11076     11855     11888     12493     12491     13151     13150     14407     14394     15082     15077     15747     15746     16413     16409 
dram[2]:     11103     10678     11885     11888     12539     12536     13193     13192     14390     14380     15074     15079     15758     15755     16420     16414 
dram[3]:     10676     10673     11890     11890     12555     12547     13197     13192     14376     14386     15106     15103     15777     15772     16420     16431 
dram[4]:     11039     11034     11890     11887     12543     12544     13190     13187     13814     13813     14448     14440     15767     15726     16437     16436 
dram[5]:     11033     11061     11892     11894     12543     12558     13215     13213     13811     14372     14438     15082     15724     15727     16376     16379 
dram[6]:     11044     11043     11894     11904     12557     12551     13208     13217     14310     14308     15113     15147     15764     15774     16384     16438 
dram[7]:     11065     11064     11901     11890     12567     12552     13231     13220     14302     14299     15145     15102     15798     15750     16423     16422 
dram[8]:     11074     11101     11867     11866     12528     12519     13178     13175     14320     14312     15111     15114     15748     15745     16393     16389 
dram[9]:     11082     11078     11852     11842     12500     12496     13180     13172     14310     14305     15089     15099     15743     15756     16399     16398 
dram[10]:     11095     11090     11841     11837     12485     12481     13163     13158     14395     14403     15093     15086     15752     15750     16394     16415 
dram[11]:     11083     11090     11832     11831     12487     12507     13155     13165     14398     14386     15085     15104     15739     15758     16406     16404 
average row accesses per activate:
dram[0]: 63.272728 63.090908 56.083332 55.916668 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[1]: 63.181820 63.181820 55.833332 55.916668 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[2]: 63.181820 63.181820 56.166668 56.166668 65.599998 65.400002 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[3]: 63.181820 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[4]: 63.181820 63.181820 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[5]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[6]: 63.181820 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[7]: 63.181820 63.272728 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[8]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[9]: 63.272728 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[10]: 63.181820 63.272728 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[11]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
average row locality = 125324/1872 = 66.946579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       696       694       673       671       656       656       640       640       640       640       640       640       640       640       640       640 
dram[1]:       695       695       670       671       656       656       640       640       640       640       640       640       640       640       640       640 
dram[2]:       695       695       674       674       656       654       640       640       640       640       640       640       640       640       640       640 
dram[3]:       695       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[4]:       695       695       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[5]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[6]:       695       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[7]:       695       696       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[8]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[9]:       696       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[10]:       695       696       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[11]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
total dram reads = 125324
bank skew: 696/640 = 1.09
chip skew: 10448/10442 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        414       424       407       402       341       343       345       350       339       346       336       340       334       340       331       340
dram[1]:        432       431       397       404       345       352       347       356       339       348       333       339       330       336       334       336
dram[2]:        425       435       398       399       337       349       345       346       338       342       334       339       334       337       329       338
dram[3]:        428       429       400       401       350       352       347       357       341       345       330       343       331       338       329       333
dram[4]:        424       438       393       403       340       350       345       352       340       342       336       338       336       337       334       338
dram[5]:        421       431       402       405       345       350       345       351       335       343       333       339       331       338       336       335
dram[6]:        431       431       395       403       344       356       343       356       341       345       333       340       332       340       330       337
dram[7]:        424       439       394       400       342       346       346       349       340       342       335       340       335       339       332       341
dram[8]:        429       425       399       406       349       352       349       354       335       345       329       342       330       334       333       334
dram[9]:        423       434       396       397       339       354       343       350       342       345       334       339       331       339       328       336
dram[10]:        424       431       400       401       349       353       346       354       340       345       335       337       334       338       331       338
dram[11]:        431       429       392       401       343       352       347       359       337       345       332       339       331       334       332       337
maximum mf latency per bank:
dram[0]:        331       356       330       337       345       358       344       349       335       353       361       347       323       349       339       346
dram[1]:        337       355       337       357       352       358       333       346       330       342       337       357       331       344       334       342
dram[2]:        331       350       327       350       341       352       341       347       329       353       338       357       334       345       342       342
dram[3]:        332       350       334       350       354       348       332       342       338       344       344       351       327       351       338       339
dram[4]:        330       354       351       350       345       354       338       355       338       346       335       351       330       347       342       351
dram[5]:        329       359       333       350       348       360       328       345       332       341       328       343       338       349       355       357
dram[6]:        339       368       334       346       339       351       338       344       340       345       326       348       335       347       335       346
dram[7]:        336       356       329       340       339       348       338       345       342       344       338       345       341       348       337       354
dram[8]:        341       364       330       348       353       362       324       342       340       346       332       357       332       352       350       347
dram[9]:        333       348       331       347       351       365       331       344       337       350       339       357       322       348       329       351
dram[10]:        328       349       366       354       354       365       327       349       344       356       339       352       330       339       333       345
dram[11]:        331       354       343       349       338       352       337       348       333       349       337       342       326       343       331       347
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234690 n_act=172 n_pre=156 n_ref_event=93912397216416 n_req=10446 n_rd=10446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=59151 dram_eff=0.7064
bk0: 696a 243337i bk1: 694a 241798i bk2: 673a 243211i bk3: 671a 242130i bk4: 656a 243273i bk5: 656a 241919i bk6: 640a 243336i bk7: 640a 242069i bk8: 640a 243292i bk9: 640a 241850i bk10: 640a 243259i bk11: 640a 241946i bk12: 640a 243478i bk13: 640a 242138i bk14: 640a 243382i bk15: 640a 242237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985066
Row_Buffer_Locality_read = 0.985066
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426711
Bank_Level_Parallism_Col = 0.670414
Bank_Level_Parallism_Ready = 1.369832
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.170225 
total_CMD = 245464 
util_bw = 41784 
Wasted_Col = 1648 
Wasted_Row = 1389 
Idle = 200643 

BW Util Bottlenecks: 
RCDc_limit = 2021 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234690 
Read = 10446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 93912397216416 
n_req = 10446 
total_req = 10446 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10446 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042556 
Either_Row_CoL_Bus_Util = 0.043892 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.441922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.441922
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234695 n_act=172 n_pre=156 n_ref_event=177536 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=58745 dram_eff=0.7111
bk0: 695a 243141i bk1: 695a 241621i bk2: 670a 243460i bk3: 671a 242158i bk4: 656a 243303i bk5: 656a 241888i bk6: 640a 243275i bk7: 640a 241765i bk8: 640a 243334i bk9: 640a 241676i bk10: 640a 243382i bk11: 640a 242108i bk12: 640a 243454i bk13: 640a 242118i bk14: 640a 243372i bk15: 640a 242262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436357
Bank_Level_Parallism_Col = 1.402071
Bank_Level_Parallism_Ready = 1.374198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402071 

BW Util details:
bwutil = 0.170176 
total_CMD = 245464 
util_bw = 41772 
Wasted_Col = 1506 
Wasted_Row = 1270 
Idle = 200916 

BW Util Bottlenecks: 
RCDc_limit = 1821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234695 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 177536 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042544 
Either_Row_CoL_Bus_Util = 0.043872 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.449263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.449263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234688 n_act=172 n_pre=156 n_ref_event=0 n_req=10448 n_rd=10448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1703
n_activity=59792 dram_eff=0.699
bk0: 695a 243248i bk1: 695a 241724i bk2: 674a 243330i bk3: 674a 241879i bk4: 656a 243244i bk5: 654a 241983i bk6: 640a 243307i bk7: 640a 241693i bk8: 640a 243483i bk9: 640a 242051i bk10: 640a 243275i bk11: 640a 241992i bk12: 640a 243450i bk13: 640a 242141i bk14: 640a 243344i bk15: 640a 242005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985069
Row_Buffer_Locality_read = 0.985069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437791
Bank_Level_Parallism_Col = 1.409668
Bank_Level_Parallism_Ready = 1.381996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409668 

BW Util details:
bwutil = 0.170257 
total_CMD = 245464 
util_bw = 41792 
Wasted_Col = 1620 
Wasted_Row = 1480 
Idle = 200572 

BW Util Bottlenecks: 
RCDc_limit = 2003 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234688 
Read = 10448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10448 
total_req = 10448 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10448 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042564 
Either_Row_CoL_Bus_Util = 0.043901 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.427146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.427146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234693 n_act=172 n_pre=156 n_ref_event=0 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=59707 dram_eff=0.6996
bk0: 695a 243227i bk1: 695a 241817i bk2: 675a 243278i bk3: 674a 242128i bk4: 652a 243396i bk5: 652a 241902i bk6: 640a 243311i bk7: 640a 241914i bk8: 640a 243384i bk9: 640a 242082i bk10: 640a 243309i bk11: 640a 241915i bk12: 640a 243456i bk13: 640a 242228i bk14: 640a 243418i bk15: 640a 242273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424034
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.364289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.170176 
total_CMD = 245464 
util_bw = 41772 
Wasted_Col = 1538 
Wasted_Row = 1403 
Idle = 200751 

BW Util Bottlenecks: 
RCDc_limit = 1886 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234693 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042544 
Either_Row_CoL_Bus_Util = 0.043880 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.446619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.446619
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234693 n_act=172 n_pre=156 n_ref_event=0 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=59696 dram_eff=0.6997
bk0: 695a 243322i bk1: 695a 241967i bk2: 674a 243098i bk3: 675a 241694i bk4: 652a 243177i bk5: 652a 241783i bk6: 640a 243260i bk7: 640a 241946i bk8: 640a 243382i bk9: 640a 241983i bk10: 640a 243314i bk11: 640a 242066i bk12: 640a 243595i bk13: 640a 242220i bk14: 640a 243359i bk15: 640a 242126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447655
Bank_Level_Parallism_Col = 1.414586
Bank_Level_Parallism_Ready = 1.380027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.414586 

BW Util details:
bwutil = 0.170176 
total_CMD = 245464 
util_bw = 41772 
Wasted_Col = 1496 
Wasted_Row = 1374 
Idle = 200822 

BW Util Bottlenecks: 
RCDc_limit = 1893 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234693 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042544 
Either_Row_CoL_Bus_Util = 0.043880 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.462357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.462357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234695 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=59461 dram_eff=0.7024
bk0: 695a 243324i bk1: 695a 242058i bk2: 674a 243314i bk3: 674a 241937i bk4: 652a 243248i bk5: 652a 241599i bk6: 640a 243384i bk7: 640a 241877i bk8: 640a 243443i bk9: 640a 242082i bk10: 640a 243464i bk11: 640a 241958i bk12: 640a 243417i bk13: 640a 242280i bk14: 640a 243276i bk15: 640a 242060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437601
Bank_Level_Parallism_Col = 1.398759
Bank_Level_Parallism_Ready = 1.364994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398759 

BW Util details:
bwutil = 0.170159 
total_CMD = 245464 
util_bw = 41768 
Wasted_Col = 1414 
Wasted_Row = 1234 
Idle = 201048 

BW Util Bottlenecks: 
RCDc_limit = 1770 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234695 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042540 
Either_Row_CoL_Bus_Util = 0.043872 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.462907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.462907
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234693 n_act=172 n_pre=156 n_ref_event=0 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=59577 dram_eff=0.7011
bk0: 695a 243034i bk1: 695a 241684i bk2: 675a 243212i bk3: 674a 241816i bk4: 652a 243125i bk5: 652a 241733i bk6: 640a 243139i bk7: 640a 241758i bk8: 640a 243434i bk9: 640a 242089i bk10: 640a 243338i bk11: 640a 241942i bk12: 640a 243384i bk13: 640a 242286i bk14: 640a 243296i bk15: 640a 242048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460686
Bank_Level_Parallism_Col = 1.430115
Bank_Level_Parallism_Ready = 1.395233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.430115 

BW Util details:
bwutil = 0.170176 
total_CMD = 245464 
util_bw = 41772 
Wasted_Col = 1570 
Wasted_Row = 1406 
Idle = 200716 

BW Util Bottlenecks: 
RCDc_limit = 1951 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234693 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042544 
Either_Row_CoL_Bus_Util = 0.043880 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.496386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.496386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234692 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=59258 dram_eff=0.705
bk0: 695a 243153i bk1: 696a 241870i bk2: 674a 243270i bk3: 675a 241839i bk4: 652a 243082i bk5: 652a 241659i bk6: 640a 243206i bk7: 640a 241816i bk8: 640a 243157i bk9: 640a 241967i bk10: 640a 243335i bk11: 640a 241932i bk12: 640a 243467i bk13: 640a 242242i bk14: 640a 243211i bk15: 640a 241830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466033
Bank_Level_Parallism_Col = 1.436230
Bank_Level_Parallism_Ready = 1.402565
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436230 

BW Util details:
bwutil = 0.170192 
total_CMD = 245464 
util_bw = 41776 
Wasted_Col = 1619 
Wasted_Row = 1391 
Idle = 200678 

BW Util Bottlenecks: 
RCDc_limit = 1992 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234692 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042548 
Either_Row_CoL_Bus_Util = 0.043884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.477879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.477879
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234694 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=60083 dram_eff=0.6952
bk0: 695a 243256i bk1: 695a 241938i bk2: 674a 243215i bk3: 674a 241911i bk4: 652a 243013i bk5: 652a 241750i bk6: 640a 243383i bk7: 640a 241754i bk8: 640a 243371i bk9: 640a 241877i bk10: 640a 243354i bk11: 640a 242018i bk12: 640a 243481i bk13: 640a 242253i bk14: 640a 243301i bk15: 640a 242287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441221
Bank_Level_Parallism_Col = 1.412338
Bank_Level_Parallism_Ready = 1.382060
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.412338 

BW Util details:
bwutil = 0.170159 
total_CMD = 245464 
util_bw = 41768 
Wasted_Col = 1681 
Wasted_Row = 1439 
Idle = 200576 

BW Util Bottlenecks: 
RCDc_limit = 2104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234694 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042540 
Either_Row_CoL_Bus_Util = 0.043876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.447165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.447165
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234692 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=59275 dram_eff=0.7048
bk0: 696a 243180i bk1: 695a 241892i bk2: 675a 243385i bk3: 674a 242170i bk4: 652a 243151i bk5: 652a 241652i bk6: 640a 243466i bk7: 640a 241940i bk8: 640a 243411i bk9: 640a 242022i bk10: 640a 243345i bk11: 640a 242061i bk12: 640a 243483i bk13: 640a 242337i bk14: 640a 243428i bk15: 640a 242230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.421884
Bank_Level_Parallism_Col = 1.386407
Bank_Level_Parallism_Ready = 1.354749
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386407 

BW Util details:
bwutil = 0.170192 
total_CMD = 245464 
util_bw = 41776 
Wasted_Col = 1510 
Wasted_Row = 1305 
Idle = 200873 

BW Util Bottlenecks: 
RCDc_limit = 1920 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234692 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042548 
Either_Row_CoL_Bus_Util = 0.043884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.446664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.446664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234692 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=58542 dram_eff=0.7136
bk0: 695a 243263i bk1: 696a 241858i bk2: 674a 243164i bk3: 675a 241861i bk4: 652a 242967i bk5: 652a 241437i bk6: 640a 243213i bk7: 640a 241648i bk8: 640a 243182i bk9: 640a 241640i bk10: 640a 243353i bk11: 640a 241889i bk12: 640a 243346i bk13: 640a 242002i bk14: 640a 243477i bk15: 640a 242100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476849
Bank_Level_Parallism_Col = 1.445965
Bank_Level_Parallism_Ready = 1.413476
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445965 

BW Util details:
bwutil = 0.170192 
total_CMD = 245464 
util_bw = 41776 
Wasted_Col = 1533 
Wasted_Row = 1375 
Idle = 200780 

BW Util Bottlenecks: 
RCDc_limit = 1933 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234692 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042548 
Either_Row_CoL_Bus_Util = 0.043884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.476974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.476974
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=245464 n_nop=234696 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1702
n_activity=58765 dram_eff=0.7108
bk0: 695a 243264i bk1: 695a 241879i bk2: 674a 243330i bk3: 674a 242157i bk4: 652a 243186i bk5: 652a 241571i bk6: 640a 243262i bk7: 640a 241804i bk8: 640a 243436i bk9: 640a 241980i bk10: 640a 243374i bk11: 640a 242221i bk12: 640a 243500i bk13: 640a 242167i bk14: 640a 243419i bk15: 640a 242168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.441105
Bank_Level_Parallism_Col = 1.400964
Bank_Level_Parallism_Ready = 1.366657
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.400964 

BW Util details:
bwutil = 0.170159 
total_CMD = 245464 
util_bw = 41768 
Wasted_Col = 1499 
Wasted_Row = 1173 
Idle = 201024 

BW Util Bottlenecks: 
RCDc_limit = 1870 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 245464 
n_nop = 234696 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.042540 
Either_Row_CoL_Bus_Util = 0.043868 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.447153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.447153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6416, Miss = 5292, Miss_rate = 0.825, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[1]: Access = 6400, Miss = 5286, Miss_rate = 0.826, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[2]: Access = 6431, Miss = 5288, Miss_rate = 0.822, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[3]: Access = 6423, Miss = 5288, Miss_rate = 0.823, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[4]: Access = 6407, Miss = 5290, Miss_rate = 0.826, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[5]: Access = 6403, Miss = 5288, Miss_rate = 0.826, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[6]: Access = 6432, Miss = 5288, Miss_rate = 0.822, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[7]: Access = 6416, Miss = 5286, Miss_rate = 0.824, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[8]: Access = 6411, Miss = 5286, Miss_rate = 0.825, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[9]: Access = 6429, Miss = 5288, Miss_rate = 0.823, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[10]: Access = 6427, Miss = 5286, Miss_rate = 0.822, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[11]: Access = 6404, Miss = 5286, Miss_rate = 0.825, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[12]: Access = 6418, Miss = 5288, Miss_rate = 0.824, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[13]: Access = 6434, Miss = 5286, Miss_rate = 0.822, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[14]: Access = 6407, Miss = 5286, Miss_rate = 0.825, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 6416, Miss = 5290, Miss_rate = 0.825, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[16]: Access = 6432, Miss = 5286, Miss_rate = 0.822, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[17]: Access = 6419, Miss = 5286, Miss_rate = 0.823, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[18]: Access = 6404, Miss = 5290, Miss_rate = 0.826, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[19]: Access = 6420, Miss = 5286, Miss_rate = 0.823, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[20]: Access = 6425, Miss = 5286, Miss_rate = 0.823, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[21]: Access = 6404, Miss = 5290, Miss_rate = 0.826, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[22]: Access = 6410, Miss = 5286, Miss_rate = 0.825, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[23]: Access = 6421, Miss = 5286, Miss_rate = 0.823, Pending_hits = 591, Reservation_fails = 0
L2_total_cache_accesses = 154009
L2_total_cache_misses = 126898
L2_total_cache_miss_rate = 0.8240
L2_total_cache_pending_hits = 13645
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94073
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=154009
icnt_total_pkts_simt_to_mem=154009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154009
Req_Network_cycles = 95735
Req_Network_injected_packets_per_cycle =       1.6087 
Req_Network_conflicts_per_cycle =       0.3205
Req_Network_conflicts_per_cycle_util =       0.7510
Req_Bank_Level_Parallism =       3.7693
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0898
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0670

Reply_Network_injected_packets_num = 154009
Reply_Network_cycles = 95735
Reply_Network_injected_packets_per_cycle =        1.6087
Reply_Network_conflicts_per_cycle =        0.7105
Reply_Network_conflicts_per_cycle_util =       1.5915
Reply_Bank_Level_Parallism =       3.6036
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0758
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0536
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 58 sec (178 sec)
gpgpu_simulation_rate = 353447 (inst/sec)
gpgpu_simulation_rate = 537 (cycle/sec)
gpgpu_silicon_slowdown = 2541899x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
