DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "rst_mc_i"
duLibraryName "fdas_core_lib"
duName "reset_sync"
elements [
]
mwi 0
uid 8711,0
)
(Instance
name "clkgen_i"
duLibraryName "fdas_top_lib"
duName "fdas_clkgen"
elements [
]
mwi 0
uid 9335,0
)
(Instance
name "reset_release_i"
duLibraryName "fdas_top_lib"
duName "fdas_reset_release"
elements [
]
mwi 0
uid 22525,0
)
(Instance
name "pcie_i"
duLibraryName "fdas_top_lib"
duName "fdas_pcie"
elements [
]
mwi 0
uid 28607,0
)
(Instance
name "ddr_controller_23"
duLibraryName "fdas_top_lib"
duName "fdas_ddr_controller_calibration"
elements [
]
mwi 0
uid 29457,0
)
(Instance
name "ddr_controller_01"
duLibraryName "fdas_top_lib"
duName "fdas_ddr_controller_calibration_hps"
elements [
]
mwi 0
uid 29759,0
)
(Instance
name "fdas_core_i"
duLibraryName "fdas_core_lib"
duName "fdas_core"
elements [
(GiElement
name "ddr_g"
type "natural"
value "ddr_g"
)
(GiElement
name "fft_g"
type "natural"
value "fft_g"
)
(GiElement
name "fft_abits_g"
type "natural"
value "fft_abits_g"
)
(GiElement
name "ifft_g"
type "natural"
value "ifft_g"
)
(GiElement
name "ifft_loop_g"
type "natural"
value "ifft_loop_g"
)
(GiElement
name "ifft_loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
(GiElement
name "summer_g"
type "natural"
value "summer_g"
)
(GiElement
name "harmonic_g"
type "natural"
value "harmonic_g"
)
(GiElement
name "product_id_g"
type "natural"
value "product_id_g"
)
(GiElement
name "version_number_g"
type "natural"
value "core_version_g"
)
(GiElement
name "revision_number_g"
type "natural"
value "core_revision_g"
)
(GiElement
name "res_pages_g"
type "natural"
value "res_pages_g"
)
]
mwi 0
uid 33962,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb7"
number "7"
)
(EmbeddedInstance
name "eb8"
number "8"
)
]
libraryRefs [
"ieee"
"fdas_core_lib"
"fdas_top_lib"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_top\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_top\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_top"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_top"
)
(vvPair
variable "date"
value "09/04/2023"
)
(vvPair
variable "day"
value "Sun"
)
(vvPair
variable "day_long"
value "Sunday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "fdas_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "04/09/23"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "23:32:30"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "fdas_top_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/FDAS_TOP/fdas_top_lib/designcheck"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "fdas_top"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_top\\scm.bd"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\FDAS_TOP\\fdas_top_lib\\hds\\fdas_top\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fdas"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "23:32:42"
)
(vvPair
variable "unit"
value "fdas_top"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 67,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68711,27800,74135,31200"
)
oxt "46000,41000,51000,42000"
text (MLText
uid 13,0
va (VaSet
bg "0,0,0"
)
xt "68911,29000,71011,30000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 5424
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74135,34600,79559,55000"
)
oxt "51000,43000,56000,49000"
text (MLText
uid 16,0
va (VaSet
bg "0,0,0"
)
xt "74647,34800,79047,53800"
st "
09/04/2023

/03/2023
02/03/2023
27/01/2023

03/11/2022
28/09/2022
16/06/2022

24/03/2020
23/05/2019

27/11/2018

01/11/2018

20/11/2017


"
tm "CommentText"
wrapOption 3
visibleHeight 20400
visibleWidth 5424
)
position 3
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68711,31200,70881,34600"
)
oxt "46000,42000,48000,43000"
text (MLText
uid 19,0
va (VaSet
bg "0,0,0"
)
xt "68796,32400,70796,33400"
st "
Rev:
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 2170
)
position 4
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68711,34600,70881,55000"
)
oxt "46000,43000,48000,49000"
text (MLText
uid 22,0
va (VaSet
bg "0,0,0"
)
xt "69096,34800,70496,53800"
st "
1.2

1.1
1.0
0.9

0,8
0.7
0.6

0.5
0.4

0.3

0.2

0.1


"
tm "CommentText"
wrapOption 3
visibleHeight 20400
visibleWidth 2170
)
position 3
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "70881,34600,74135,55000"
)
oxt "48000,43000,51000,49000"
text (MLText
uid 25,0
va (VaSet
bg "0,0,0"
)
xt "71358,34800,73658,53800"
st "
RMD


RMD
RMD

RMD
RMD
RMD

RJH
RJH

RJH

RJH

JT


"
tm "CommentText"
wrapOption 3
visibleHeight 20400
visibleWidth 3254
)
position 3
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68711,24400,74135,27800"
)
oxt "46000,40000,51000,41000"
text (MLText
uid 28,0
va (VaSet
bg "0,0,0"
)
xt "68911,25600,71011,26600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 5424
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74135,21000,98000,24400"
)
oxt "51000,39000,73000,40000"
text (MLText
uid 31,0
va (VaSet
bg "0,0,0"
)
xt "74335,22200,76135,23200"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 23865
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68711,21000,74135,24400"
)
oxt "46000,39000,51000,40000"
text (MLText
uid 34,0
va (VaSet
bg "0,0,0"
)
xt "68911,22200,71911,23200"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 5424
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "70881,31200,74135,34600"
)
oxt "48000,42000,51000,43000"
text (MLText
uid 37,0
va (VaSet
bg "0,0,0"
)
xt "71558,32400,73458,33400"
st "
Eng:
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 3254
)
position 4
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79559,34600,98000,55000"
)
oxt "56000,43000,73000,49000"
text (MLText
uid 40,0
va (VaSet
bg "0,0,0"
)
xt "79759,34800,97659,52800"
st "
Separate Resets to DDRIF2 modules and
DDR Controllers
Added res_pages_g generic to the Core
Update PCIe for Intel Quartus ver 22.4
Updated DDR Controller wrappers so only used
port widths are seen. Updated PCIe with  fixes
Update to support two DDR Interfaces for FOP
Update to support three DDR Interfaces for FOP
Updated for the Intel Agilex FPGA

Added TOP version/revision.
Added connections for MSI generation.
Added generic 'harmonic_g'.
Added generic 'summer_g' to pass down to fdas_core.
Removed RST_DDR_1_N_OUT from fdas_core.
Initial revision.


"
tm "CommentText"
wrapOption 3
visibleHeight 20400
visibleWidth 18441
)
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 41,0
shape (Rectangle
uid 42,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74135,24400,98000,27800"
)
oxt "51000,40000,73000,41000"
text (MLText
uid 43,0
va (VaSet
bg "0,0,0"
)
xt "74335,25600,80735,26600"
st "
FDAS Top Level
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 23865
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 44,0
shape (Rectangle
uid 45,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "34000,21000,68711,55000"
)
oxt "14000,39000,46000,49000"
text (MLText
uid 46,0
va (VaSet
font "Courier New,6,0"
)
xt "35955,33100,66755,42900"
st "
  
           __
        ,/'__`\\                             _     _
       ,/ /  )_)   _   _   _   ___     __  | |__ (_)   __    ___
       ( (    _  /' `\\\\ \\ / //' _ `\\ /'__`\\|  __)| | /'__`)/',__)
       '\\ \\__) )( (_) )\\ ' / | ( ) |(  ___/| |_, | |( (___ \\__, \\
        '\\___,/  \\___/  \\_/  (_) (_)`\\____)(___,)(_)`\\___,)(____/


Copyright (c) Covnetics Limited %year All Rights Reserved. The information
contained herein remains the property of Covnetics Limited and may not be
copied or reproduced in any format or medium without the written consent
of Covnetics Limited.


"
tm "CommentText"
wrapOption 3
visibleHeight 34000
visibleWidth 34711
)
position 4
titleBlock 1
)
*14 (CommentText
uid 47,0
shape (Rectangle
uid 48,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74135,27800,98000,31200"
)
oxt "51000,41000,73000,42000"
text (MLText
uid 49,0
va (VaSet
bg "0,0,0"
)
xt "74335,29000,85635,30000"
st "
%library/hds/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 23865
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 50,0
shape (Rectangle
uid 51,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74135,31200,79559,34600"
)
oxt "51000,42000,56000,43000"
text (MLText
uid 52,0
va (VaSet
bg "0,0,0"
)
xt "75747,32400,77947,33400"
st "
Date:
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 5424
)
position 4
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79559,31200,98000,34600"
)
oxt "56000,42000,73000,43000"
text (MLText
uid 55,0
va (VaSet
bg "0,0,0"
)
xt "85429,32400,92129,33400"
st "
Revision History:
"
tm "CommentText"
wrapOption 3
visibleHeight 3400
visibleWidth 18441
)
position 4
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "34000,21000,98000,55000"
)
oxt "14000,39000,73000,49000"
)
*17 (PortIoOut
uid 780,0
shape (CompositeShape
uid 781,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 782,0
sl 0
ro 90
xt "-136000,-57375,-134500,-56625"
)
(Line
uid 783,0
sl 0
ro 90
xt "-134500,-57000,-134000,-57000"
pts [
"-134000,-57000"
"-134500,-57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 784,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 785,0
va (VaSet
)
xt "-141900,-57500,-137000,-56500"
st "TX_OUT3_N"
ju 2
blo "-137000,-56700"
tm "WireNameMgr"
)
)
)
*18 (PortIoOut
uid 786,0
shape (CompositeShape
uid 787,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 788,0
sl 0
ro 90
xt "-136000,-58375,-134500,-57625"
)
(Line
uid 789,0
sl 0
ro 90
xt "-134500,-58000,-134000,-58000"
pts [
"-134000,-58000"
"-134500,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 790,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "-140900,-58500,-137000,-57500"
st "TX_OUT3"
ju 2
blo "-137000,-57700"
tm "WireNameMgr"
)
)
)
*19 (PortIoOut
uid 792,0
shape (CompositeShape
uid 793,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 794,0
sl 0
ro 90
xt "-136000,-59375,-134500,-58625"
)
(Line
uid 795,0
sl 0
ro 90
xt "-134500,-59000,-134000,-59000"
pts [
"-134000,-59000"
"-134500,-59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 796,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 797,0
va (VaSet
)
xt "-141900,-59500,-137000,-58500"
st "TX_OUT2_N"
ju 2
blo "-137000,-58700"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 798,0
shape (CompositeShape
uid 799,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 800,0
sl 0
ro 90
xt "-136000,-60375,-134500,-59625"
)
(Line
uid 801,0
sl 0
ro 90
xt "-134500,-60000,-134000,-60000"
pts [
"-134000,-60000"
"-134500,-60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 802,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 803,0
va (VaSet
)
xt "-140900,-60500,-137000,-59500"
st "TX_OUT2"
ju 2
blo "-137000,-59700"
tm "WireNameMgr"
)
)
)
*21 (PortIoOut
uid 804,0
shape (CompositeShape
uid 805,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 806,0
sl 0
ro 90
xt "-136000,-61375,-134500,-60625"
)
(Line
uid 807,0
sl 0
ro 90
xt "-134500,-61000,-134000,-61000"
pts [
"-134000,-61000"
"-134500,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 808,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 809,0
va (VaSet
)
xt "-141900,-61500,-137000,-60500"
st "TX_OUT1_N"
ju 2
blo "-137000,-60700"
tm "WireNameMgr"
)
)
)
*22 (PortIoOut
uid 810,0
shape (CompositeShape
uid 811,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 812,0
sl 0
ro 90
xt "-136000,-62375,-134500,-61625"
)
(Line
uid 813,0
sl 0
ro 90
xt "-134500,-62000,-134000,-62000"
pts [
"-134000,-62000"
"-134500,-62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 814,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 815,0
va (VaSet
)
xt "-140900,-62500,-137000,-61500"
st "TX_OUT1"
ju 2
blo "-137000,-61700"
tm "WireNameMgr"
)
)
)
*23 (PortIoOut
uid 816,0
shape (CompositeShape
uid 817,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 818,0
sl 0
ro 90
xt "-136000,-63375,-134500,-62625"
)
(Line
uid 819,0
sl 0
ro 90
xt "-134500,-63000,-134000,-63000"
pts [
"-134000,-63000"
"-134500,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 820,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 821,0
va (VaSet
)
xt "-141900,-63500,-137000,-62500"
st "TX_OUT0_N"
ju 2
blo "-137000,-62700"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 822,0
shape (CompositeShape
uid 823,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 824,0
sl 0
ro 90
xt "-136000,-64375,-134500,-63625"
)
(Line
uid 825,0
sl 0
ro 90
xt "-134500,-64000,-134000,-64000"
pts [
"-134000,-64000"
"-134500,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 826,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 827,0
va (VaSet
)
xt "-140900,-64500,-137000,-63500"
st "TX_OUT0"
ju 2
blo "-137000,-63700"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 892,0
shape (CompositeShape
uid 893,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 894,0
sl 0
ro 270
xt "-136000,-97375,-134500,-96625"
)
(Line
uid 895,0
sl 0
ro 270
xt "-134500,-97000,-134000,-97000"
pts [
"-134500,-97000"
"-134000,-97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 896,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 897,0
va (VaSet
)
xt "-140100,-97500,-137000,-96500"
st "RX_IN0"
ju 2
blo "-137000,-96700"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 898,0
shape (CompositeShape
uid 899,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 900,0
sl 0
ro 270
xt "-136000,-96375,-134500,-95625"
)
(Line
uid 901,0
sl 0
ro 270
xt "-134500,-96000,-134000,-96000"
pts [
"-134500,-96000"
"-134000,-96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 902,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 903,0
va (VaSet
)
xt "-141100,-96500,-137000,-95500"
st "RX_IN0_N"
ju 2
blo "-137000,-95700"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 904,0
shape (CompositeShape
uid 905,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 906,0
sl 0
ro 270
xt "-136000,-95375,-134500,-94625"
)
(Line
uid 907,0
sl 0
ro 270
xt "-134500,-95000,-134000,-95000"
pts [
"-134500,-95000"
"-134000,-95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 908,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 909,0
va (VaSet
)
xt "-140100,-95500,-137000,-94500"
st "RX_IN1"
ju 2
blo "-137000,-94700"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 910,0
shape (CompositeShape
uid 911,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 912,0
sl 0
ro 270
xt "-136000,-94375,-134500,-93625"
)
(Line
uid 913,0
sl 0
ro 270
xt "-134500,-94000,-134000,-94000"
pts [
"-134500,-94000"
"-134000,-94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 914,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 915,0
va (VaSet
)
xt "-141100,-94500,-137000,-93500"
st "RX_IN1_N"
ju 2
blo "-137000,-93700"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 916,0
shape (CompositeShape
uid 917,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 918,0
sl 0
ro 270
xt "-136000,-93375,-134500,-92625"
)
(Line
uid 919,0
sl 0
ro 270
xt "-134500,-93000,-134000,-93000"
pts [
"-134500,-93000"
"-134000,-93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 920,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 921,0
va (VaSet
)
xt "-140100,-93500,-137000,-92500"
st "RX_IN2"
ju 2
blo "-137000,-92700"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 922,0
shape (CompositeShape
uid 923,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 924,0
sl 0
ro 270
xt "-136000,-92375,-134500,-91625"
)
(Line
uid 925,0
sl 0
ro 270
xt "-134500,-92000,-134000,-92000"
pts [
"-134500,-92000"
"-134000,-92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 926,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 927,0
va (VaSet
)
xt "-141100,-92500,-137000,-91500"
st "RX_IN2_N"
ju 2
blo "-137000,-91700"
tm "WireNameMgr"
)
)
)
*31 (PortIoIn
uid 928,0
shape (CompositeShape
uid 929,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 930,0
sl 0
ro 270
xt "-136000,-91375,-134500,-90625"
)
(Line
uid 931,0
sl 0
ro 270
xt "-134500,-91000,-134000,-91000"
pts [
"-134500,-91000"
"-134000,-91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 932,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
va (VaSet
)
xt "-140100,-91500,-137000,-90500"
st "RX_IN3"
ju 2
blo "-137000,-90700"
tm "WireNameMgr"
)
)
)
*32 (PortIoIn
uid 934,0
shape (CompositeShape
uid 935,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 936,0
sl 0
ro 270
xt "-136000,-90375,-134500,-89625"
)
(Line
uid 937,0
sl 0
ro 270
xt "-134500,-90000,-134000,-90000"
pts [
"-134500,-90000"
"-134000,-90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 938,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
)
xt "-141100,-90500,-137000,-89500"
st "RX_IN3_N"
ju 2
blo "-137000,-89700"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 1004,0
lang 2
decl (Decl
n "rxm_address_s"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- rxm.address"
preAdd 0
posAdd 0
o 228
suid 25,0
)
declText (MLText
uid 1005,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,95600,-154000,96400"
st "signal rxm_address_s              : std_logic_vector(21 downto 0) -- rxm.address"
)
)
*34 (Net
uid 1008,0
lang 2
decl (Decl
n "rxm_read_s"
t "std_logic"
eolc "-- .read"
preAdd 0
posAdd 0
o 230
suid 27,0
)
declText (MLText
uid 1009,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,97200,-167000,98000"
st "signal rxm_read_s                 : std_logic -- .read"
)
)
*35 (Net
uid 1010,0
lang 2
decl (Decl
n "rxm_write_s"
t "std_logic"
eolc "-- .write"
preAdd 0
posAdd 0
o 236
suid 28,0
)
declText (MLText
uid 1011,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,102000,-166500,102800"
st "signal rxm_write_s                : std_logic -- .write"
)
)
*36 (Net
uid 1012,0
lang 2
decl (Decl
n "rxm_writedata_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- .writedata"
preAdd 0
posAdd 0
o 237
suid 29,0
)
declText (MLText
uid 1013,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,102800,-154500,103600"
st "signal rxm_writedata_s            : std_logic_vector(31 downto 0) -- .writedata"
)
)
*37 (Net
uid 1050,0
lang 2
decl (Decl
n "rxm_byteenable_s"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- .byteenable"
preAdd 0
posAdd 0
o 229
suid 39,0
)
declText (MLText
uid 1051,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,96400,-154500,97200"
st "signal rxm_byteenable_s           : std_logic_vector(3 downto 0) -- .byteenable"
)
)
*38 (Net
uid 1074,0
lang 2
decl (Decl
n "clk_pcie_s"
t "std_logic"
eolc "-- pcie_hard_ip_macro_17_0_clock_bridge_0_out_clk.clk"
posAdd 0
o 184
suid 45,0
)
declText (MLText
uid 1075,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,57200,-144500,58000"
st "signal clk_pcie_s                 : std_logic -- pcie_hard_ip_macro_17_0_clock_bridge_0_out_clk.clk"
)
)
*39 (Net
uid 1204,0
lang 2
decl (Decl
n "rxm_readdata_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- .readdata"
preAdd 0
posAdd 0
o 231
suid 56,0
i "(others => '0')"
)
declText (MLText
uid 1205,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,98000,-145000,98800"
st "signal rxm_readdata_s             : std_logic_vector(31 downto 0)  := (others => '0') -- .readdata"
)
)
*40 (Net
uid 1206,0
lang 2
decl (Decl
n "rxm_readdatavalid_s"
t "std_logic"
eolc "-- .readdatavalid"
preAdd 0
posAdd 0
o 232
suid 57,0
i "'0'"
)
declText (MLText
uid 1207,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,98800,-148500,99600"
st "signal rxm_readdatavalid_s        : std_logic                      := '0' -- .readdatavalid"
)
)
*41 (Net
uid 1208,0
lang 2
decl (Decl
n "rxm_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 234
suid 58,0
i "'0'"
)
declText (MLText
uid 1209,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,100400,-149500,101200"
st "signal rxm_waitrequest_s          : std_logic                      := '0' -- .waitrequest"
)
)
*42 (PortIoIn
uid 1425,0
shape (CompositeShape
uid 1426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1427,0
sl 0
ro 270
xt "-136000,-11375,-134500,-10625"
)
(Line
uid 1428,0
sl 0
ro 270
xt "-134500,-11000,-134000,-11000"
pts [
"-134500,-11000"
"-134000,-11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1429,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1430,0
va (VaSet
)
xt "-143100,-11500,-137000,-10500"
st "PIN_PERST_N"
ju 2
blo "-137000,-10700"
tm "WireNameMgr"
)
)
)
*43 (PortIoIn
uid 1431,0
shape (CompositeShape
uid 1432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1433,0
sl 0
ro 270
xt "-125000,-135375,-123500,-134625"
)
(Line
uid 1434,0
sl 0
ro 270
xt "-123500,-135000,-123000,-135000"
pts [
"-123500,-135000"
"-123000,-135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1435,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1436,0
va (VaSet
)
xt "-133300,-135500,-126000,-134500"
st "CLK_PCIE_REF_1"
ju 2
blo "-126000,-134700"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 2817,0
lang 2
decl (Decl
n "wr_dma_0_readdata_s"
t "std_logic_vector"
b "(511 downto 0)"
eolc "-- .readdata"
preAdd 0
posAdd 0
o 246
suid 94,0
i "(others => '0')"
)
declText (MLText
uid 2818,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,110000,-145000,110800"
st "signal wr_dma_0_readdata_s        : std_logic_vector(511 downto 0) := (others => '0') -- .readdata"
)
)
*45 (Net
uid 2819,0
lang 2
decl (Decl
n "wr_dma_0_readdatavalid_s"
t "std_logic"
eolc "-- .readdatavalid"
preAdd 0
posAdd 0
o 247
suid 95,0
i "'0'"
)
declText (MLText
uid 2820,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,110800,-148500,111600"
st "signal wr_dma_0_readdatavalid_s   : std_logic                      := '0' -- .readdatavalid"
)
)
*46 (Net
uid 2821,0
lang 2
decl (Decl
n "wr_dma_0_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 249
suid 96,0
i "'0'"
)
declText (MLText
uid 2822,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,112400,-149500,113200"
st "signal wr_dma_0_waitrequest_s     : std_logic                      := '0' -- .waitrequest"
)
)
*47 (Net
uid 2823,0
lang 2
decl (Decl
n "rd_dma_0_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 204
suid 97,0
i "'0'"
)
declText (MLText
uid 2824,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,74800,-149500,75600"
st "signal rd_dma_0_waitrequest_s     : std_logic                      := '0' -- .waitrequest"
)
)
*48 (Net
uid 2825,0
lang 2
decl (Decl
n "wr_dma_0_address_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- wr_dma.address"
preAdd 0
posAdd 0
o 243
suid 98,0
)
declText (MLText
uid 2826,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,107600,-152500,108400"
st "signal wr_dma_0_address_s         : std_logic_vector(31 downto 0) -- wr_dma.address"
)
)
*49 (Net
uid 2827,0
lang 2
decl (Decl
n "wr_dma_0_burstcount_s"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- .burstcount"
preAdd 0
posAdd 0
o 244
suid 99,0
)
declText (MLText
uid 2828,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,108400,-154500,109200"
st "signal wr_dma_0_burstcount_s      : std_logic_vector(3 downto 0) -- .burstcount"
)
)
*50 (Net
uid 2829,0
lang 2
decl (Decl
n "wr_dma_0_read_s"
t "std_logic"
eolc "-- .read"
preAdd 0
posAdd 0
o 245
suid 100,0
)
declText (MLText
uid 2830,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,109200,-167000,110000"
st "signal wr_dma_0_read_s            : std_logic -- .read"
)
)
*51 (Net
uid 2831,0
lang 2
decl (Decl
n "rd_dma_0_address_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- rd_dma.address"
preAdd 0
posAdd 0
o 201
suid 101,0
)
declText (MLText
uid 2832,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,72400,-152500,73200"
st "signal rd_dma_0_address_s         : std_logic_vector(31 downto 0) -- rd_dma.address"
)
)
*52 (Net
uid 2833,0
lang 2
decl (Decl
n "rd_dma_0_burstcount_s"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- .burstcount"
preAdd 0
posAdd 0
o 202
suid 102,0
)
declText (MLText
uid 2834,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,73200,-154500,74000"
st "signal rd_dma_0_burstcount_s      : std_logic_vector(3 downto 0) -- .burstcount"
)
)
*53 (Net
uid 2835,0
lang 2
decl (Decl
n "rd_dma_0_byteenable_s"
t "std_logic_vector"
b "(63 downto 0)"
eolc "-- .byteenable"
preAdd 0
posAdd 0
o 203
suid 103,0
)
declText (MLText
uid 2836,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,74000,-154000,74800"
st "signal rd_dma_0_byteenable_s      : std_logic_vector(63 downto 0) -- .byteenable"
)
)
*54 (Net
uid 2837,0
lang 2
decl (Decl
n "rd_dma_0_write_s"
t "std_logic"
eolc "-- .write"
preAdd 0
posAdd 0
o 205
suid 104,0
)
declText (MLText
uid 2838,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,75600,-166500,76400"
st "signal rd_dma_0_write_s           : std_logic -- .write"
)
)
*55 (Net
uid 2839,0
lang 2
decl (Decl
n "rd_dma_0_writedata_s"
t "std_logic_vector"
b "(511 downto 0)"
eolc "-- .writedata"
preAdd 0
posAdd 0
o 206
suid 105,0
)
declText (MLText
uid 2840,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,76400,-154000,77200"
st "signal rd_dma_0_writedata_s       : std_logic_vector(511 downto 0) -- .writedata"
)
)
*56 (Net
uid 2945,0
lang 2
decl (Decl
n "rd_dma_1_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 207
suid 114,0
i "'0'"
)
declText (MLText
uid 2946,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,77200,-149500,78000"
st "signal rd_dma_1_waitrequest_s     : std_logic                      := '0' -- .waitrequest"
)
)
*57 (Net
uid 2971,0
lang 2
decl (Decl
n "wr_dma_1_readdata_s"
t "std_logic_vector"
b "(511 downto 0)"
eolc "-- .readdata"
preAdd 0
posAdd 0
o 250
suid 115,0
i "(others => '0')"
)
declText (MLText
uid 2972,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,113200,-145000,114000"
st "signal wr_dma_1_readdata_s        : std_logic_vector(511 downto 0) := (others => '0') -- .readdata"
)
)
*58 (Net
uid 2973,0
lang 2
decl (Decl
n "wr_dma_1_readdatavalid_s"
t "std_logic"
eolc "-- .readdatavalid"
preAdd 0
posAdd 0
o 251
suid 116,0
i "'0'"
)
declText (MLText
uid 2974,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,114000,-148500,114800"
st "signal wr_dma_1_readdatavalid_s   : std_logic                      := '0' -- .readdatavalid"
)
)
*59 (Net
uid 2975,0
lang 2
decl (Decl
n "wr_dma_1_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 253
suid 117,0
i "'0'"
)
declText (MLText
uid 2976,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,115600,-149500,116400"
st "signal wr_dma_1_waitrequest_s     : std_logic                      := '0' -- .waitrequest"
)
)
*60 (Net
uid 3538,0
lang 2
decl (Decl
n "amm_wait_request_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 167
suid 121,0
)
declText (MLText
uid 3539,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,43600,-171500,44400"
st "signal amm_wait_request_0_s       : std_logic"
)
)
*61 (Net
uid 3588,0
lang 2
decl (Decl
n "amm_read_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 154
suid 130,0
)
declText (MLText
uid 3589,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,33200,-171500,34000"
st "signal amm_read_0_s               : std_logic"
)
)
*62 (Net
uid 3590,0
lang 2
decl (Decl
n "amm_read_data_0_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 158
suid 131,0
)
declText (MLText
uid 3591,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,36400,-161000,37200"
st "signal amm_read_data_0_s          : std_logic_vector(511 downto 0)"
)
)
*63 (Net
uid 3594,0
lang 2
decl (Decl
n "amm_address_0_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 142
suid 133,0
)
declText (MLText
uid 3595,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,23600,-161500,24400"
st "signal amm_address_0_s            : std_logic_vector(31 downto 0)"
)
)
*64 (Net
uid 3596,0
lang 2
decl (Decl
n "amm_write_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 170
suid 134,0
)
declText (MLText
uid 3597,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,46000,-171500,46800"
st "signal amm_write_0_s              : std_logic"
)
)
*65 (Net
uid 3598,0
lang 2
decl (Decl
n "amm_write_data_0_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 174
suid 135,0
)
declText (MLText
uid 3599,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,49200,-161000,50000"
st "signal amm_write_data_0_s         : std_logic_vector(511 downto 0)"
)
)
*66 (Net
uid 3600,0
lang 2
decl (Decl
n "amm_read_data_valid_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 161
suid 136,0
)
declText (MLText
uid 3601,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,38800,-171500,39600"
st "signal amm_read_data_valid_0_s    : std_logic"
)
)
*67 (Net
uid 3602,0
decl (Decl
n "amm_byte_en_0_s"
t "std_logic_vector"
b "(63 downto 0)"
o 150
suid 137,0
)
declText (MLText
uid 3603,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,30000,-161500,30800"
st "signal amm_byte_en_0_s            : std_logic_vector(63 downto 0)"
)
)
*68 (Net
uid 3604,0
decl (Decl
n "amm_burstcount_0_s"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 146
suid 138,0
)
declText (MLText
uid 3605,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,26800,-162000,27600"
st "signal amm_burstcount_0_s         : std_logic_vector(6 DOWNTO 0)"
)
)
*69 (Net
uid 3680,0
lang 2
decl (Decl
n "amm_read_1_s"
t "std_logic"
preAdd 0
posAdd 0
o 155
suid 140,0
)
declText (MLText
uid 3681,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,34000,-171500,34800"
st "signal amm_read_1_s               : std_logic"
)
)
*70 (Net
uid 3686,0
lang 2
decl (Decl
n "amm_address_1_s"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 143
suid 143,0
)
declText (MLText
uid 3687,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,24400,-161500,25200"
st "signal amm_address_1_s            : std_logic_vector(25 downto 0)"
)
)
*71 (Net
uid 3688,0
lang 2
decl (Decl
n "amm_write_1_s"
t "std_logic"
preAdd 0
posAdd 0
o 171
suid 144,0
)
declText (MLText
uid 3689,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,46800,-171500,47600"
st "signal amm_write_1_s              : std_logic"
)
)
*72 (Net
uid 3690,0
lang 2
decl (Decl
n "amm_write_data_1_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 175
suid 145,0
)
declText (MLText
uid 3691,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,50000,-161000,50800"
st "signal amm_write_data_1_s         : std_logic_vector(511 downto 0)"
)
)
*73 (Net
uid 3692,0
decl (Decl
n "amm_byte_en_1_s"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 151
suid 146,0
)
declText (MLText
uid 3693,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,30800,-161500,31600"
st "signal amm_byte_en_1_s            : std_logic_vector(63 DOWNTO 0)"
)
)
*74 (Net
uid 3694,0
decl (Decl
n "amm_burstcount_1_s"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 147
suid 147,0
)
declText (MLText
uid 3695,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,27600,-162000,28400"
st "signal amm_burstcount_1_s         : std_logic_vector(6 DOWNTO 0)"
)
)
*75 (PortIoOut
uid 3860,0
shape (CompositeShape
uid 3861,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3862,0
sl 0
ro 270
xt "77500,-112375,79000,-111625"
)
(Line
uid 3863,0
sl 0
ro 270
xt "77000,-112000,77500,-112000"
pts [
"77000,-112000"
"77500,-112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3864,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3865,0
va (VaSet
)
xt "80000,-112500,84200,-111500"
st "MEM0_CK"
blo "80000,-111700"
tm "WireNameMgr"
)
)
)
*76 (PortIoOut
uid 3866,0
shape (CompositeShape
uid 3867,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3868,0
sl 0
ro 270
xt "77500,-111375,79000,-110625"
)
(Line
uid 3869,0
sl 0
ro 270
xt "77000,-111000,77500,-111000"
pts [
"77000,-111000"
"77500,-111000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3870,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3871,0
va (VaSet
)
xt "80000,-111500,85200,-110500"
st "MEM0_CK_N"
blo "80000,-110700"
tm "WireNameMgr"
)
)
)
*77 (PortIoOut
uid 3872,0
shape (CompositeShape
uid 3873,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3874,0
sl 0
ro 270
xt "77500,-110375,79000,-109625"
)
(Line
uid 3875,0
sl 0
ro 270
xt "77000,-110000,77500,-110000"
pts [
"77000,-110000"
"77500,-110000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3876,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3877,0
va (VaSet
)
xt "80000,-110500,83600,-109500"
st "MEM0_A"
blo "80000,-109700"
tm "WireNameMgr"
)
)
)
*78 (PortIoOut
uid 3878,0
shape (CompositeShape
uid 3879,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3880,0
sl 0
ro 270
xt "77500,-109375,79000,-108625"
)
(Line
uid 3881,0
sl 0
ro 270
xt "77000,-109000,77500,-109000"
pts [
"77000,-109000"
"77500,-109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3882,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3883,0
va (VaSet
)
xt "80000,-109500,86100,-108500"
st "MEM0_ACT_N"
blo "80000,-108700"
tm "WireNameMgr"
)
)
)
*79 (PortIoOut
uid 3884,0
shape (CompositeShape
uid 3885,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3886,0
sl 0
ro 270
xt "77500,-108375,79000,-107625"
)
(Line
uid 3887,0
sl 0
ro 270
xt "77000,-108000,77500,-108000"
pts [
"77000,-108000"
"77500,-108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3888,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3889,0
va (VaSet
)
xt "80000,-108500,84100,-107500"
st "MEM0_BA"
blo "80000,-107700"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 3890,0
shape (CompositeShape
uid 3891,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3892,0
sl 0
ro 270
xt "77500,-107375,79000,-106625"
)
(Line
uid 3893,0
sl 0
ro 270
xt "77000,-107000,77500,-107000"
pts [
"77000,-107000"
"77500,-107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3894,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3895,0
va (VaSet
)
xt "80000,-107500,84200,-106500"
st "MEM0_BG"
blo "80000,-106700"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 3896,0
shape (CompositeShape
uid 3897,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3898,0
sl 0
ro 270
xt "77500,-106375,79000,-105625"
)
(Line
uid 3899,0
sl 0
ro 270
xt "77000,-106000,77500,-106000"
pts [
"77000,-106000"
"77500,-106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3900,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3901,0
va (VaSet
)
xt "80000,-106500,84700,-105500"
st "MEM0_CKE"
blo "80000,-105700"
tm "WireNameMgr"
)
)
)
*82 (PortIoOut
uid 3902,0
shape (CompositeShape
uid 3903,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3904,0
sl 0
ro 270
xt "77500,-105375,79000,-104625"
)
(Line
uid 3905,0
sl 0
ro 270
xt "77000,-105000,77500,-105000"
pts [
"77000,-105000"
"77500,-105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3906,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3907,0
va (VaSet
)
xt "80000,-105500,85200,-104500"
st "MEM0_CS_N"
blo "80000,-104700"
tm "WireNameMgr"
)
)
)
*83 (PortIoOut
uid 3908,0
shape (CompositeShape
uid 3909,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3910,0
sl 0
ro 270
xt "77500,-104375,79000,-103625"
)
(Line
uid 3911,0
sl 0
ro 270
xt "77000,-104000,77500,-104000"
pts [
"77000,-104000"
"77500,-104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3912,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3913,0
va (VaSet
)
xt "80000,-104500,84800,-103500"
st "MEM0_ODT"
blo "80000,-103700"
tm "WireNameMgr"
)
)
)
*84 (PortIoOut
uid 3914,0
shape (CompositeShape
uid 3915,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3916,0
sl 0
ro 270
xt "77500,-103375,79000,-102625"
)
(Line
uid 3917,0
sl 0
ro 270
xt "77000,-103000,77500,-103000"
pts [
"77000,-103000"
"77500,-103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3918,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3919,0
va (VaSet
)
xt "80000,-103500,87100,-102500"
st "MEM0_RESET_N"
blo "80000,-102700"
tm "WireNameMgr"
)
)
)
*85 (PortIoOut
uid 3920,0
shape (CompositeShape
uid 3921,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3922,0
sl 0
ro 270
xt "77500,-102375,79000,-101625"
)
(Line
uid 3923,0
sl 0
ro 270
xt "77000,-102000,77500,-102000"
pts [
"77000,-102000"
"77500,-102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3924,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3925,0
va (VaSet
)
xt "80000,-102500,84700,-101500"
st "MEM0_PAR"
blo "80000,-101700"
tm "WireNameMgr"
)
)
)
*86 (PortIoIn
uid 3926,0
shape (CompositeShape
uid 3927,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3928,0
sl 0
ro 90
xt "77500,-113375,79000,-112625"
)
(Line
uid 3929,0
sl 0
ro 90
xt "77000,-113000,77500,-113000"
pts [
"77500,-113000"
"77000,-113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3930,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3931,0
va (VaSet
)
xt "80000,-113500,87000,-112500"
st "MEM0_ALERT_N"
blo "80000,-112700"
tm "WireNameMgr"
)
)
)
*87 (PortIoInOut
uid 3932,0
shape (CompositeShape
uid 3933,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 3934,0
sl 0
xt "77500,-101375,79000,-100625"
)
(Line
uid 3935,0
sl 0
xt "77000,-101000,77500,-101000"
pts [
"77000,-101000"
"77500,-101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3936,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3937,0
va (VaSet
)
xt "80000,-101500,84800,-100500"
st "MEM0_DQS"
blo "80000,-100700"
tm "WireNameMgr"
)
)
)
*88 (PortIoInOut
uid 3938,0
shape (CompositeShape
uid 3939,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 3940,0
sl 0
xt "77500,-100375,79000,-99625"
)
(Line
uid 3941,0
sl 0
xt "77000,-100000,77500,-100000"
pts [
"77000,-100000"
"77500,-100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3942,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3943,0
va (VaSet
)
xt "80000,-100500,86200,-99500"
st "MEM0_DQS_N"
blo "80000,-99700"
tm "WireNameMgr"
)
)
)
*89 (PortIoInOut
uid 3944,0
shape (CompositeShape
uid 3945,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 3946,0
sl 0
xt "77500,-99375,79000,-98625"
)
(Line
uid 3947,0
sl 0
xt "77000,-99000,77500,-99000"
pts [
"77000,-99000"
"77500,-99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3948,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3949,0
va (VaSet
)
xt "80000,-99500,84300,-98500"
st "MEM0_DQ"
blo "80000,-98700"
tm "WireNameMgr"
)
)
)
*90 (PortIoInOut
uid 3950,0
shape (CompositeShape
uid 3951,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 3952,0
sl 0
xt "77500,-98375,79000,-97625"
)
(Line
uid 3953,0
sl 0
xt "77000,-98000,77500,-98000"
pts [
"77000,-98000"
"77500,-98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3954,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3955,0
va (VaSet
)
xt "80000,-98500,85800,-97500"
st "MEM0_DBI_N"
blo "80000,-97700"
tm "WireNameMgr"
)
)
)
*91 (PortIoOut
uid 4084,0
shape (CompositeShape
uid 4085,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4086,0
sl 0
ro 270
xt "77500,-89375,79000,-88625"
)
(Line
uid 4087,0
sl 0
ro 270
xt "77000,-89000,77500,-89000"
pts [
"77000,-89000"
"77500,-89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4088,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4089,0
va (VaSet
)
xt "80000,-89500,84200,-88500"
st "MEM1_CK"
blo "80000,-88700"
tm "WireNameMgr"
)
)
)
*92 (PortIoOut
uid 4090,0
shape (CompositeShape
uid 4091,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4092,0
sl 0
ro 270
xt "77500,-88375,79000,-87625"
)
(Line
uid 4093,0
sl 0
ro 270
xt "77000,-88000,77500,-88000"
pts [
"77000,-88000"
"77500,-88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4094,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4095,0
va (VaSet
)
xt "80000,-88500,85200,-87500"
st "MEM1_CK_N"
blo "80000,-87700"
tm "WireNameMgr"
)
)
)
*93 (PortIoOut
uid 4096,0
shape (CompositeShape
uid 4097,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4098,0
sl 0
ro 270
xt "77500,-87375,79000,-86625"
)
(Line
uid 4099,0
sl 0
ro 270
xt "77000,-87000,77500,-87000"
pts [
"77000,-87000"
"77500,-87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4100,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4101,0
va (VaSet
)
xt "80000,-87500,83600,-86500"
st "MEM1_A"
blo "80000,-86700"
tm "WireNameMgr"
)
)
)
*94 (PortIoOut
uid 4102,0
shape (CompositeShape
uid 4103,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4104,0
sl 0
ro 270
xt "77500,-86375,79000,-85625"
)
(Line
uid 4105,0
sl 0
ro 270
xt "77000,-86000,77500,-86000"
pts [
"77000,-86000"
"77500,-86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4106,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4107,0
va (VaSet
)
xt "80000,-86500,86100,-85500"
st "MEM1_ACT_N"
blo "80000,-85700"
tm "WireNameMgr"
)
)
)
*95 (PortIoOut
uid 4108,0
shape (CompositeShape
uid 4109,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4110,0
sl 0
ro 270
xt "77500,-85375,79000,-84625"
)
(Line
uid 4111,0
sl 0
ro 270
xt "77000,-85000,77500,-85000"
pts [
"77000,-85000"
"77500,-85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4112,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4113,0
va (VaSet
)
xt "80000,-85500,84100,-84500"
st "MEM1_BA"
blo "80000,-84700"
tm "WireNameMgr"
)
)
)
*96 (PortIoOut
uid 4114,0
shape (CompositeShape
uid 4115,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4116,0
sl 0
ro 270
xt "77500,-84375,79000,-83625"
)
(Line
uid 4117,0
sl 0
ro 270
xt "77000,-84000,77500,-84000"
pts [
"77000,-84000"
"77500,-84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4118,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4119,0
va (VaSet
)
xt "80000,-84500,84200,-83500"
st "MEM1_BG"
blo "80000,-83700"
tm "WireNameMgr"
)
)
)
*97 (PortIoOut
uid 4120,0
shape (CompositeShape
uid 4121,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4122,0
sl 0
ro 270
xt "77500,-83375,79000,-82625"
)
(Line
uid 4123,0
sl 0
ro 270
xt "77000,-83000,77500,-83000"
pts [
"77000,-83000"
"77500,-83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4124,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4125,0
va (VaSet
)
xt "80000,-83500,84700,-82500"
st "MEM1_CKE"
blo "80000,-82700"
tm "WireNameMgr"
)
)
)
*98 (PortIoOut
uid 4126,0
shape (CompositeShape
uid 4127,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4128,0
sl 0
ro 270
xt "77500,-82375,79000,-81625"
)
(Line
uid 4129,0
sl 0
ro 270
xt "77000,-82000,77500,-82000"
pts [
"77000,-82000"
"77500,-82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4130,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4131,0
va (VaSet
)
xt "80000,-82500,85200,-81500"
st "MEM1_CS_N"
blo "80000,-81700"
tm "WireNameMgr"
)
)
)
*99 (PortIoOut
uid 4132,0
shape (CompositeShape
uid 4133,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4134,0
sl 0
ro 270
xt "77500,-81375,79000,-80625"
)
(Line
uid 4135,0
sl 0
ro 270
xt "77000,-81000,77500,-81000"
pts [
"77000,-81000"
"77500,-81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4136,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4137,0
va (VaSet
)
xt "80000,-81500,84800,-80500"
st "MEM1_ODT"
blo "80000,-80700"
tm "WireNameMgr"
)
)
)
*100 (PortIoOut
uid 4138,0
shape (CompositeShape
uid 4139,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4140,0
sl 0
ro 270
xt "77500,-80375,79000,-79625"
)
(Line
uid 4141,0
sl 0
ro 270
xt "77000,-80000,77500,-80000"
pts [
"77000,-80000"
"77500,-80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4142,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4143,0
va (VaSet
)
xt "80000,-80500,87100,-79500"
st "MEM1_RESET_N"
blo "80000,-79700"
tm "WireNameMgr"
)
)
)
*101 (PortIoOut
uid 4144,0
shape (CompositeShape
uid 4145,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4146,0
sl 0
ro 270
xt "77500,-79375,79000,-78625"
)
(Line
uid 4147,0
sl 0
ro 270
xt "77000,-79000,77500,-79000"
pts [
"77000,-79000"
"77500,-79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4148,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4149,0
va (VaSet
)
xt "80000,-79500,84700,-78500"
st "MEM1_PAR"
blo "80000,-78700"
tm "WireNameMgr"
)
)
)
*102 (PortIoIn
uid 4150,0
shape (CompositeShape
uid 4151,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4152,0
sl 0
ro 90
xt "77500,-90375,79000,-89625"
)
(Line
uid 4153,0
sl 0
ro 90
xt "77000,-90000,77500,-90000"
pts [
"77500,-90000"
"77000,-90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4154,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4155,0
va (VaSet
)
xt "80000,-90500,87000,-89500"
st "MEM1_ALERT_N"
blo "80000,-89700"
tm "WireNameMgr"
)
)
)
*103 (PortIoInOut
uid 4156,0
shape (CompositeShape
uid 4157,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4158,0
sl 0
xt "77500,-78375,79000,-77625"
)
(Line
uid 4159,0
sl 0
xt "77000,-78000,77500,-78000"
pts [
"77000,-78000"
"77500,-78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4160,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4161,0
va (VaSet
)
xt "80000,-78500,84800,-77500"
st "MEM1_DQS"
blo "80000,-77700"
tm "WireNameMgr"
)
)
)
*104 (PortIoInOut
uid 4162,0
shape (CompositeShape
uid 4163,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4164,0
sl 0
xt "77500,-77375,79000,-76625"
)
(Line
uid 4165,0
sl 0
xt "77000,-77000,77500,-77000"
pts [
"77000,-77000"
"77500,-77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4166,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4167,0
va (VaSet
)
xt "80000,-77500,86200,-76500"
st "MEM1_DQS_N"
blo "80000,-76700"
tm "WireNameMgr"
)
)
)
*105 (PortIoInOut
uid 4168,0
shape (CompositeShape
uid 4169,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4170,0
sl 0
xt "77500,-76375,79000,-75625"
)
(Line
uid 4171,0
sl 0
xt "77000,-76000,77500,-76000"
pts [
"77000,-76000"
"77500,-76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4172,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4173,0
va (VaSet
)
xt "80000,-76500,84300,-75500"
st "MEM1_DQ"
blo "80000,-75700"
tm "WireNameMgr"
)
)
)
*106 (PortIoInOut
uid 4174,0
shape (CompositeShape
uid 4175,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4176,0
sl 0
xt "77500,-75375,79000,-74625"
)
(Line
uid 4177,0
sl 0
xt "77000,-75000,77500,-75000"
pts [
"77000,-75000"
"77500,-75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4178,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4179,0
va (VaSet
)
xt "80000,-75500,85800,-74500"
st "MEM1_DBI_N"
blo "80000,-74700"
tm "WireNameMgr"
)
)
)
*107 (Net
uid 4184,0
lang 2
decl (Decl
n "MEM0_ALERT_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_alert_n"
preAdd 0
posAdd 0
o 3
suid 182,0
i "(others => '0')"
)
declText (MLText
uid 4185,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-88600,-139000,-87800"
st "MEM0_ALERT_N               : std_logic_vector(0 downto 0)   := (others => '0') --                 .mem_alert_n"
)
)
*108 (Net
uid 4186,0
lang 2
decl (Decl
n "MEM0_CK"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--              mem.mem_ck"
preAdd 0
posAdd 0
o 53
suid 183,0
)
declText (MLText
uid 4187,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-48600,-152000,-47800"
st "MEM0_CK                    : std_logic_vector(0 downto 0) --              mem.mem_ck"
)
)
*109 (Net
uid 4188,0
lang 2
decl (Decl
n "MEM0_CK_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_ck_n"
preAdd 0
posAdd 0
o 55
suid 184,0
)
declText (MLText
uid 4189,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-47000,-151000,-46200"
st "MEM0_CK_N                  : std_logic_vector(0 downto 0) --                 .mem_ck_n"
)
)
*110 (Net
uid 4190,0
lang 2
decl (Decl
n "MEM0_A"
t "std_logic_vector"
b "(16 downto 0)"
eolc "--                 .mem_a"
preAdd 0
posAdd 0
o 49
suid 185,0
)
declText (MLText
uid 4191,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-51800,-152000,-51000"
st "MEM0_A                     : std_logic_vector(16 downto 0) --                 .mem_a"
)
)
*111 (Net
uid 4192,0
lang 2
decl (Decl
n "MEM0_ACT_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_act_n"
preAdd 0
posAdd 0
o 50
suid 186,0
)
declText (MLText
uid 4193,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-51000,-150500,-50200"
st "MEM0_ACT_N                 : std_logic_vector(0 downto 0) --                 .mem_act_n"
)
)
*112 (Net
uid 4194,0
lang 2
decl (Decl
n "MEM0_BA"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--                 .mem_ba"
preAdd 0
posAdd 0
o 51
suid 187,0
)
declText (MLText
uid 4195,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-50200,-152000,-49400"
st "MEM0_BA                    : std_logic_vector(1 downto 0) --                 .mem_ba"
)
)
*113 (Net
uid 4196,0
lang 2
decl (Decl
n "MEM0_BG"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--                 .mem_bg"
preAdd 0
posAdd 0
o 52
suid 188,0
)
declText (MLText
uid 4197,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-49400,-152000,-48600"
st "MEM0_BG                    : std_logic_vector(1 downto 0) --                 .mem_bg"
)
)
*114 (Net
uid 4198,0
lang 2
decl (Decl
n "MEM0_CKE"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_cke"
preAdd 0
posAdd 0
o 54
suid 189,0
)
declText (MLText
uid 4199,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-47800,-151500,-47000"
st "MEM0_CKE                   : std_logic_vector(0 downto 0) --                 .mem_cke"
)
)
*115 (Net
uid 4200,0
lang 2
decl (Decl
n "MEM0_CS_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_cs_n"
preAdd 0
posAdd 0
o 56
suid 190,0
)
declText (MLText
uid 4201,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-46200,-151000,-45400"
st "MEM0_CS_N                  : std_logic_vector(0 downto 0) --                 .mem_cs_n"
)
)
*116 (Net
uid 4202,0
lang 2
decl (Decl
n "MEM0_ODT"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_odt"
preAdd 0
posAdd 0
o 57
suid 191,0
)
declText (MLText
uid 4203,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-45400,-151500,-44600"
st "MEM0_ODT                   : std_logic_vector(0 downto 0) --                 .mem_odt"
)
)
*117 (Net
uid 4204,0
lang 2
decl (Decl
n "MEM0_RESET_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_reset_n"
preAdd 0
posAdd 0
o 59
suid 192,0
)
declText (MLText
uid 4205,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-43800,-149500,-43000"
st "MEM0_RESET_N               : std_logic_vector(0 downto 0) --                 .mem_reset_n"
)
)
*118 (Net
uid 4206,0
lang 2
decl (Decl
n "MEM0_PAR"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_par"
preAdd 0
posAdd 0
o 58
suid 193,0
)
declText (MLText
uid 4207,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-44600,-151500,-43800"
st "MEM0_PAR                   : std_logic_vector(0 downto 0) --                 .mem_par"
)
)
*119 (Net
uid 4208,0
lang 2
decl (Decl
n "MEM0_DQS"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dqs"
preAdd 0
posAdd 0
o 127
suid 194,0
i "(others => '0')"
)
declText (MLText
uid 4209,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,10600,-141000,11400"
st "MEM0_DQS                   : std_logic_vector(8 downto 0)   := (others => '0') --                 .mem_dqs"
)
)
*120 (Net
uid 4210,0
lang 2
decl (Decl
n "MEM0_DQS_N"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dqs_n"
preAdd 0
posAdd 0
o 128
suid 195,0
i "(others => '0')"
)
declText (MLText
uid 4211,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,11400,-140000,12200"
st "MEM0_DQS_N                 : std_logic_vector(8 downto 0)   := (others => '0') --                 .mem_dqs_n"
)
)
*121 (Net
uid 4212,0
lang 2
decl (Decl
n "MEM0_DQ"
t "std_logic_vector"
b "(71 downto 0)"
eolc "--                 .mem_dq"
preAdd 0
posAdd 0
o 126
suid 196,0
i "(others => '0')"
)
declText (MLText
uid 4213,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,9800,-141500,10600"
st "MEM0_DQ                    : std_logic_vector(71 downto 0)  := (others => '0') --                 .mem_dq"
)
)
*122 (Net
uid 4214,0
lang 2
decl (Decl
n "MEM0_DBI_N"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dbi_n"
preAdd 0
posAdd 0
o 125
suid 197,0
i "(others => '0')"
)
declText (MLText
uid 4215,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,9000,-140000,9800"
st "MEM0_DBI_N                 : std_logic_vector(8 downto 0)   := (others => '0') --                 .mem_dbi_n"
)
)
*123 (Net
uid 4248,0
lang 2
decl (Decl
n "MEM1_ALERT_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_alert_n"
preAdd 0
posAdd 0
o 4
suid 214,0
i "(others => '0')"
)
declText (MLText
uid 4249,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-87800,-139000,-87000"
st "MEM1_ALERT_N               : std_logic_vector(0 downto 0)   := (others => '0') --                 .mem_alert_n"
)
)
*124 (Net
uid 4250,0
lang 2
decl (Decl
n "MEM1_CK"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--              mem.mem_ck"
preAdd 0
posAdd 0
o 64
suid 215,0
)
declText (MLText
uid 4251,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-39800,-152000,-39000"
st "MEM1_CK                    : std_logic_vector(0 downto 0) --              mem.mem_ck"
)
)
*125 (Net
uid 4252,0
lang 2
decl (Decl
n "MEM1_CK_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_ck_n"
preAdd 0
posAdd 0
o 66
suid 216,0
)
declText (MLText
uid 4253,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-38200,-151000,-37400"
st "MEM1_CK_N                  : std_logic_vector(0 downto 0) --                 .mem_ck_n"
)
)
*126 (Net
uid 4254,0
lang 2
decl (Decl
n "MEM1_A"
t "std_logic_vector"
b "(16 downto 0)"
eolc "--                 .mem_a"
preAdd 0
posAdd 0
o 60
suid 217,0
)
declText (MLText
uid 4255,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-43000,-152000,-42200"
st "MEM1_A                     : std_logic_vector(16 downto 0) --                 .mem_a"
)
)
*127 (Net
uid 4256,0
lang 2
decl (Decl
n "MEM1_ACT_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_act_n"
preAdd 0
posAdd 0
o 61
suid 218,0
)
declText (MLText
uid 4257,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-42200,-150500,-41400"
st "MEM1_ACT_N                 : std_logic_vector(0 downto 0) --                 .mem_act_n"
)
)
*128 (Net
uid 4258,0
lang 2
decl (Decl
n "MEM1_BA"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--                 .mem_ba"
preAdd 0
posAdd 0
o 62
suid 219,0
)
declText (MLText
uid 4259,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-41400,-152000,-40600"
st "MEM1_BA                    : std_logic_vector(1 downto 0) --                 .mem_ba"
)
)
*129 (Net
uid 4260,0
lang 2
decl (Decl
n "MEM1_BG"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--                 .mem_bg"
preAdd 0
posAdd 0
o 63
suid 220,0
)
declText (MLText
uid 4261,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-40600,-152000,-39800"
st "MEM1_BG                    : std_logic_vector(1 downto 0) --                 .mem_bg"
)
)
*130 (Net
uid 4262,0
lang 2
decl (Decl
n "MEM1_CKE"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_cke"
preAdd 0
posAdd 0
o 65
suid 221,0
)
declText (MLText
uid 4263,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-39000,-151500,-38200"
st "MEM1_CKE                   : std_logic_vector(0 downto 0) --                 .mem_cke"
)
)
*131 (Net
uid 4264,0
lang 2
decl (Decl
n "MEM1_CS_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_cs_n"
preAdd 0
posAdd 0
o 67
suid 222,0
)
declText (MLText
uid 4265,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-37400,-151000,-36600"
st "MEM1_CS_N                  : std_logic_vector(0 downto 0) --                 .mem_cs_n"
)
)
*132 (Net
uid 4266,0
lang 2
decl (Decl
n "MEM1_ODT"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_odt"
preAdd 0
posAdd 0
o 68
suid 223,0
)
declText (MLText
uid 4267,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-36600,-151500,-35800"
st "MEM1_ODT                   : std_logic_vector(0 downto 0) --                 .mem_odt"
)
)
*133 (Net
uid 4268,0
lang 2
decl (Decl
n "MEM1_RESET_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_reset_n"
preAdd 0
posAdd 0
o 70
suid 224,0
)
declText (MLText
uid 4269,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-35000,-149500,-34200"
st "MEM1_RESET_N               : std_logic_vector(0 downto 0) --                 .mem_reset_n"
)
)
*134 (Net
uid 4270,0
lang 2
decl (Decl
n "MEM1_PAR"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_par"
preAdd 0
posAdd 0
o 69
suid 225,0
)
declText (MLText
uid 4271,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-35800,-151500,-35000"
st "MEM1_PAR                   : std_logic_vector(0 downto 0) --                 .mem_par"
)
)
*135 (Net
uid 4272,0
lang 2
decl (Decl
n "MEM1_DQS"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dqs"
preAdd 0
posAdd 0
o 131
suid 226,0
i "(others => '0')"
)
declText (MLText
uid 4273,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,13800,-141000,14600"
st "MEM1_DQS                   : std_logic_vector(8 downto 0)   := (others => '0') --                 .mem_dqs"
)
)
*136 (Net
uid 4274,0
lang 2
decl (Decl
n "MEM1_DQS_N"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dqs_n"
preAdd 0
posAdd 0
o 132
suid 227,0
i "(others => '0')"
)
declText (MLText
uid 4275,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,14600,-140000,15400"
st "MEM1_DQS_N                 : std_logic_vector(8 downto 0)   := (others => '0') --                 .mem_dqs_n"
)
)
*137 (Net
uid 4276,0
lang 2
decl (Decl
n "MEM1_DQ"
t "std_logic_vector"
b "(71 downto 0)"
eolc "--                 .mem_dq"
preAdd 0
posAdd 0
o 130
suid 228,0
i "(others => '0')"
)
declText (MLText
uid 4277,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,13000,-141500,13800"
st "MEM1_DQ                    : std_logic_vector(71 downto 0)  := (others => '0') --                 .mem_dq"
)
)
*138 (Net
uid 4278,0
lang 2
decl (Decl
n "MEM1_DBI_N"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dbi_n"
preAdd 0
posAdd 0
o 129
suid 229,0
i "(others => '0')"
)
declText (MLText
uid 4279,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,12200,-140000,13000"
st "MEM1_DBI_N                 : std_logic_vector(8 downto 0)   := (others => '0') --                 .mem_dbi_n"
)
)
*139 (Net
uid 4368,0
lang 2
decl (Decl
n "clk_ddr0_s"
t "std_logic"
preAdd 0
posAdd 0
o 178
suid 234,0
)
declText (MLText
uid 4369,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,52400,-171500,53200"
st "signal clk_ddr0_s                 : std_logic"
)
)
*140 (Net
uid 4370,0
decl (Decl
n "rst_ddr0_n_s"
t "std_logic"
o 220
suid 235,0
)
declText (MLText
uid 4371,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,87600,-171500,88400"
st "signal rst_ddr0_n_s               : std_logic"
)
)
*141 (PortIoIn
uid 4414,0
shape (CompositeShape
uid 4415,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4416,0
sl 0
ro 90
xt "77500,-96375,79000,-95625"
)
(Line
uid 4417,0
sl 0
ro 90
xt "77000,-96000,77500,-96000"
pts [
"77500,-96000"
"77000,-96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4418,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4419,0
va (VaSet
)
xt "80000,-96500,86800,-95500"
st "PLL_REF_CLK_0"
blo "80000,-95700"
tm "WireNameMgr"
)
)
)
*142 (PortIoIn
uid 4448,0
shape (CompositeShape
uid 4449,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4450,0
sl 0
ro 90
xt "77500,-97375,79000,-96625"
)
(Line
uid 4451,0
sl 0
ro 90
xt "77000,-97000,77500,-97000"
pts [
"77500,-97000"
"77000,-97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4452,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4453,0
va (VaSet
)
xt "80000,-97500,85800,-96500"
st "OCT_RZQIN0"
blo "80000,-96700"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 4454,0
lang 2
decl (Decl
n "OCT_RZQIN0"
t "std_logic"
eolc "--              oct.oct_rzqin"
preAdd 0
posAdd 0
o 7
suid 245,0
i "'0'"
)
declText (MLText
uid 4455,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-85400,-146000,-84600"
st "OCT_RZQIN0                 : std_logic                      := '0' --              oct.oct_rzqin"
)
)
*144 (PortIoIn
uid 4464,0
shape (CompositeShape
uid 4465,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4466,0
sl 0
ro 90
xt "77500,-74375,79000,-73625"
)
(Line
uid 4467,0
sl 0
ro 90
xt "77000,-74000,77500,-74000"
pts [
"77500,-74000"
"77000,-74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4468,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4469,0
va (VaSet
)
xt "80000,-74500,85800,-73500"
st "OCT_RZQIN1"
blo "80000,-73700"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 4470,0
lang 2
decl (Decl
n "OCT_RZQIN1"
t "std_logic"
eolc "--              oct.oct_rzqin"
preAdd 0
posAdd 0
o 8
suid 247,0
i "'0'"
)
declText (MLText
uid 4471,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-84600,-146000,-83800"
st "OCT_RZQIN1                 : std_logic                      := '0' --              oct.oct_rzqin"
)
)
*146 (Net
uid 5424,0
lang 2
decl (Decl
n "ddr_0_cal_fail_s"
t "std_logic"
eolc "--                 .local_cal_fail"
preAdd 0
posAdd 0
o 186
suid 263,0
)
declText (MLText
uid 5425,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,58800,-154000,59600"
st "signal ddr_0_cal_fail_s           : std_logic --                 .local_cal_fail"
)
)
*147 (PortIoIn
uid 7677,0
shape (CompositeShape
uid 7678,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7679,0
sl 0
ro 270
xt "-125000,-137375,-123500,-136625"
)
(Line
uid 7680,0
sl 0
ro 270
xt "-123500,-137000,-123000,-137000"
pts [
"-123500,-137000"
"-123000,-137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7681,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7682,0
va (VaSet
)
xt "-133300,-137500,-126000,-136500"
st "CLK_PCIE_REF_0"
ju 2
blo "-126000,-136700"
tm "WireNameMgr"
)
)
)
*148 (HdlText
uid 7701,0
optionalChildren [
*149 (EmbeddedText
uid 7707,0
commentText (CommentText
uid 7708,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 7709,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-96000,-135000,-78000,-130000"
)
oxt "0,0,18000,5000"
text (MLText
uid 7710,0
va (VaSet
)
xt "-95800,-134800,-77800,-129800"
st "
-- eb2 2
clk_pcie_ref_0_s <= CLK_PCIE_REF_0;                                        
clk_pcie_ref_1_s <= CLK_PCIE_REF_1;                                        

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 7702,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-114000,-141000,-106000,-131000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7703,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
uid 7704,0
va (VaSet
font "Arial,8,1"
)
xt "-110850,-137000,-109150,-136000"
st "eb2"
blo "-110850,-136200"
tm "HdlTextNameMgr"
)
*151 (Text
uid 7705,0
va (VaSet
font "Arial,8,1"
)
xt "-110850,-136000,-110050,-135000"
st "2"
blo "-110850,-135200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 7706,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-113750,-132750,-112250,-131250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*152 (Net
uid 7995,0
lang 1
decl (Decl
n "PIN_PERST_N"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 278,0
i "'0'"
)
declText (MLText
uid 7996,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-82200,-161000,-81400"
st "PIN_PERST_N                : std_logic                      := '0'"
)
)
*153 (Net
uid 8025,0
lang 2
decl (Decl
n "clk_sys_s"
t "std_logic"
preAdd 0
posAdd 0
o 185
suid 283,0
)
declText (MLText
uid 8026,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,58000,-171500,58800"
st "signal clk_sys_s                  : std_logic"
)
)
*154 (HdlText
uid 8097,0
optionalChildren [
*155 (EmbeddedText
uid 8103,0
commentText (CommentText
uid 8104,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8105,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-86000,17000,-68000,22000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8106,0
va (VaSet
)
xt "-85800,17200,-68300,21200"
st "
-- eb4 4
clk_sys_s <= CLK_SYS;
clk_mc_s <= CLK_SYS;                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 8098,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-94000,7000,-86000,17000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8099,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 8100,0
va (VaSet
font "Arial,8,1"
)
xt "-90850,11000,-89150,12000"
st "eb4"
blo "-90850,11800"
tm "HdlTextNameMgr"
)
*157 (Text
uid 8101,0
va (VaSet
font "Arial,8,1"
)
xt "-90850,12000,-90050,13000"
st "4"
blo "-90850,12800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 8102,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-93750,15250,-92250,16750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*158 (SaComponent
uid 8711,0
optionalChildren [
*159 (CptPort
uid 8699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8700,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-134750,-375,-134000,375"
)
tg (CPTG
uid 8701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8702,0
va (VaSet
)
xt "-133000,-500,-130000,500"
st "RST_N"
blo "-133000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*160 (CptPort
uid 8703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8704,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-134750,1625,-134000,2375"
)
tg (CPTG
uid 8705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8706,0
va (VaSet
)
xt "-133000,1500,-131100,2500"
st "CLK"
blo "-133000,2300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*161 (CptPort
uid 8707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8708,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-122000,-375,-121250,375"
)
tg (CPTG
uid 8709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8710,0
va (VaSet
)
xt "-128100,-500,-123000,500"
st "RST_OUT_N"
ju 2
blo "-123000,300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RST_OUT_N"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 8712,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-134000,-2000,-122000,5000"
)
oxt "31000,12000,43000,19000"
ttg (MlTextGroup
uid 8713,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 8714,0
va (VaSet
font "Arial,8,1"
)
xt "-129800,3000,-124100,4000"
st "fdas_core_lib"
blo "-129800,3800"
tm "BdLibraryNameMgr"
)
*163 (Text
uid 8715,0
va (VaSet
font "Arial,8,1"
)
xt "-129800,4000,-125200,5000"
st "reset_sync"
blo "-129800,4800"
tm "CptNameMgr"
)
*164 (Text
uid 8716,0
va (VaSet
font "Arial,8,1"
)
xt "-129800,5000,-126300,6000"
st "rst_mc_i"
blo "-129800,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8717,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8718,0
text (MLText
uid 8719,0
va (VaSet
font "Courier New,8,0"
)
xt "-134000,-2000,-134000,-2000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8720,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-133750,3250,-132250,4750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*165 (Net
uid 8737,0
lang 2
decl (Decl
n "clk_mc_s"
t "std_logic"
preAdd 0
posAdd 0
o 181
suid 299,0
)
declText (MLText
uid 8738,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,54800,-171500,55600"
st "signal clk_mc_s                   : std_logic"
)
)
*166 (Net
uid 8739,0
lang 2
decl (Decl
n "rst_mc_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 225
suid 300,0
)
declText (MLText
uid 8740,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,93200,-171500,94000"
st "signal rst_mc_n_s                 : std_logic"
)
)
*167 (Net
uid 9027,0
lang 2
decl (Decl
n "rst_pcie_n_s"
t "std_logic"
eolc "-- pcie_hard_ip_macro_17_0_reset_bridge_0_out_reset.reset"
posAdd 0
o 226
suid 302,0
)
declText (MLText
uid 9028,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,94000,-142500,94800"
st "signal rst_pcie_n_s               : std_logic -- pcie_hard_ip_macro_17_0_reset_bridge_0_out_reset.reset"
)
)
*168 (SaComponent
uid 9335,0
optionalChildren [
*169 (CptPort
uid 9323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9324,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-101000,11625,-100250,12375"
)
tg (CPTG
uid 9325,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9326,0
va (VaSet
)
xt "-106000,11500,-102000,12500"
st "CLK_OUT"
ju 2
blo "-102000,12300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "CLK_OUT"
t "std_logic"
eolc "--       ctrl_amm_0.waitrequest_n"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*170 (CptPort
uid 9327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9328,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-113750,11625,-113000,12375"
)
tg (CPTG
uid 9329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9330,0
va (VaSet
)
xt "-112000,11500,-108100,12500"
st "CLK_REF"
blo "-112000,12300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_REF"
t "std_logic"
eolc "--                 .read"
preAdd 0
posAdd 0
o 2
suid 2,0
i "'0'"
)
)
)
*171 (CptPort
uid 9331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9332,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-113750,13625,-113000,14375"
)
tg (CPTG
uid 9333,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9334,0
va (VaSet
)
xt "-112000,13500,-110000,14500"
st "RST"
blo "-112000,14300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST"
t "std_logic"
eolc "--                 .read"
preAdd 0
posAdd 0
o 3
suid 3,0
i "'0'"
)
)
)
]
shape (Rectangle
uid 9336,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-113000,10000,-101000,17000"
)
oxt "38000,12000,50000,19000"
ttg (MlTextGroup
uid 9337,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 9338,0
va (VaSet
font "Arial,8,1"
)
xt "-108800,15000,-103400,16000"
st "fdas_top_lib"
blo "-108800,15800"
tm "BdLibraryNameMgr"
)
*173 (Text
uid 9339,0
va (VaSet
font "Arial,8,1"
)
xt "-108800,16000,-103600,17000"
st "fdas_clkgen"
blo "-108800,16800"
tm "CptNameMgr"
)
*174 (Text
uid 9340,0
va (VaSet
font "Arial,8,1"
)
xt "-108800,17000,-105400,18000"
st "clkgen_i"
blo "-108800,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9341,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9342,0
text (MLText
uid 9343,0
va (VaSet
font "Courier New,8,0"
)
xt "-113000,10000,-113000,10000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 9344,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-112750,15250,-111250,16750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*175 (Net
uid 9371,0
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
eolc "--       ctrl_amm_0.waitrequest_n"
preAdd 0
posAdd 0
o 141
suid 307,0
)
declText (MLText
uid 9372,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,22800,-154500,23600"
st "signal CLK_SYS                    : std_logic --       ctrl_amm_0.waitrequest_n"
)
)
*176 (HdlText
uid 10720,0
optionalChildren [
*177 (EmbeddedText
uid 10726,0
commentText (CommentText
uid 10727,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 10728,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-76000,-147000,-52000,-119000"
)
oxt "0,0,18000,5000"
text (MLText
uid 10729,0
va (VaSet
)
xt "-75800,-146800,-55000,-127800"
st "
-- eb3 3

wr_dma_0_address_s(5 downto 0) <= (others => '0');
rd_dma_0_address_s(5 downto 0) <= (others => '0');
wr_dma_2_address_s(5 downto 0) <= (others => '0');
rd_dma_2_address_s(5 downto 0) <= (others => '0');
wr_dma_3_address_s(5 downto 0) <= (others => '0');
rd_dma_3_address_s(5 downto 0) <= (others => '0');
wr_dma_0_response_s(1 downto 0) <= (others => '0');
wr_dma_1_response_s(1 downto 0) <= (others => '0');
wr_dma_2_response_s(1 downto 0) <= (others => '0');
wr_dma_3_response_s(1 downto 0) <= (others => '0');
wr_dma_1_waitrequest_s <= '0';
wr_dma_1_readdata_s(511 downto 0) <= (others => '0');
wr_dma_1_readdatavalid_s <= '0';
rd_dma_1_waitrequest_s <= '0';
                                        



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 28000
visibleWidth 24000
)
)
)
]
shape (Rectangle
uid 10721,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-84000,-152000,-76000,-142000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10722,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
uid 10723,0
va (VaSet
font "Arial,8,1"
)
xt "-80850,-148000,-79150,-147000"
st "eb3"
blo "-80850,-147200"
tm "HdlTextNameMgr"
)
*179 (Text
uid 10724,0
va (VaSet
font "Arial,8,1"
)
xt "-80850,-147000,-80050,-146000"
st "3"
blo "-80850,-146200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 10725,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-83750,-143750,-82250,-142250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*180 (HdlText
uid 11282,0
optionalChildren [
*181 (EmbeddedText
uid 11288,0
commentText (CommentText
uid 11289,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 11290,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-124000,19000,-106000,24000"
)
oxt "0,0,18000,5000"
text (MLText
uid 11291,0
va (VaSet
)
xt "-123800,19200,-106200,22200"
st "
-- eb6 6
rst_pcie_s <= not rst_pcie_n_s;                                        
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 11283,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-132000,9000,-124000,19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11284,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 11285,0
va (VaSet
font "Arial,8,1"
)
xt "-128850,13000,-127150,14000"
st "eb6"
blo "-128850,13800"
tm "HdlTextNameMgr"
)
*183 (Text
uid 11286,0
va (VaSet
font "Arial,8,1"
)
xt "-128850,14000,-128050,15000"
st "6"
blo "-128850,14800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 11287,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-131750,17250,-130250,18750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*184 (Net
uid 11300,0
lang 2
decl (Decl
n "rst_pcie_s"
t "std_logic"
eolc "-- pcie_hard_ip_macro_17_0_reset_bridge_0_out_reset.reset"
posAdd 0
o 227
suid 311,0
)
declText (MLText
uid 11301,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,94800,-142500,95600"
st "signal rst_pcie_s                 : std_logic -- pcie_hard_ip_macro_17_0_reset_bridge_0_out_reset.reset"
)
)
*185 (Net
uid 11832,0
lang 2
decl (Decl
n "amm_ready_0_s"
t "std_logic"
eolc "--       ctrl_amm_0.waitrequest_n"
preAdd 0
posAdd 0
o 164
suid 313,0
)
declText (MLText
uid 11833,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,41200,-154500,42000"
st "signal amm_ready_0_s              : std_logic --       ctrl_amm_0.waitrequest_n"
)
)
*186 (HdlText
uid 11844,0
optionalChildren [
*187 (EmbeddedText
uid 11850,0
commentText (CommentText
uid 11851,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 11852,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,-135000,50000,-116000"
)
oxt "0,0,18000,5000"
text (MLText
uid 11853,0
va (VaSet
)
xt "1200,-134800,19400,-118800"
st "
-- eb7 7 
amm_wait_request_0_s <= not amm_ready_0_s;
amm_wait_request_2_s <= not amm_ready_2_s;
amm_wait_request_3_s <= not amm_ready_3_s;
amm_read_1_s <= '0';
amm_address_1_s <= (others => '0');
amm_write_1_s <= '0';
amm_write_data_1_s <= (others => '0');
amm_byte_en_1_s <= (others => '0');
amm_burstcount_1_s <= (others => '0');

ddr_0_reset_s <= not rst_ddr_0_gbl_n_s;
ddr_1_reset_s <= not rst_ddr_1_gbl_n_s;
ddr_2_reset_s <= not rst_ddr_2_gbl_n_s;
ddr_3_reset_s <= not rst_ddr_3_gbl_n_s;
 
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 19000
visibleWidth 49000
)
)
)
]
shape (Rectangle
uid 11845,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-7000,-136000,1000,-125000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11846,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
uid 11847,0
va (VaSet
font "Arial,8,1"
)
xt "-3850,-132000,-2150,-131000"
st "eb7"
blo "-3850,-131200"
tm "HdlTextNameMgr"
)
*189 (Text
uid 11848,0
va (VaSet
font "Arial,8,1"
)
xt "-3850,-131000,-3050,-130000"
st "7"
blo "-3850,-130200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 11849,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-6750,-126750,-5250,-125250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*190 (HdlText
uid 19961,0
optionalChildren [
*191 (EmbeddedText
uid 19987,0
commentText (CommentText
uid 19988,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 19989,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-85000,-21000,-56000,-17000"
)
oxt "0,0,18000,5000"
text (MLText
uid 19990,0
va (VaSet
)
xt "-84800,-20800,-56200,-17800"
st "
-- eb8 8
ass_top_v : top_version_s <= std_logic_vector(to_unsigned(top_version_g,16));
ass_top_r : top_revision_s <= std_logic_vector(to_unsigned(top_revision_g,16));

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 29000
)
)
)
]
shape (Rectangle
uid 19962,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-74000,-25000,-66000,-22000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19963,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 19964,0
va (VaSet
font "Arial,8,1"
)
xt "-70850,-25000,-69150,-24000"
st "eb8"
blo "-70850,-24200"
tm "HdlTextNameMgr"
)
*193 (Text
uid 19965,0
va (VaSet
font "Arial,8,1"
)
xt "-70850,-24000,-70050,-23000"
st "8"
blo "-70850,-23200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 19966,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-73750,-23750,-72250,-22250"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*194 (Net
uid 19983,0
decl (Decl
n "top_version_s"
t "std_logic_vector"
b "(15 downto 0)"
o 239
suid 350,0
)
declText (MLText
uid 19984,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,104400,-161500,105200"
st "signal top_version_s              : std_logic_vector(15 downto 0)"
)
)
*195 (Net
uid 19985,0
decl (Decl
n "top_revision_s"
t "std_logic_vector"
b "(15 downto 0)"
o 238
suid 351,0
)
declText (MLText
uid 19986,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,103600,-161500,104400"
st "signal top_revision_s             : std_logic_vector(15 downto 0)"
)
)
*196 (Net
uid 21173,0
lang 1
decl (Decl
n "RX_IN0"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 352,0
i "'0'"
)
declText (MLText
uid 21174,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-78200,-161000,-77400"
st "RX_IN0                     : std_logic                      := '0'"
)
)
*197 (Net
uid 21179,0
lang 1
decl (Decl
n "RX_IN0_N"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 353,0
i "'0'"
)
declText (MLText
uid 21180,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-77400,-161000,-76600"
st "RX_IN0_N                   : std_logic                      := '0'"
)
)
*198 (Net
uid 21185,0
lang 1
decl (Decl
n "RX_IN1"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 354,0
i "'0'"
)
declText (MLText
uid 21186,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-76600,-161000,-75800"
st "RX_IN1                     : std_logic                      := '0'"
)
)
*199 (Net
uid 21191,0
lang 1
decl (Decl
n "RX_IN1_N"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 355,0
i "'0'"
)
declText (MLText
uid 21192,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-66200,-161000,-65400"
st "RX_IN1_N                   : std_logic                      := '0'"
)
)
*200 (Net
uid 21197,0
lang 1
decl (Decl
n "RX_IN2"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 356,0
i "'0'"
)
declText (MLText
uid 21198,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-65400,-161000,-64600"
st "RX_IN2                     : std_logic                      := '0'"
)
)
*201 (Net
uid 21203,0
lang 1
decl (Decl
n "RX_IN2_N"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 357,0
i "'0'"
)
declText (MLText
uid 21204,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-64600,-161000,-63800"
st "RX_IN2_N                   : std_logic                      := '0'"
)
)
*202 (Net
uid 21209,0
lang 1
decl (Decl
n "RX_IN3"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 358,0
i "'0'"
)
declText (MLText
uid 21210,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-63800,-161000,-63000"
st "RX_IN3                     : std_logic                      := '0'"
)
)
*203 (Net
uid 21215,0
lang 1
decl (Decl
n "RX_IN3_N"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 359,0
i "'0'"
)
declText (MLText
uid 21216,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-63000,-161000,-62200"
st "RX_IN3_N                   : std_logic                      := '0'"
)
)
*204 (PortIoIn
uid 21237,0
shape (CompositeShape
uid 21238,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21239,0
sl 0
ro 270
xt "-136000,-89375,-134500,-88625"
)
(Line
uid 21240,0
sl 0
ro 270
xt "-134500,-89000,-134000,-89000"
pts [
"-134500,-89000"
"-134000,-89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21241,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21242,0
va (VaSet
)
xt "-140100,-89500,-137000,-88500"
st "RX_IN4"
ju 2
blo "-137000,-88700"
tm "WireNameMgr"
)
)
)
*205 (PortIoIn
uid 21243,0
shape (CompositeShape
uid 21244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21245,0
sl 0
ro 270
xt "-136000,-88375,-134500,-87625"
)
(Line
uid 21246,0
sl 0
ro 270
xt "-134500,-88000,-134000,-88000"
pts [
"-134500,-88000"
"-134000,-88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21248,0
va (VaSet
)
xt "-141100,-88500,-137000,-87500"
st "RX_IN4_N"
ju 2
blo "-137000,-87700"
tm "WireNameMgr"
)
)
)
*206 (PortIoIn
uid 21249,0
shape (CompositeShape
uid 21250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21251,0
sl 0
ro 270
xt "-136000,-87375,-134500,-86625"
)
(Line
uid 21252,0
sl 0
ro 270
xt "-134500,-87000,-134000,-87000"
pts [
"-134500,-87000"
"-134000,-87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21253,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21254,0
va (VaSet
)
xt "-141100,-87500,-137000,-86500"
st "RX_IN5_N"
ju 2
blo "-137000,-86700"
tm "WireNameMgr"
)
)
)
*207 (PortIoIn
uid 21255,0
shape (CompositeShape
uid 21256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21257,0
sl 0
ro 270
xt "-136000,-86375,-134500,-85625"
)
(Line
uid 21258,0
sl 0
ro 270
xt "-134500,-86000,-134000,-86000"
pts [
"-134500,-86000"
"-134000,-86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21259,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21260,0
va (VaSet
)
xt "-140100,-86500,-137000,-85500"
st "RX_IN5"
ju 2
blo "-137000,-85700"
tm "WireNameMgr"
)
)
)
*208 (PortIoIn
uid 21261,0
shape (CompositeShape
uid 21262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21263,0
sl 0
ro 270
xt "-136000,-85375,-134500,-84625"
)
(Line
uid 21264,0
sl 0
ro 270
xt "-134500,-85000,-134000,-85000"
pts [
"-134500,-85000"
"-134000,-85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21266,0
va (VaSet
)
xt "-140100,-85500,-137000,-84500"
st "RX_IN6"
ju 2
blo "-137000,-84700"
tm "WireNameMgr"
)
)
)
*209 (PortIoIn
uid 21267,0
shape (CompositeShape
uid 21268,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21269,0
sl 0
ro 270
xt "-136000,-84375,-134500,-83625"
)
(Line
uid 21270,0
sl 0
ro 270
xt "-134500,-84000,-134000,-84000"
pts [
"-134500,-84000"
"-134000,-84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21271,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21272,0
va (VaSet
)
xt "-141100,-84500,-137000,-83500"
st "RX_IN6_N"
ju 2
blo "-137000,-83700"
tm "WireNameMgr"
)
)
)
*210 (PortIoIn
uid 21273,0
shape (CompositeShape
uid 21274,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21275,0
sl 0
ro 270
xt "-136000,-83375,-134500,-82625"
)
(Line
uid 21276,0
sl 0
ro 270
xt "-134500,-83000,-134000,-83000"
pts [
"-134500,-83000"
"-134000,-83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21277,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21278,0
va (VaSet
)
xt "-140100,-83500,-137000,-82500"
st "RX_IN7"
ju 2
blo "-137000,-82700"
tm "WireNameMgr"
)
)
)
*211 (PortIoIn
uid 21279,0
shape (CompositeShape
uid 21280,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21281,0
sl 0
ro 270
xt "-136000,-82375,-134500,-81625"
)
(Line
uid 21282,0
sl 0
ro 270
xt "-134500,-82000,-134000,-82000"
pts [
"-134500,-82000"
"-134000,-82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21283,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21284,0
va (VaSet
)
xt "-141100,-82500,-137000,-81500"
st "RX_IN7_N"
ju 2
blo "-137000,-81700"
tm "WireNameMgr"
)
)
)
*212 (PortIoIn
uid 21285,0
shape (CompositeShape
uid 21286,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21287,0
sl 0
ro 270
xt "-136000,-81375,-134500,-80625"
)
(Line
uid 21288,0
sl 0
ro 270
xt "-134500,-81000,-134000,-81000"
pts [
"-134500,-81000"
"-134000,-81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21289,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21290,0
va (VaSet
)
xt "-140100,-81500,-137000,-80500"
st "RX_IN8"
ju 2
blo "-137000,-80700"
tm "WireNameMgr"
)
)
)
*213 (PortIoIn
uid 21291,0
shape (CompositeShape
uid 21292,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21293,0
sl 0
ro 270
xt "-136000,-80375,-134500,-79625"
)
(Line
uid 21294,0
sl 0
ro 270
xt "-134500,-80000,-134000,-80000"
pts [
"-134500,-80000"
"-134000,-80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21295,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21296,0
va (VaSet
)
xt "-141100,-80500,-137000,-79500"
st "RX_IN8_N"
ju 2
blo "-137000,-79700"
tm "WireNameMgr"
)
)
)
*214 (PortIoIn
uid 21297,0
shape (CompositeShape
uid 21298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21299,0
sl 0
ro 270
xt "-136000,-79375,-134500,-78625"
)
(Line
uid 21300,0
sl 0
ro 270
xt "-134500,-79000,-134000,-79000"
pts [
"-134500,-79000"
"-134000,-79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21301,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21302,0
va (VaSet
)
xt "-140100,-79500,-137000,-78500"
st "RX_IN9"
ju 2
blo "-137000,-78700"
tm "WireNameMgr"
)
)
)
*215 (PortIoIn
uid 21303,0
shape (CompositeShape
uid 21304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21305,0
sl 0
ro 270
xt "-136000,-78375,-134500,-77625"
)
(Line
uid 21306,0
sl 0
ro 270
xt "-134500,-78000,-134000,-78000"
pts [
"-134500,-78000"
"-134000,-78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21308,0
va (VaSet
)
xt "-141100,-78500,-137000,-77500"
st "RX_IN9_N"
ju 2
blo "-137000,-77700"
tm "WireNameMgr"
)
)
)
*216 (PortIoIn
uid 21309,0
shape (CompositeShape
uid 21310,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21311,0
sl 0
ro 270
xt "-136000,-77375,-134500,-76625"
)
(Line
uid 21312,0
sl 0
ro 270
xt "-134500,-77000,-134000,-77000"
pts [
"-134500,-77000"
"-134000,-77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21313,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21314,0
va (VaSet
)
xt "-140500,-77500,-137000,-76500"
st "RX_IN10"
ju 2
blo "-137000,-76700"
tm "WireNameMgr"
)
)
)
*217 (PortIoIn
uid 21315,0
shape (CompositeShape
uid 21316,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21317,0
sl 0
ro 270
xt "-136000,-76375,-134500,-75625"
)
(Line
uid 21318,0
sl 0
ro 270
xt "-134500,-76000,-134000,-76000"
pts [
"-134500,-76000"
"-134000,-76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21319,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21320,0
va (VaSet
)
xt "-141500,-76500,-137000,-75500"
st "RX_IN10_N"
ju 2
blo "-137000,-75700"
tm "WireNameMgr"
)
)
)
*218 (PortIoIn
uid 21321,0
shape (CompositeShape
uid 21322,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21323,0
sl 0
ro 270
xt "-136000,-75375,-134500,-74625"
)
(Line
uid 21324,0
sl 0
ro 270
xt "-134500,-75000,-134000,-75000"
pts [
"-134500,-75000"
"-134000,-75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21325,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21326,0
va (VaSet
)
xt "-140500,-75500,-137000,-74500"
st "RX_IN11"
ju 2
blo "-137000,-74700"
tm "WireNameMgr"
)
)
)
*219 (PortIoIn
uid 21327,0
shape (CompositeShape
uid 21328,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21329,0
sl 0
ro 270
xt "-136000,-74375,-134500,-73625"
)
(Line
uid 21330,0
sl 0
ro 270
xt "-134500,-74000,-134000,-74000"
pts [
"-134500,-74000"
"-134000,-74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21331,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21332,0
va (VaSet
)
xt "-141500,-74500,-137000,-73500"
st "RX_IN11_N"
ju 2
blo "-137000,-73700"
tm "WireNameMgr"
)
)
)
*220 (PortIoIn
uid 21333,0
shape (CompositeShape
uid 21334,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21335,0
sl 0
ro 270
xt "-136000,-73375,-134500,-72625"
)
(Line
uid 21336,0
sl 0
ro 270
xt "-134500,-73000,-134000,-73000"
pts [
"-134500,-73000"
"-134000,-73000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21337,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21338,0
va (VaSet
)
xt "-140500,-73500,-137000,-72500"
st "RX_IN12"
ju 2
blo "-137000,-72700"
tm "WireNameMgr"
)
)
)
*221 (PortIoIn
uid 21339,0
shape (CompositeShape
uid 21340,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21341,0
sl 0
ro 270
xt "-136000,-72375,-134500,-71625"
)
(Line
uid 21342,0
sl 0
ro 270
xt "-134500,-72000,-134000,-72000"
pts [
"-134500,-72000"
"-134000,-72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21343,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21344,0
va (VaSet
)
xt "-141500,-72500,-137000,-71500"
st "RX_IN12_N"
ju 2
blo "-137000,-71700"
tm "WireNameMgr"
)
)
)
*222 (PortIoIn
uid 21345,0
shape (CompositeShape
uid 21346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21347,0
sl 0
ro 270
xt "-136000,-71375,-134500,-70625"
)
(Line
uid 21348,0
sl 0
ro 270
xt "-134500,-71000,-134000,-71000"
pts [
"-134500,-71000"
"-134000,-71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21349,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21350,0
va (VaSet
)
xt "-140500,-71500,-137000,-70500"
st "RX_IN13"
ju 2
blo "-137000,-70700"
tm "WireNameMgr"
)
)
)
*223 (PortIoIn
uid 21351,0
shape (CompositeShape
uid 21352,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21353,0
sl 0
ro 270
xt "-136000,-70375,-134500,-69625"
)
(Line
uid 21354,0
sl 0
ro 270
xt "-134500,-70000,-134000,-70000"
pts [
"-134500,-70000"
"-134000,-70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21355,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21356,0
va (VaSet
)
xt "-141500,-70500,-137000,-69500"
st "RX_IN13_N"
ju 2
blo "-137000,-69700"
tm "WireNameMgr"
)
)
)
*224 (PortIoIn
uid 21357,0
shape (CompositeShape
uid 21358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21359,0
sl 0
ro 270
xt "-136000,-69375,-134500,-68625"
)
(Line
uid 21360,0
sl 0
ro 270
xt "-134500,-69000,-134000,-69000"
pts [
"-134500,-69000"
"-134000,-69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21361,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21362,0
va (VaSet
)
xt "-140500,-69500,-137000,-68500"
st "RX_IN14"
ju 2
blo "-137000,-68700"
tm "WireNameMgr"
)
)
)
*225 (PortIoIn
uid 21363,0
shape (CompositeShape
uid 21364,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21365,0
sl 0
ro 270
xt "-136000,-68375,-134500,-67625"
)
(Line
uid 21366,0
sl 0
ro 270
xt "-134500,-68000,-134000,-68000"
pts [
"-134500,-68000"
"-134000,-68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21367,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21368,0
va (VaSet
)
xt "-141500,-68500,-137000,-67500"
st "RX_IN14_N"
ju 2
blo "-137000,-67700"
tm "WireNameMgr"
)
)
)
*226 (PortIoIn
uid 21369,0
shape (CompositeShape
uid 21370,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21371,0
sl 0
ro 270
xt "-136000,-67375,-134500,-66625"
)
(Line
uid 21372,0
sl 0
ro 270
xt "-134500,-67000,-134000,-67000"
pts [
"-134500,-67000"
"-134000,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21373,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21374,0
va (VaSet
)
xt "-140500,-67500,-137000,-66500"
st "RX_IN15"
ju 2
blo "-137000,-66700"
tm "WireNameMgr"
)
)
)
*227 (PortIoIn
uid 21375,0
shape (CompositeShape
uid 21376,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21377,0
sl 0
ro 270
xt "-136000,-66375,-134500,-65625"
)
(Line
uid 21378,0
sl 0
ro 270
xt "-134500,-66000,-134000,-66000"
pts [
"-134500,-66000"
"-134000,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21379,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21380,0
va (VaSet
)
xt "-141500,-66500,-137000,-65500"
st "RX_IN15_N"
ju 2
blo "-137000,-65700"
tm "WireNameMgr"
)
)
)
*228 (Net
uid 21387,0
lang 1
decl (Decl
n "RX_IN4"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 361,0
i "'0'"
)
declText (MLText
uid 21388,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-62200,-161000,-61400"
st "RX_IN4                     : std_logic                      := '0'"
)
)
*229 (Net
uid 21393,0
lang 1
decl (Decl
n "RX_IN4_N"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 362,0
i "'0'"
)
declText (MLText
uid 21394,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-61400,-161000,-60600"
st "RX_IN4_N                   : std_logic                      := '0'"
)
)
*230 (Net
uid 21399,0
lang 1
decl (Decl
n "RX_IN5_N"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 363,0
i "'0'"
)
declText (MLText
uid 21400,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-59800,-161000,-59000"
st "RX_IN5_N                   : std_logic                      := '0'"
)
)
*231 (Net
uid 21405,0
lang 1
decl (Decl
n "RX_IN5"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 364,0
i "'0'"
)
declText (MLText
uid 21406,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-60600,-161000,-59800"
st "RX_IN5                     : std_logic                      := '0'"
)
)
*232 (Net
uid 21411,0
lang 1
decl (Decl
n "RX_IN6"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 365,0
i "'0'"
)
declText (MLText
uid 21412,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-59000,-161000,-58200"
st "RX_IN6                     : std_logic                      := '0'"
)
)
*233 (Net
uid 21417,0
lang 1
decl (Decl
n "RX_IN6_N"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 366,0
i "'0'"
)
declText (MLText
uid 21418,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-58200,-161000,-57400"
st "RX_IN6_N                   : std_logic                      := '0'"
)
)
*234 (Net
uid 21423,0
lang 1
decl (Decl
n "RX_IN7"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 367,0
i "'0'"
)
declText (MLText
uid 21424,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-57400,-161000,-56600"
st "RX_IN7                     : std_logic                      := '0'"
)
)
*235 (Net
uid 21429,0
lang 1
decl (Decl
n "RX_IN7_N"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 368,0
i "'0'"
)
declText (MLText
uid 21430,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-56600,-161000,-55800"
st "RX_IN7_N                   : std_logic                      := '0'"
)
)
*236 (Net
uid 21435,0
lang 1
decl (Decl
n "RX_IN8_N"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 369,0
i "'0'"
)
declText (MLText
uid 21436,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-55000,-161000,-54200"
st "RX_IN8_N                   : std_logic                      := '0'"
)
)
*237 (Net
uid 21441,0
lang 1
decl (Decl
n "RX_IN8"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 370,0
i "'0'"
)
declText (MLText
uid 21442,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-55800,-161000,-55000"
st "RX_IN8                     : std_logic                      := '0'"
)
)
*238 (Net
uid 21447,0
lang 1
decl (Decl
n "RX_IN9"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 371,0
i "'0'"
)
declText (MLText
uid 21448,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-54200,-161000,-53400"
st "RX_IN9                     : std_logic                      := '0'"
)
)
*239 (Net
uid 21453,0
lang 1
decl (Decl
n "RX_IN9_N"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 372,0
i "'0'"
)
declText (MLText
uid 21454,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-53400,-161000,-52600"
st "RX_IN9_N                   : std_logic                      := '0'"
)
)
*240 (Net
uid 21459,0
lang 1
decl (Decl
n "RX_IN10"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 373,0
i "'0'"
)
declText (MLText
uid 21460,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-75800,-161000,-75000"
st "RX_IN10                    : std_logic                      := '0'"
)
)
*241 (Net
uid 21465,0
lang 1
decl (Decl
n "RX_IN10_N"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 374,0
i "'0'"
)
declText (MLText
uid 21466,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-75000,-161000,-74200"
st "RX_IN10_N                  : std_logic                      := '0'"
)
)
*242 (Net
uid 21471,0
lang 1
decl (Decl
n "RX_IN11"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 375,0
i "'0'"
)
declText (MLText
uid 21472,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-74200,-161000,-73400"
st "RX_IN11                    : std_logic                      := '0'"
)
)
*243 (Net
uid 21477,0
lang 1
decl (Decl
n "RX_IN11_N"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 376,0
i "'0'"
)
declText (MLText
uid 21478,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-73400,-161000,-72600"
st "RX_IN11_N                  : std_logic                      := '0'"
)
)
*244 (Net
uid 21483,0
lang 1
decl (Decl
n "RX_IN12"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 377,0
i "'0'"
)
declText (MLText
uid 21484,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-72600,-161000,-71800"
st "RX_IN12                    : std_logic                      := '0'"
)
)
*245 (Net
uid 21489,0
lang 1
decl (Decl
n "RX_IN12_N"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 378,0
i "'0'"
)
declText (MLText
uid 21490,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-71800,-161000,-71000"
st "RX_IN12_N                  : std_logic                      := '0'"
)
)
*246 (Net
uid 21495,0
lang 1
decl (Decl
n "RX_IN13"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 379,0
i "'0'"
)
declText (MLText
uid 21496,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-71000,-161000,-70200"
st "RX_IN13                    : std_logic                      := '0'"
)
)
*247 (Net
uid 21501,0
lang 1
decl (Decl
n "RX_IN13_N"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 380,0
i "'0'"
)
declText (MLText
uid 21502,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-70200,-161000,-69400"
st "RX_IN13_N                  : std_logic                      := '0'"
)
)
*248 (Net
uid 21507,0
lang 1
decl (Decl
n "RX_IN14"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 381,0
i "'0'"
)
declText (MLText
uid 21508,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-69400,-161000,-68600"
st "RX_IN14                    : std_logic                      := '0'"
)
)
*249 (Net
uid 21519,0
lang 1
decl (Decl
n "RX_IN14_N"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 383,0
i "'0'"
)
declText (MLText
uid 21520,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-68600,-161000,-67800"
st "RX_IN14_N                  : std_logic                      := '0'"
)
)
*250 (Net
uid 21525,0
lang 1
decl (Decl
n "RX_IN15"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 384,0
i "'0'"
)
declText (MLText
uid 21526,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-67800,-161000,-67000"
st "RX_IN15                    : std_logic                      := '0'"
)
)
*251 (Net
uid 21531,0
lang 1
decl (Decl
n "RX_IN15_N"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 385,0
i "'0'"
)
declText (MLText
uid 21532,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-67000,-161000,-66200"
st "RX_IN15_N                  : std_logic                      := '0'"
)
)
*252 (Net
uid 21543,0
lang 1
decl (Decl
n "TX_OUT0"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 387,0
)
declText (MLText
uid 21544,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-16600,-175500,-15800"
st "TX_OUT0                    : std_logic"
)
)
*253 (Net
uid 21549,0
lang 1
decl (Decl
n "TX_OUT0_N"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 388,0
)
declText (MLText
uid 21550,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-15800,-175500,-15000"
st "TX_OUT0_N                  : std_logic"
)
)
*254 (Net
uid 21555,0
lang 1
decl (Decl
n "TX_OUT1"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 389,0
)
declText (MLText
uid 21556,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-15000,-175500,-14200"
st "TX_OUT1                    : std_logic"
)
)
*255 (Net
uid 21561,0
lang 1
decl (Decl
n "TX_OUT1_N"
t "std_logic"
preAdd 0
posAdd 0
o 108
suid 390,0
)
declText (MLText
uid 21562,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-4600,-175500,-3800"
st "TX_OUT1_N                  : std_logic"
)
)
*256 (Net
uid 21567,0
lang 1
decl (Decl
n "TX_OUT2"
t "std_logic"
preAdd 0
posAdd 0
o 109
suid 391,0
)
declText (MLText
uid 21568,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-3800,-175500,-3000"
st "TX_OUT2                    : std_logic"
)
)
*257 (Net
uid 21573,0
lang 1
decl (Decl
n "TX_OUT2_N"
t "std_logic"
preAdd 0
posAdd 0
o 110
suid 392,0
)
declText (MLText
uid 21574,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-3000,-175500,-2200"
st "TX_OUT2_N                  : std_logic"
)
)
*258 (Net
uid 21579,0
lang 1
decl (Decl
n "TX_OUT3"
t "std_logic"
preAdd 0
posAdd 0
o 111
suid 393,0
)
declText (MLText
uid 21580,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-2200,-175500,-1400"
st "TX_OUT3                    : std_logic"
)
)
*259 (PortIoOut
uid 21655,0
shape (CompositeShape
uid 21656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21657,0
sl 0
ro 90
xt "-136000,-56375,-134500,-55625"
)
(Line
uid 21658,0
sl 0
ro 90
xt "-134500,-56000,-134000,-56000"
pts [
"-134000,-56000"
"-134500,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21659,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21660,0
va (VaSet
)
xt "-140900,-56500,-137000,-55500"
st "TX_OUT4"
ju 2
blo "-137000,-55700"
tm "WireNameMgr"
)
)
)
*260 (PortIoOut
uid 21661,0
shape (CompositeShape
uid 21662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21663,0
sl 0
ro 90
xt "-136000,-55375,-134500,-54625"
)
(Line
uid 21664,0
sl 0
ro 90
xt "-134500,-55000,-134000,-55000"
pts [
"-134000,-55000"
"-134500,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21665,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21666,0
va (VaSet
)
xt "-141900,-55500,-137000,-54500"
st "TX_OUT4_N"
ju 2
blo "-137000,-54700"
tm "WireNameMgr"
)
)
)
*261 (PortIoOut
uid 21667,0
shape (CompositeShape
uid 21668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21669,0
sl 0
ro 90
xt "-136000,-54375,-134500,-53625"
)
(Line
uid 21670,0
sl 0
ro 90
xt "-134500,-54000,-134000,-54000"
pts [
"-134000,-54000"
"-134500,-54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21672,0
va (VaSet
)
xt "-140900,-54500,-137000,-53500"
st "TX_OUT5"
ju 2
blo "-137000,-53700"
tm "WireNameMgr"
)
)
)
*262 (PortIoOut
uid 21673,0
shape (CompositeShape
uid 21674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21675,0
sl 0
ro 90
xt "-136000,-53375,-134500,-52625"
)
(Line
uid 21676,0
sl 0
ro 90
xt "-134500,-53000,-134000,-53000"
pts [
"-134000,-53000"
"-134500,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21678,0
va (VaSet
)
xt "-141900,-53500,-137000,-52500"
st "TX_OUT5_N"
ju 2
blo "-137000,-52700"
tm "WireNameMgr"
)
)
)
*263 (PortIoOut
uid 21679,0
shape (CompositeShape
uid 21680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21681,0
sl 0
ro 90
xt "-136000,-52375,-134500,-51625"
)
(Line
uid 21682,0
sl 0
ro 90
xt "-134500,-52000,-134000,-52000"
pts [
"-134000,-52000"
"-134500,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21684,0
va (VaSet
)
xt "-140900,-52500,-137000,-51500"
st "TX_OUT6"
ju 2
blo "-137000,-51700"
tm "WireNameMgr"
)
)
)
*264 (PortIoOut
uid 21685,0
shape (CompositeShape
uid 21686,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21687,0
sl 0
ro 90
xt "-136000,-51375,-134500,-50625"
)
(Line
uid 21688,0
sl 0
ro 90
xt "-134500,-51000,-134000,-51000"
pts [
"-134000,-51000"
"-134500,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21689,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21690,0
va (VaSet
)
xt "-141900,-51500,-137000,-50500"
st "TX_OUT6_N"
ju 2
blo "-137000,-50700"
tm "WireNameMgr"
)
)
)
*265 (PortIoOut
uid 21691,0
shape (CompositeShape
uid 21692,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21693,0
sl 0
ro 90
xt "-136000,-50375,-134500,-49625"
)
(Line
uid 21694,0
sl 0
ro 90
xt "-134500,-50000,-134000,-50000"
pts [
"-134000,-50000"
"-134500,-50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21695,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21696,0
va (VaSet
)
xt "-140900,-50500,-137000,-49500"
st "TX_OUT7"
ju 2
blo "-137000,-49700"
tm "WireNameMgr"
)
)
)
*266 (PortIoOut
uid 21697,0
shape (CompositeShape
uid 21698,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21699,0
sl 0
ro 90
xt "-136000,-49375,-134500,-48625"
)
(Line
uid 21700,0
sl 0
ro 90
xt "-134500,-49000,-134000,-49000"
pts [
"-134000,-49000"
"-134500,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21701,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21702,0
va (VaSet
)
xt "-141900,-49500,-137000,-48500"
st "TX_OUT7_N"
ju 2
blo "-137000,-48700"
tm "WireNameMgr"
)
)
)
*267 (PortIoOut
uid 21703,0
shape (CompositeShape
uid 21704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21705,0
sl 0
ro 90
xt "-136000,-47375,-134500,-46625"
)
(Line
uid 21706,0
sl 0
ro 90
xt "-134500,-47000,-134000,-47000"
pts [
"-134000,-47000"
"-134500,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21707,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21708,0
va (VaSet
)
xt "-141900,-47500,-137000,-46500"
st "TX_OUT8_N"
ju 2
blo "-137000,-46700"
tm "WireNameMgr"
)
)
)
*268 (PortIoOut
uid 21709,0
shape (CompositeShape
uid 21710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21711,0
sl 0
ro 90
xt "-136000,-48375,-134500,-47625"
)
(Line
uid 21712,0
sl 0
ro 90
xt "-134500,-48000,-134000,-48000"
pts [
"-134000,-48000"
"-134500,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21713,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21714,0
va (VaSet
)
xt "-140900,-48500,-137000,-47500"
st "TX_OUT8"
ju 2
blo "-137000,-47700"
tm "WireNameMgr"
)
)
)
*269 (PortIoOut
uid 21715,0
shape (CompositeShape
uid 21716,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21717,0
sl 0
ro 90
xt "-136000,-46375,-134500,-45625"
)
(Line
uid 21718,0
sl 0
ro 90
xt "-134500,-46000,-134000,-46000"
pts [
"-134000,-46000"
"-134500,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21719,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21720,0
va (VaSet
)
xt "-140900,-46500,-137000,-45500"
st "TX_OUT9"
ju 2
blo "-137000,-45700"
tm "WireNameMgr"
)
)
)
*270 (PortIoOut
uid 21721,0
shape (CompositeShape
uid 21722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21723,0
sl 0
ro 90
xt "-136000,-45375,-134500,-44625"
)
(Line
uid 21724,0
sl 0
ro 90
xt "-134500,-45000,-134000,-45000"
pts [
"-134000,-45000"
"-134500,-45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21725,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21726,0
va (VaSet
)
xt "-141900,-45500,-137000,-44500"
st "TX_OUT9_N"
ju 2
blo "-137000,-44700"
tm "WireNameMgr"
)
)
)
*271 (PortIoOut
uid 21727,0
shape (CompositeShape
uid 21728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21729,0
sl 0
ro 90
xt "-136000,-44375,-134500,-43625"
)
(Line
uid 21730,0
sl 0
ro 90
xt "-134500,-44000,-134000,-44000"
pts [
"-134000,-44000"
"-134500,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21731,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21732,0
va (VaSet
)
xt "-141300,-44500,-137000,-43500"
st "TX_OUT10"
ju 2
blo "-137000,-43700"
tm "WireNameMgr"
)
)
)
*272 (PortIoOut
uid 21733,0
shape (CompositeShape
uid 21734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21735,0
sl 0
ro 90
xt "-136000,-42375,-134500,-41625"
)
(Line
uid 21736,0
sl 0
ro 90
xt "-134500,-42000,-134000,-42000"
pts [
"-134000,-42000"
"-134500,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21737,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21738,0
va (VaSet
)
xt "-141300,-42500,-137000,-41500"
st "TX_OUT11"
ju 2
blo "-137000,-41700"
tm "WireNameMgr"
)
)
)
*273 (PortIoOut
uid 21739,0
shape (CompositeShape
uid 21740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21741,0
sl 0
ro 90
xt "-136000,-43375,-134500,-42625"
)
(Line
uid 21742,0
sl 0
ro 90
xt "-134500,-43000,-134000,-43000"
pts [
"-134000,-43000"
"-134500,-43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21744,0
va (VaSet
)
xt "-142700,-43500,-137000,-42500"
st "TX_OUT10_N"
ju 2
blo "-137000,-42700"
tm "WireNameMgr"
)
)
)
*274 (PortIoOut
uid 21745,0
shape (CompositeShape
uid 21746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21747,0
sl 0
ro 90
xt "-136000,-41375,-134500,-40625"
)
(Line
uid 21748,0
sl 0
ro 90
xt "-134500,-41000,-134000,-41000"
pts [
"-134000,-41000"
"-134500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21750,0
va (VaSet
)
xt "-142700,-41500,-137000,-40500"
st "TX_OUT11_N"
ju 2
blo "-137000,-40700"
tm "WireNameMgr"
)
)
)
*275 (PortIoOut
uid 21751,0
shape (CompositeShape
uid 21752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21753,0
sl 0
ro 90
xt "-136000,-40375,-134500,-39625"
)
(Line
uid 21754,0
sl 0
ro 90
xt "-134500,-40000,-134000,-40000"
pts [
"-134000,-40000"
"-134500,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21755,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21756,0
va (VaSet
)
xt "-141300,-40500,-137000,-39500"
st "TX_OUT12"
ju 2
blo "-137000,-39700"
tm "WireNameMgr"
)
)
)
*276 (PortIoOut
uid 21757,0
shape (CompositeShape
uid 21758,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21759,0
sl 0
ro 90
xt "-136000,-39375,-134500,-38625"
)
(Line
uid 21760,0
sl 0
ro 90
xt "-134500,-39000,-134000,-39000"
pts [
"-134000,-39000"
"-134500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21761,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21762,0
va (VaSet
)
xt "-142700,-39500,-137000,-38500"
st "TX_OUT12_N"
ju 2
blo "-137000,-38700"
tm "WireNameMgr"
)
)
)
*277 (PortIoOut
uid 21763,0
shape (CompositeShape
uid 21764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21765,0
sl 0
ro 90
xt "-136000,-38375,-134500,-37625"
)
(Line
uid 21766,0
sl 0
ro 90
xt "-134500,-38000,-134000,-38000"
pts [
"-134000,-38000"
"-134500,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21768,0
va (VaSet
)
xt "-141300,-38500,-137000,-37500"
st "TX_OUT13"
ju 2
blo "-137000,-37700"
tm "WireNameMgr"
)
)
)
*278 (PortIoOut
uid 21769,0
shape (CompositeShape
uid 21770,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21771,0
sl 0
ro 90
xt "-136000,-37375,-134500,-36625"
)
(Line
uid 21772,0
sl 0
ro 90
xt "-134500,-37000,-134000,-37000"
pts [
"-134000,-37000"
"-134500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21773,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21774,0
va (VaSet
)
xt "-142700,-37500,-137000,-36500"
st "TX_OUT13_N"
ju 2
blo "-137000,-36700"
tm "WireNameMgr"
)
)
)
*279 (PortIoOut
uid 21775,0
shape (CompositeShape
uid 21776,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21777,0
sl 0
ro 90
xt "-136000,-36375,-134500,-35625"
)
(Line
uid 21778,0
sl 0
ro 90
xt "-134500,-36000,-134000,-36000"
pts [
"-134000,-36000"
"-134500,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21779,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21780,0
va (VaSet
)
xt "-141300,-36500,-137000,-35500"
st "TX_OUT14"
ju 2
blo "-137000,-35700"
tm "WireNameMgr"
)
)
)
*280 (PortIoOut
uid 21781,0
shape (CompositeShape
uid 21782,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21783,0
sl 0
ro 90
xt "-136000,-35375,-134500,-34625"
)
(Line
uid 21784,0
sl 0
ro 90
xt "-134500,-35000,-134000,-35000"
pts [
"-134000,-35000"
"-134500,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21785,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21786,0
va (VaSet
)
xt "-142700,-35500,-137000,-34500"
st "TX_OUT14_N"
ju 2
blo "-137000,-34700"
tm "WireNameMgr"
)
)
)
*281 (PortIoOut
uid 21787,0
shape (CompositeShape
uid 21788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21789,0
sl 0
ro 90
xt "-136000,-34375,-134500,-33625"
)
(Line
uid 21790,0
sl 0
ro 90
xt "-134500,-34000,-134000,-34000"
pts [
"-134000,-34000"
"-134500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21791,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21792,0
va (VaSet
)
xt "-141300,-34500,-137000,-33500"
st "TX_OUT15"
ju 2
blo "-137000,-33700"
tm "WireNameMgr"
)
)
)
*282 (PortIoOut
uid 21793,0
shape (CompositeShape
uid 21794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21795,0
sl 0
ro 90
xt "-136000,-33375,-134500,-32625"
)
(Line
uid 21796,0
sl 0
ro 90
xt "-134500,-33000,-134000,-33000"
pts [
"-134000,-33000"
"-134500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21797,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21798,0
va (VaSet
)
xt "-142700,-33500,-137000,-32500"
st "TX_OUT15_N"
ju 2
blo "-137000,-32700"
tm "WireNameMgr"
)
)
)
*283 (Net
uid 21799,0
lang 1
decl (Decl
n "TX_OUT3_N"
t "std_logic"
preAdd 0
posAdd 0
o 112
suid 395,0
)
declText (MLText
uid 21800,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-1400,-175500,-600"
st "TX_OUT3_N                  : std_logic"
)
)
*284 (Net
uid 21805,0
lang 1
decl (Decl
n "TX_OUT4"
t "std_logic"
preAdd 0
posAdd 0
o 113
suid 396,0
)
declText (MLText
uid 21806,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-600,-175500,200"
st "TX_OUT4                    : std_logic"
)
)
*285 (Net
uid 21811,0
lang 1
decl (Decl
n "TX_OUT4_N"
t "std_logic"
preAdd 0
posAdd 0
o 114
suid 397,0
)
declText (MLText
uid 21812,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,200,-175500,1000"
st "TX_OUT4_N                  : std_logic"
)
)
*286 (Net
uid 21817,0
lang 1
decl (Decl
n "TX_OUT5"
t "std_logic"
preAdd 0
posAdd 0
o 115
suid 398,0
)
declText (MLText
uid 21818,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,1000,-175500,1800"
st "TX_OUT5                    : std_logic"
)
)
*287 (Net
uid 21823,0
lang 1
decl (Decl
n "TX_OUT5_N"
t "std_logic"
preAdd 0
posAdd 0
o 116
suid 399,0
)
declText (MLText
uid 21824,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,1800,-175500,2600"
st "TX_OUT5_N                  : std_logic"
)
)
*288 (Net
uid 21829,0
lang 1
decl (Decl
n "TX_OUT6"
t "std_logic"
preAdd 0
posAdd 0
o 117
suid 400,0
)
declText (MLText
uid 21830,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,2600,-175500,3400"
st "TX_OUT6                    : std_logic"
)
)
*289 (Net
uid 21835,0
lang 1
decl (Decl
n "TX_OUT6_N"
t "std_logic"
preAdd 0
posAdd 0
o 118
suid 401,0
)
declText (MLText
uid 21836,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,3400,-175500,4200"
st "TX_OUT6_N                  : std_logic"
)
)
*290 (Net
uid 21841,0
lang 1
decl (Decl
n "TX_OUT7"
t "std_logic"
preAdd 0
posAdd 0
o 119
suid 402,0
)
declText (MLText
uid 21842,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,4200,-175500,5000"
st "TX_OUT7                    : std_logic"
)
)
*291 (Net
uid 21853,0
lang 1
decl (Decl
n "TX_OUT7_N"
t "std_logic"
preAdd 0
posAdd 0
o 120
suid 404,0
)
declText (MLText
uid 21854,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,5000,-175500,5800"
st "TX_OUT7_N                  : std_logic"
)
)
*292 (Net
uid 21859,0
lang 1
decl (Decl
n "TX_OUT8"
t "std_logic"
preAdd 0
posAdd 0
o 121
suid 405,0
)
declText (MLText
uid 21860,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,5800,-175500,6600"
st "TX_OUT8                    : std_logic"
)
)
*293 (Net
uid 21865,0
lang 1
decl (Decl
n "TX_OUT8_N"
t "std_logic"
preAdd 0
posAdd 0
o 122
suid 406,0
)
declText (MLText
uid 21866,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,6600,-175500,7400"
st "TX_OUT8_N                  : std_logic"
)
)
*294 (Net
uid 21871,0
lang 1
decl (Decl
n "TX_OUT9"
t "std_logic"
preAdd 0
posAdd 0
o 123
suid 407,0
)
declText (MLText
uid 21872,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,7400,-175500,8200"
st "TX_OUT9                    : std_logic"
)
)
*295 (Net
uid 21877,0
lang 1
decl (Decl
n "TX_OUT9_N"
t "std_logic"
preAdd 0
posAdd 0
o 124
suid 408,0
)
declText (MLText
uid 21878,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,8200,-175500,9000"
st "TX_OUT9_N                  : std_logic"
)
)
*296 (Net
uid 21883,0
lang 1
decl (Decl
n "TX_OUT10"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 409,0
)
declText (MLText
uid 21884,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-14200,-175500,-13400"
st "TX_OUT10                   : std_logic"
)
)
*297 (Net
uid 21889,0
lang 1
decl (Decl
n "TX_OUT10_N"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 410,0
)
declText (MLText
uid 21890,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-13400,-175500,-12600"
st "TX_OUT10_N                 : std_logic"
)
)
*298 (Net
uid 21895,0
lang 1
decl (Decl
n "TX_OUT11"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 411,0
)
declText (MLText
uid 21896,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-12600,-175500,-11800"
st "TX_OUT11                   : std_logic"
)
)
*299 (Net
uid 21901,0
lang 1
decl (Decl
n "TX_OUT11_N"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 412,0
)
declText (MLText
uid 21902,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-11800,-175500,-11000"
st "TX_OUT11_N                 : std_logic"
)
)
*300 (Net
uid 21907,0
lang 1
decl (Decl
n "TX_OUT12"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 413,0
)
declText (MLText
uid 21908,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-11000,-175500,-10200"
st "TX_OUT12                   : std_logic"
)
)
*301 (Net
uid 21913,0
lang 1
decl (Decl
n "TX_OUT12_N"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 414,0
)
declText (MLText
uid 21914,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-10200,-175500,-9400"
st "TX_OUT12_N                 : std_logic"
)
)
*302 (Net
uid 21919,0
lang 1
decl (Decl
n "TX_OUT13"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 415,0
)
declText (MLText
uid 21920,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-9400,-175500,-8600"
st "TX_OUT13                   : std_logic"
)
)
*303 (Net
uid 21925,0
lang 1
decl (Decl
n "TX_OUT13_N"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 416,0
)
declText (MLText
uid 21926,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-8600,-175500,-7800"
st "TX_OUT13_N                 : std_logic"
)
)
*304 (Net
uid 21931,0
lang 1
decl (Decl
n "TX_OUT14"
t "std_logic"
preAdd 0
posAdd 0
o 104
suid 417,0
)
declText (MLText
uid 21932,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-7800,-175500,-7000"
st "TX_OUT14                   : std_logic"
)
)
*305 (Net
uid 21937,0
lang 1
decl (Decl
n "TX_OUT14_N"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 418,0
)
declText (MLText
uid 21938,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-7000,-175500,-6200"
st "TX_OUT14_N                 : std_logic"
)
)
*306 (Net
uid 21943,0
lang 1
decl (Decl
n "TX_OUT15"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 419,0
)
declText (MLText
uid 21944,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-6200,-175500,-5400"
st "TX_OUT15                   : std_logic"
)
)
*307 (Net
uid 21949,0
lang 1
decl (Decl
n "TX_OUT15_N"
t "std_logic"
preAdd 0
posAdd 0
o 107
suid 420,0
)
declText (MLText
uid 21950,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-5400,-175500,-4600"
st "TX_OUT15_N                 : std_logic"
)
)
*308 (Net
uid 21961,0
lang 2
decl (Decl
n "CLK_PCIE_REF_0"
t "std_logic"
eolc "-- refclk.clk"
preAdd 0
posAdd 0
o 1
suid 422,0
i "'0'"
)
declText (MLText
uid 21962,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-90200,-154000,-89400"
st "CLK_PCIE_REF_0             : std_logic                      := '0' -- refclk.clk"
)
)
*309 (Net
uid 21963,0
lang 2
decl (Decl
n "CLK_PCIE_REF_1"
t "std_logic"
eolc "-- refclk.clk"
preAdd 0
posAdd 0
o 2
suid 423,0
i "'0'"
)
declText (MLText
uid 21964,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-89400,-154000,-88600"
st "CLK_PCIE_REF_1             : std_logic                      := '0' -- refclk.clk"
)
)
*310 (Net
uid 21965,0
lang 1
decl (Decl
n "clk_pcie_ref_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 182
suid 424,0
)
declText (MLText
uid 21966,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,55600,-171500,56400"
st "signal clk_pcie_ref_0_s           : std_logic"
)
)
*311 (Net
uid 21987,0
lang 1
decl (Decl
n "clk_pcie_ref_1_s"
t "std_logic"
preAdd 0
posAdd 0
o 183
suid 427,0
)
declText (MLText
uid 21988,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,56400,-171500,57200"
st "signal clk_pcie_ref_1_s           : std_logic"
)
)
*312 (SaComponent
uid 22525,0
optionalChildren [
*313 (CptPort
uid 22521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22522,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-79750,-9375,-79000,-8625"
)
tg (CPTG
uid 22523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22524,0
va (VaSet
)
xt "-78000,-9500,-72400,-8500"
st "NINIT_DONE"
blo "-78000,-8700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "NINIT_DONE"
t "std_logic"
eolc "-- ninit_done"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
]
shape (Rectangle
uid 22526,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-79000,-11000,-68000,-3000"
)
oxt "20000,2000,30000,12000"
ttg (MlTextGroup
uid 22527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*314 (Text
uid 22528,0
va (VaSet
font "Arial,8,1"
)
xt "-77800,-7000,-72400,-6000"
st "fdas_top_lib"
blo "-77800,-6200"
tm "BdLibraryNameMgr"
)
*315 (Text
uid 22529,0
va (VaSet
font "Arial,8,1"
)
xt "-77800,-6000,-70300,-5000"
st "fdas_reset_release"
blo "-77800,-5200"
tm "CptNameMgr"
)
*316 (Text
uid 22530,0
va (VaSet
font "Arial,8,1"
)
xt "-77800,-5000,-71700,-4000"
st "reset_release_i"
blo "-77800,-4200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22532,0
text (MLText
uid 22533,0
va (VaSet
font "Courier New,8,0"
)
xt "-73600,-12000,-73600,-12000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 22534,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-78750,-4750,-77250,-3250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
sF 0
)
archFileType "UNKNOWN"
)
*317 (Net
uid 22541,0
lang 2
decl (Decl
n "ninit_done_s"
t "std_logic"
eolc "-- ninit_done"
preAdd 0
posAdd 0
o 200
suid 431,0
)
declText (MLText
uid 22542,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,71600,-164500,72400"
st "signal ninit_done_s               : std_logic -- ninit_done"
)
)
*318 (Net
uid 22861,0
lang 1
decl (Decl
n "user_msix_ready_s"
t "std_logic"
preAdd 0
posAdd 0
o 241
suid 433,0
)
declText (MLText
uid 22862,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,106000,-171500,106800"
st "signal user_msix_ready_s          : std_logic"
)
)
*319 (Net
uid 22875,0
lang 1
decl (Decl
n "user_msix_valid_s"
t "std_logic"
preAdd 0
posAdd 0
o 242
suid 436,0
)
declText (MLText
uid 22876,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,106800,-171500,107600"
st "signal user_msix_valid_s          : std_logic"
)
)
*320 (Net
uid 22883,0
lang 1
decl (Decl
n "user_msix_data_s"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 240
suid 438,0
)
declText (MLText
uid 22884,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,105200,-161500,106000"
st "signal user_msix_data_s           : std_logic_vector(15 downto 0)"
)
)
*321 (Net
uid 23049,0
lang 2
decl (Decl
n "PLL_REF_CLK_0"
t "std_logic"
eolc "--      pll_ref_clk_0.clk"
preAdd 0
posAdd 0
o 12
suid 439,0
i "'0'"
)
declText (MLText
uid 23050,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-81400,-148000,-80600"
st "PLL_REF_CLK_0              : std_logic                      := '0' --      pll_ref_clk_0.clk"
)
)
*322 (Net
uid 23067,0
lang 2
decl (Decl
n "ddr_0_reset_done_s"
t "std_logic"
preAdd 0
posAdd 0
o 188
suid 443,0
)
declText (MLText
uid 23068,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,60400,-171500,61200"
st "signal ddr_0_reset_done_s         : std_logic"
)
)
*323 (PortIoIn
uid 23217,0
shape (CompositeShape
uid 23218,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23219,0
sl 0
ro 90
xt "77500,-73375,79000,-72625"
)
(Line
uid 23220,0
sl 0
ro 90
xt "77000,-73000,77500,-73000"
pts [
"77500,-73000"
"77000,-73000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23221,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23222,0
va (VaSet
)
xt "80000,-73500,86800,-72500"
st "PLL_REF_CLK_1"
blo "80000,-72700"
tm "WireNameMgr"
)
)
)
*324 (Net
uid 23231,0
decl (Decl
n "PLL_REF_CLK_1"
t "std_logic"
eolc "--      pll_ref_clk_1.clk"
o 13
suid 445,0
i "'0'"
)
declText (MLText
uid 23232,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-80600,-148000,-79800"
st "PLL_REF_CLK_1              : std_logic                      := '0' --      pll_ref_clk_1.clk"
)
)
*325 (Net
uid 23275,0
decl (Decl
n "rxm_write_response_valid_s"
t "std_logic"
o 235
suid 453,0
)
declText (MLText
uid 23276,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,101200,-171500,102000"
st "signal rxm_write_response_valid_s : std_logic"
)
)
*326 (Net
uid 23283,0
decl (Decl
n "rxm_response_s"
t "std_logic_vector"
b "(1 downto 0)"
o 233
suid 455,0
)
declText (MLText
uid 23284,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,99600,-162000,100400"
st "signal rxm_response_s             : std_logic_vector(1 downto 0)"
)
)
*327 (Net
uid 23297,0
lang 1
decl (Decl
n "wr_dma_0_response_s"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 248
suid 457,0
)
declText (MLText
uid 23298,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,111600,-162000,112400"
st "signal wr_dma_0_response_s        : std_logic_vector(1 downto 0)"
)
)
*328 (Net
uid 23307,0
lang 1
decl (Decl
n "wr_dma_1_response_s"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 252
suid 459,0
)
declText (MLText
uid 23308,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,114800,-162000,115600"
st "signal wr_dma_1_response_s        : std_logic_vector(1 downto 0)"
)
)
*329 (PortIoIn
uid 24188,0
shape (CompositeShape
uid 24189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24190,0
sl 0
ro 270
xt "-125000,28625,-123500,29375"
)
(Line
uid 24191,0
sl 0
ro 270
xt "-123500,29000,-123000,29000"
pts [
"-123500,29000"
"-123000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24192,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24193,0
va (VaSet
)
xt "-134800,28500,-126000,29500"
st "refclk_156m_qsfpdd_p"
ju 2
blo "-126000,29300"
tm "WireNameMgr"
)
)
)
*330 (Net
uid 24202,0
decl (Decl
n "refclk_156m_qsfpdd_p"
t "std_logic"
o 48
suid 465,0
i "'0'"
)
declText (MLText
uid 24203,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-52600,-161000,-51800"
st "refclk_156m_qsfpdd_p       : std_logic                      := '0'"
)
)
*331 (CommentText
uid 24204,0
shape (Rectangle
uid 24205,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-110000,28000,-95000,30000"
)
oxt "0,0,15000,5000"
text (MLText
uid 24206,0
va (VaSet
fg "0,0,32768"
)
xt "-109800,28200,-95600,29200"
st "
Clock to preserve unused transcievers
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 14600
)
)
*332 (Net
uid 27743,0
decl (Decl
n "wr_dma_2_waitrequest_s"
t "std_logic"
o 260
suid 467,0
)
declText (MLText
uid 27744,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,121200,-171500,122000"
st "signal wr_dma_2_waitrequest_s     : std_logic"
)
)
*333 (Net
uid 27751,0
decl (Decl
n "wr_dma_2_readdata_s"
t "std_logic_vector"
b "(511DOWNTO 0)"
o 257
suid 469,0
)
declText (MLText
uid 27752,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,118800,-161500,119600"
st "signal wr_dma_2_readdata_s        : std_logic_vector(511DOWNTO 0)"
)
)
*334 (Net
uid 27759,0
decl (Decl
n "wr_dma_2_readdatavalid_s"
t "std_logic"
o 258
suid 471,0
)
declText (MLText
uid 27760,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,119600,-171500,120400"
st "signal wr_dma_2_readdatavalid_s   : std_logic"
)
)
*335 (Net
uid 27769,0
decl (Decl
n "wr_dma_2_address_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 254
suid 473,0
)
declText (MLText
uid 27770,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,116400,-161500,117200"
st "signal wr_dma_2_address_s         : std_logic_vector(31 DOWNTO 0)"
)
)
*336 (Net
uid 27795,0
decl (Decl
n "wr_dma_2_burstcount_s"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 255
suid 476,0
)
declText (MLText
uid 27796,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,117200,-162000,118000"
st "signal wr_dma_2_burstcount_s      : std_logic_vector(3 DOWNTO 0)"
)
)
*337 (Net
uid 27803,0
decl (Decl
n "wr_dma_2_read_s"
t "std_logic"
o 256
suid 478,0
)
declText (MLText
uid 27804,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,118000,-171500,118800"
st "signal wr_dma_2_read_s            : std_logic"
)
)
*338 (Net
uid 27813,0
decl (Decl
n "wr_dma_2_response_s"
t "std_logIc_vector"
b "(1 DOWNTO 0)"
o 259
suid 480,0
)
declText (MLText
uid 27814,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,120400,-162000,121200"
st "signal wr_dma_2_response_s        : std_logIc_vector(1 DOWNTO 0)"
)
)
*339 (Net
uid 27827,0
decl (Decl
n "rd_dma_2_waitrequest_s"
t "std_logic"
o 210
suid 482,0
)
declText (MLText
uid 27828,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,79600,-171500,80400"
st "signal rd_dma_2_waitrequest_s     : std_logic"
)
)
*340 (Net
uid 27835,0
decl (Decl
n "rd_dma_2_writedata_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 212
suid 484,0
)
declText (MLText
uid 27836,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,81200,-161000,82000"
st "signal rd_dma_2_writedata_s       : std_logic_vector(511 DOWNTO 0)"
)
)
*341 (Net
uid 27845,0
decl (Decl
n "rd_dma_2_address_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 208
suid 486,0
)
declText (MLText
uid 27846,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,78000,-161500,78800"
st "signal rd_dma_2_address_s         : std_logic_vector(31 DOWNTO 0)"
)
)
*342 (Net
uid 27861,0
decl (Decl
n "rd_dma_burstcount_s"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 219
suid 489,0
)
declText (MLText
uid 27862,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,86800,-162000,87600"
st "signal rd_dma_burstcount_s        : std_logic_vector(3 DOWNTO 0)"
)
)
*343 (Net
uid 27869,0
decl (Decl
n "rd_dma_2_byteenable_s"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 209
suid 491,0
)
declText (MLText
uid 27870,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,78800,-161500,79600"
st "signal rd_dma_2_byteenable_s      : std_logic_vector(63 DOWNTO 0)"
)
)
*344 (Net
uid 27877,0
decl (Decl
n "rd_dma_2_write_s"
t "std_logic"
o 211
suid 493,0
)
declText (MLText
uid 27878,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,80400,-171500,81200"
st "signal rd_dma_2_write_s           : std_logic"
)
)
*345 (Net
uid 27885,0
decl (Decl
n "wr_dma_3_waitrequest_s"
t "std_logic"
o 267
suid 495,0
)
declText (MLText
uid 27886,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,126800,-171500,127600"
st "signal wr_dma_3_waitrequest_s     : std_logic"
)
)
*346 (Net
uid 27893,0
decl (Decl
n "wr_dma_3_readdata_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 264
suid 497,0
)
declText (MLText
uid 27894,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,124400,-161000,125200"
st "signal wr_dma_3_readdata_s        : std_logic_vector(511 DOWNTO 0)"
)
)
*347 (Net
uid 27901,0
decl (Decl
n "wr_dma_3_readdatavalid_s"
t "std_logic"
o 265
suid 499,0
)
declText (MLText
uid 27902,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,125200,-171500,126000"
st "signal wr_dma_3_readdatavalid_s   : std_logic"
)
)
*348 (Net
uid 27911,0
lang 2
decl (Decl
n "wr_dma_3_address_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 261
suid 501,0
)
declText (MLText
uid 27912,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,122000,-161500,122800"
st "signal wr_dma_3_address_s         : std_logic_vector(31 downto 0)"
)
)
*349 (Net
uid 27929,0
decl (Decl
n "wr_dma_3_burstcount_s"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 262
suid 504,0
)
declText (MLText
uid 27930,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,122800,-162000,123600"
st "signal wr_dma_3_burstcount_s      : std_logic_vector(3 DOWNTO 0)"
)
)
*350 (Net
uid 27937,0
decl (Decl
n "wr_dma_3_read_s"
t "std_logic"
o 263
suid 506,0
)
declText (MLText
uid 27938,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,123600,-171500,124400"
st "signal wr_dma_3_read_s            : std_logic"
)
)
*351 (Net
uid 27947,0
decl (Decl
n "wr_dma_3_response_s"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 266
suid 508,0
)
declText (MLText
uid 27948,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,126000,-162000,126800"
st "signal wr_dma_3_response_s        : std_logic_vector(1 DOWNTO 0)"
)
)
*352 (Net
uid 27981,0
lang 2
decl (Decl
n "rd_dma_3_waitrequest_s"
t "std_logic"
preAdd 0
posAdd 0
o 216
suid 510,0
)
declText (MLText
uid 27982,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,84400,-171500,85200"
st "signal rd_dma_3_waitrequest_s     : std_logic"
)
)
*353 (Net
uid 27989,0
decl (Decl
n "rd_dma_3_writedata_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 218
suid 512,0
)
declText (MLText
uid 27990,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,86000,-161000,86800"
st "signal rd_dma_3_writedata_s       : std_logic_vector(511 DOWNTO 0)"
)
)
*354 (Net
uid 27999,0
lang 2
decl (Decl
n "rd_dma_3_address_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 213
suid 514,0
)
declText (MLText
uid 28000,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,82000,-161500,82800"
st "signal rd_dma_3_address_s         : std_logic_vector(31 downto 0)"
)
)
*355 (Net
uid 28025,0
decl (Decl
n "rd_dma_3_burstcount_s"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 214
suid 519,0
)
declText (MLText
uid 28026,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,82800,-162000,83600"
st "signal rd_dma_3_burstcount_s      : std_logic_vector(3 DOWNTO 0)"
)
)
*356 (Net
uid 28033,0
decl (Decl
n "rd_dma_3_byteenable_s"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 215
suid 521,0
)
declText (MLText
uid 28034,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,83600,-161500,84400"
st "signal rd_dma_3_byteenable_s      : std_logic_vector(63 DOWNTO 0)"
)
)
*357 (Net
uid 28041,0
decl (Decl
n "rd_dma_3_write_s"
t "std_logic"
o 217
suid 523,0
)
declText (MLText
uid 28042,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,85200,-171500,86000"
st "signal rd_dma_3_write_s           : std_logic"
)
)
*358 (SaComponent
uid 28607,0
optionalChildren [
*359 (CptPort
uid 28055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28056,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-13375,-94250,-12625"
)
tg (CPTG
uid 28057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28058,0
va (VaSet
)
xt "-101500,-13500,-96000,-12500"
st "CLK_PCIE_O"
ju 2
blo "-96000,-12700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "CLK_PCIE_O"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*360 (CptPort
uid 28059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28060,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-84375,-94250,-83625"
)
tg (CPTG
uid 28061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28062,0
va (VaSet
)
xt "-109200,-84500,-96000,-83500"
st "RD_DMA_0_ADDRESS_O : (25:0)"
ju 2
blo "-96000,-83700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*361 (CptPort
uid 28063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28064,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-81375,-94250,-80625"
)
tg (CPTG
uid 28065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28066,0
va (VaSet
)
xt "-105000,-81500,-96000,-80500"
st "RD_DMA_0_WRITE_O"
ju 2
blo "-96000,-80700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*362 (CptPort
uid 28067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28068,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-85375,-94250,-84625"
)
tg (CPTG
uid 28069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28070,0
va (VaSet
)
xt "-110500,-85500,-96000,-84500"
st "RD_DMA_0_WRITEDATA_O : (511:0)"
ju 2
blo "-96000,-84700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_WRITEDATA_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*363 (CptPort
uid 28071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28072,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-86375,-94250,-85625"
)
tg (CPTG
uid 28073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28074,0
va (VaSet
)
xt "-108200,-86500,-96000,-85500"
st "RD_DMA_0_WAITREQUEST_I"
ju 2
blo "-96000,-85700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RD_DMA_0_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*364 (CptPort
uid 28075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28076,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-83375,-94250,-82625"
)
tg (CPTG
uid 28077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28078,0
va (VaSet
)
xt "-110600,-83500,-96000,-82500"
st "RD_DMA_0_BURSTCOUNT_O : (3:0)"
ju 2
blo "-96000,-82700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*365 (CptPort
uid 28079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28080,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-82375,-94250,-81625"
)
tg (CPTG
uid 28081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28082,0
va (VaSet
)
xt "-110400,-82500,-96000,-81500"
st "RD_DMA_0_BYTEENABLE_O : (63:0)"
ju 2
blo "-96000,-81700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_0_BYTEENABLE_O"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*366 (CptPort
uid 28083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28084,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-69375,-94250,-68625"
)
tg (CPTG
uid 28085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28086,0
va (VaSet
)
xt "-109200,-69500,-96000,-68500"
st "RD_DMA_1_ADDRESS_O : (25:0)"
ju 2
blo "-96000,-68700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*367 (CptPort
uid 28087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28088,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-66375,-94250,-65625"
)
tg (CPTG
uid 28089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28090,0
va (VaSet
)
xt "-105000,-66500,-96000,-65500"
st "RD_DMA_1_WRITE_O"
ju 2
blo "-96000,-65700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*368 (CptPort
uid 28091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28092,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-70375,-94250,-69625"
)
tg (CPTG
uid 28093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28094,0
va (VaSet
)
xt "-110500,-70500,-96000,-69500"
st "RD_DMA_1_WRITEDATA_O : (511:0)"
ju 2
blo "-96000,-69700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_WRITEDATA_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*369 (CptPort
uid 28095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28096,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-71375,-94250,-70625"
)
tg (CPTG
uid 28097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28098,0
va (VaSet
)
xt "-108200,-71500,-96000,-70500"
st "RD_DMA_1_WAITREQUEST_I"
ju 2
blo "-96000,-70700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RD_DMA_1_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*370 (CptPort
uid 28099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28100,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-68375,-94250,-67625"
)
tg (CPTG
uid 28101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28102,0
va (VaSet
)
xt "-110600,-68500,-96000,-67500"
st "RD_DMA_1_BURSTCOUNT_O : (3:0)"
ju 2
blo "-96000,-67700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*371 (CptPort
uid 28103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28104,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-67375,-94250,-66625"
)
tg (CPTG
uid 28105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28106,0
va (VaSet
)
xt "-110400,-67500,-96000,-66500"
st "RD_DMA_1_BYTEENABLE_O : (63:0)"
ju 2
blo "-96000,-66700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RD_DMA_1_BYTEENABLE_O"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*372 (CptPort
uid 28107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28108,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-91375,-94250,-90625"
)
tg (CPTG
uid 28109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28110,0
va (VaSet
)
xt "-109400,-91500,-96000,-90500"
st "WR_DMA_0_ADDRESS_O : (25:0)"
ju 2
blo "-96000,-90700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*373 (CptPort
uid 28111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28112,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-89375,-94250,-88625"
)
tg (CPTG
uid 28113,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28114,0
va (VaSet
)
xt "-104800,-89500,-96000,-88500"
st "WR_DMA_0_READ_O"
ju 2
blo "-96000,-88700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*374 (CptPort
uid 28115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28116,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-88375,-94250,-87625"
)
tg (CPTG
uid 28117,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28118,0
va (VaSet
)
xt "-109100,-88500,-96000,-87500"
st "WR_DMA_0_RESPONSE_I : (1:0)"
ju 2
blo "-96000,-87700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*375 (CptPort
uid 28119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28120,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-93375,-94250,-92625"
)
tg (CPTG
uid 28121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28122,0
va (VaSet
)
xt "-109900,-93500,-96000,-92500"
st "WR_DMA_0_READDATA_I : (511:0)"
ju 2
blo "-96000,-92700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_READDATA_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*376 (CptPort
uid 28123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28124,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-94375,-94250,-93625"
)
tg (CPTG
uid 28125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28126,0
va (VaSet
)
xt "-108400,-94500,-96000,-93500"
st "WR_DMA_0_WAITREQUEST_I"
ju 2
blo "-96000,-93700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*377 (CptPort
uid 28127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28128,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-90375,-94250,-89625"
)
tg (CPTG
uid 28129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28130,0
va (VaSet
)
xt "-110800,-90500,-96000,-89500"
st "WR_DMA_0_BURSTCOUNT_O : (3:0)"
ju 2
blo "-96000,-89700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_0_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*378 (CptPort
uid 28131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28132,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-92375,-94250,-91625"
)
tg (CPTG
uid 28133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28134,0
va (VaSet
)
xt "-109100,-92500,-96000,-91500"
st "WR_DMA_0_READDATAVALID_I"
ju 2
blo "-96000,-91700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_0_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*379 (CptPort
uid 28135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28136,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-76375,-94250,-75625"
)
tg (CPTG
uid 28137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28138,0
va (VaSet
)
xt "-109400,-76500,-96000,-75500"
st "WR_DMA_1_ADDRESS_O : (25:0)"
ju 2
blo "-96000,-75700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_ADDRESS_O"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*380 (CptPort
uid 28139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28140,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-74375,-94250,-73625"
)
tg (CPTG
uid 28141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28142,0
va (VaSet
)
xt "-104800,-74500,-96000,-73500"
st "WR_DMA_1_READ_O"
ju 2
blo "-96000,-73700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*381 (CptPort
uid 28143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28144,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-73375,-94250,-72625"
)
tg (CPTG
uid 28145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28146,0
va (VaSet
)
xt "-109100,-73500,-96000,-72500"
st "WR_DMA_1_RESPONSE_I : (1:0)"
ju 2
blo "-96000,-72700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*382 (CptPort
uid 28147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28148,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-78375,-94250,-77625"
)
tg (CPTG
uid 28149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28150,0
va (VaSet
)
xt "-109900,-78500,-96000,-77500"
st "WR_DMA_1_READDATA_I : (511:0)"
ju 2
blo "-96000,-77700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_READDATA_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*383 (CptPort
uid 28151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28152,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-79375,-94250,-78625"
)
tg (CPTG
uid 28153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28154,0
va (VaSet
)
xt "-108400,-79500,-96000,-78500"
st "WR_DMA_1_WAITREQUEST_I"
ju 2
blo "-96000,-78700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*384 (CptPort
uid 28155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28156,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-75375,-94250,-74625"
)
tg (CPTG
uid 28157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28158,0
va (VaSet
)
xt "-110800,-75500,-96000,-74500"
st "WR_DMA_1_BURSTCOUNT_O : (3:0)"
ju 2
blo "-96000,-74700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "WR_DMA_1_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
)
*385 (CptPort
uid 28159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28160,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-77375,-94250,-76625"
)
tg (CPTG
uid 28161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28162,0
va (VaSet
)
xt "-109100,-77500,-96000,-76500"
st "WR_DMA_1_READDATAVALID_I"
ju 2
blo "-96000,-76700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "WR_DMA_1_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
)
*386 (CptPort
uid 28163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28164,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-106375,-94250,-105625"
)
tg (CPTG
uid 28165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28166,0
va (VaSet
)
xt "-105400,-106500,-96000,-105500"
st "RXM_WAITREQUEST_I"
ju 2
blo "-96000,-105700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_WAITREQUEST_I"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
)
*387 (CptPort
uid 28167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28168,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-105375,-94250,-104625"
)
tg (CPTG
uid 28169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28170,0
va (VaSet
)
xt "-106800,-105500,-96000,-104500"
st "RXM_ADDRESS_O : (21:0)"
ju 2
blo "-96000,-104700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_ADDRESS_O"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*388 (CptPort
uid 28171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28172,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-100375,-94250,-99625"
)
tg (CPTG
uid 28173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28174,0
va (VaSet
)
xt "-107600,-100500,-96000,-99500"
st "RXM_BYTEENABLE_O : (3:0)"
ju 2
blo "-96000,-99700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_BYTEENABLE_O"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
)
*389 (CptPort
uid 28175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28176,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-102375,-94250,-101625"
)
tg (CPTG
uid 28177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28178,0
va (VaSet
)
xt "-102200,-102500,-96000,-101500"
st "RXM_READ_O"
ju 2
blo "-96000,-101700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_READ_O"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*390 (CptPort
uid 28179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28180,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-104375,-94250,-103625"
)
tg (CPTG
uid 28181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28182,0
va (VaSet
)
xt "-106900,-104500,-96000,-103500"
st "RXM_READDATA_I : (31:0)"
ju 2
blo "-96000,-103700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_READDATA_I"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*391 (CptPort
uid 28183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28184,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-103375,-94250,-102625"
)
tg (CPTG
uid 28185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28186,0
va (VaSet
)
xt "-106100,-103500,-96000,-102500"
st "RXM_READDATAVALID_I"
ju 2
blo "-96000,-102700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_READDATAVALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*392 (CptPort
uid 28187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28188,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-99375,-94250,-98625"
)
tg (CPTG
uid 28189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28190,0
va (VaSet
)
xt "-102600,-99500,-96000,-98500"
st "RXM_WRITE_O"
ju 2
blo "-96000,-98700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_WRITE_O"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*393 (CptPort
uid 28191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28192,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-101375,-94250,-100625"
)
tg (CPTG
uid 28193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28194,0
va (VaSet
)
xt "-107700,-101500,-96000,-100500"
st "RXM_WRITEDATA_O : (31:0)"
ju 2
blo "-96000,-100700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RXM_WRITEDATA_O"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*394 (CptPort
uid 28199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28200,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-97375,-94250,-96625"
)
tg (CPTG
uid 28201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28202,0
va (VaSet
)
xt "-106500,-97500,-96000,-96500"
st "RXM_RESPONSE_I : (1:0)"
ju 2
blo "-96000,-96700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_RESPONSE_I"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 36
suid 37,0
)
)
)
*395 (CptPort
uid 28203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28204,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-96375,-94250,-95625"
)
tg (CPTG
uid 28205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28206,0
va (VaSet
)
xt "-109900,-96500,-96000,-95500"
st "RXM_WRITE_RESPONSE_VALID_I"
ju 2
blo "-96000,-95700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RXM_WRITE_RESPONSE_VALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 38,0
)
)
)
*396 (CptPort
uid 28207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28208,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-97375,-127000,-96625"
)
tg (CPTG
uid 28209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28210,0
va (VaSet
)
xt "-126000,-97500,-122900,-96500"
st "RX_IN0"
blo "-126000,-96700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN0"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 39,0
)
)
)
*397 (CptPort
uid 28211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28212,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-95375,-127000,-94625"
)
tg (CPTG
uid 28213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28214,0
va (VaSet
)
xt "-126000,-95500,-122900,-94500"
st "RX_IN1"
blo "-126000,-94700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN1"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 40,0
)
)
)
*398 (CptPort
uid 28215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28216,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-93375,-127000,-92625"
)
tg (CPTG
uid 28217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28218,0
va (VaSet
)
xt "-126000,-93500,-122900,-92500"
st "RX_IN2"
blo "-126000,-92700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN2"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 41,0
)
)
)
*399 (CptPort
uid 28219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28220,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-91375,-127000,-90625"
)
tg (CPTG
uid 28221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28222,0
va (VaSet
)
xt "-126000,-91500,-122900,-90500"
st "RX_IN3"
blo "-126000,-90700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN3"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 42,0
)
)
)
*400 (CptPort
uid 28223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28224,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-89375,-127000,-88625"
)
tg (CPTG
uid 28225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28226,0
va (VaSet
)
xt "-126000,-89500,-122900,-88500"
st "RX_IN4"
blo "-126000,-88700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN4"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 43,0
)
)
)
*401 (CptPort
uid 28227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28228,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-86375,-127000,-85625"
)
tg (CPTG
uid 28229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28230,0
va (VaSet
)
xt "-126000,-86500,-122900,-85500"
st "RX_IN5"
blo "-126000,-85700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN5"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 44,0
)
)
)
*402 (CptPort
uid 28231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28232,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-85375,-127000,-84625"
)
tg (CPTG
uid 28233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28234,0
va (VaSet
)
xt "-126000,-85500,-122900,-84500"
st "RX_IN6"
blo "-126000,-84700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN6"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 45,0
)
)
)
*403 (CptPort
uid 28235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28236,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-83375,-127000,-82625"
)
tg (CPTG
uid 28237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28238,0
va (VaSet
)
xt "-126000,-83500,-122900,-82500"
st "RX_IN7"
blo "-126000,-82700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN7"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 46,0
)
)
)
*404 (CptPort
uid 28239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28240,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-81375,-127000,-80625"
)
tg (CPTG
uid 28241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28242,0
va (VaSet
)
xt "-126000,-81500,-122900,-80500"
st "RX_IN8"
blo "-126000,-80700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN8"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 47,0
)
)
)
*405 (CptPort
uid 28243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28244,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-79375,-127000,-78625"
)
tg (CPTG
uid 28245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28246,0
va (VaSet
)
xt "-126000,-79500,-122900,-78500"
st "RX_IN9"
blo "-126000,-78700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN9"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 48,0
)
)
)
*406 (CptPort
uid 28247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28248,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-77375,-127000,-76625"
)
tg (CPTG
uid 28249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28250,0
va (VaSet
)
xt "-126000,-77500,-122500,-76500"
st "RX_IN10"
blo "-126000,-76700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN10"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 49,0
)
)
)
*407 (CptPort
uid 28251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28252,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-75375,-127000,-74625"
)
tg (CPTG
uid 28253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28254,0
va (VaSet
)
xt "-126000,-75500,-122500,-74500"
st "RX_IN11"
blo "-126000,-74700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN11"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 50,0
)
)
)
*408 (CptPort
uid 28255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28256,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-73375,-127000,-72625"
)
tg (CPTG
uid 28257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28258,0
va (VaSet
)
xt "-126000,-73500,-122500,-72500"
st "RX_IN12"
blo "-126000,-72700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN12"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 51,0
)
)
)
*409 (CptPort
uid 28259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28260,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-71375,-127000,-70625"
)
tg (CPTG
uid 28261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28262,0
va (VaSet
)
xt "-126000,-71500,-122500,-70500"
st "RX_IN13"
blo "-126000,-70700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN13"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 52,0
)
)
)
*410 (CptPort
uid 28263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28264,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-69375,-127000,-68625"
)
tg (CPTG
uid 28265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28266,0
va (VaSet
)
xt "-126000,-69500,-122500,-68500"
st "RX_IN14"
blo "-126000,-68700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN14"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 53,0
)
)
)
*411 (CptPort
uid 28267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28268,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-67375,-127000,-66625"
)
tg (CPTG
uid 28269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28270,0
va (VaSet
)
xt "-126000,-67500,-122500,-66500"
st "RX_IN15"
blo "-126000,-66700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN15"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 54,0
)
)
)
*412 (CptPort
uid 28271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28272,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-96375,-127000,-95625"
)
tg (CPTG
uid 28273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28274,0
va (VaSet
)
xt "-126000,-96500,-121900,-95500"
st "RX_IN0_N"
blo "-126000,-95700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN0_N"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 55,0
)
)
)
*413 (CptPort
uid 28275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28276,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-94375,-127000,-93625"
)
tg (CPTG
uid 28277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28278,0
va (VaSet
)
xt "-126000,-94500,-121900,-93500"
st "RX_IN1_N"
blo "-126000,-93700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN1_N"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 56,0
)
)
)
*414 (CptPort
uid 28279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28280,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-92375,-127000,-91625"
)
tg (CPTG
uid 28281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28282,0
va (VaSet
)
xt "-126000,-92500,-121900,-91500"
st "RX_IN2_N"
blo "-126000,-91700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN2_N"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 57,0
)
)
)
*415 (CptPort
uid 28283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28284,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-90375,-127000,-89625"
)
tg (CPTG
uid 28285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28286,0
va (VaSet
)
xt "-126000,-90500,-121900,-89500"
st "RX_IN3_N"
blo "-126000,-89700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN3_N"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 58,0
)
)
)
*416 (CptPort
uid 28287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28288,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-88375,-127000,-87625"
)
tg (CPTG
uid 28289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28290,0
va (VaSet
)
xt "-126000,-88500,-121900,-87500"
st "RX_IN4_N"
blo "-126000,-87700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN4_N"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 59,0
)
)
)
*417 (CptPort
uid 28291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28292,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-87375,-127000,-86625"
)
tg (CPTG
uid 28293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28294,0
va (VaSet
)
xt "-126000,-87500,-121900,-86500"
st "RX_IN5_N"
blo "-126000,-86700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN5_N"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 60,0
)
)
)
*418 (CptPort
uid 28295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28296,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-84375,-127000,-83625"
)
tg (CPTG
uid 28297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28298,0
va (VaSet
)
xt "-126000,-84500,-121900,-83500"
st "RX_IN6_N"
blo "-126000,-83700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN6_N"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 61,0
)
)
)
*419 (CptPort
uid 28299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28300,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-82375,-127000,-81625"
)
tg (CPTG
uid 28301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28302,0
va (VaSet
)
xt "-126000,-82500,-121900,-81500"
st "RX_IN7_N"
blo "-126000,-81700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN7_N"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 62,0
)
)
)
*420 (CptPort
uid 28303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28304,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-80375,-127000,-79625"
)
tg (CPTG
uid 28305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28306,0
va (VaSet
)
xt "-126000,-80500,-121900,-79500"
st "RX_IN8_N"
blo "-126000,-79700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN8_N"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 63,0
)
)
)
*421 (CptPort
uid 28307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28308,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-78375,-127000,-77625"
)
tg (CPTG
uid 28309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28310,0
va (VaSet
)
xt "-126000,-78500,-121900,-77500"
st "RX_IN9_N"
blo "-126000,-77700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN9_N"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 64,0
)
)
)
*422 (CptPort
uid 28311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28312,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-76375,-127000,-75625"
)
tg (CPTG
uid 28313,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28314,0
va (VaSet
)
xt "-126000,-76500,-121500,-75500"
st "RX_IN10_N"
blo "-126000,-75700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN10_N"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 65,0
)
)
)
*423 (CptPort
uid 28315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28316,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-74375,-127000,-73625"
)
tg (CPTG
uid 28317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28318,0
va (VaSet
)
xt "-126000,-74500,-121500,-73500"
st "RX_IN11_N"
blo "-126000,-73700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN11_N"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 66,0
)
)
)
*424 (CptPort
uid 28319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28320,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-72375,-127000,-71625"
)
tg (CPTG
uid 28321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28322,0
va (VaSet
)
xt "-126000,-72500,-121500,-71500"
st "RX_IN12_N"
blo "-126000,-71700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN12_N"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 67,0
)
)
)
*425 (CptPort
uid 28323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28324,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-70375,-127000,-69625"
)
tg (CPTG
uid 28325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28326,0
va (VaSet
)
xt "-126000,-70500,-121500,-69500"
st "RX_IN13_N"
blo "-126000,-69700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN13_N"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 68,0
)
)
)
*426 (CptPort
uid 28327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28328,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-68375,-127000,-67625"
)
tg (CPTG
uid 28329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28330,0
va (VaSet
)
xt "-126000,-68500,-121500,-67500"
st "RX_IN14_N"
blo "-126000,-67700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN14_N"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 69,0
)
)
)
*427 (CptPort
uid 28331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28332,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-66375,-127000,-65625"
)
tg (CPTG
uid 28333,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28334,0
va (VaSet
)
xt "-126000,-66500,-121500,-65500"
st "RX_IN15_N"
blo "-126000,-65700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RX_IN15_N"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 70,0
)
)
)
*428 (CptPort
uid 28335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28336,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-64375,-127000,-63625"
)
tg (CPTG
uid 28337,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28338,0
va (VaSet
)
xt "-126000,-64500,-122100,-63500"
st "TX_OUT0"
blo "-126000,-63700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT0"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 71,0
)
)
)
*429 (CptPort
uid 28339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28340,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-62375,-127000,-61625"
)
tg (CPTG
uid 28341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28342,0
va (VaSet
)
xt "-126000,-62500,-122100,-61500"
st "TX_OUT1"
blo "-126000,-61700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT1"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 72,0
)
)
)
*430 (CptPort
uid 28343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28344,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-60375,-127000,-59625"
)
tg (CPTG
uid 28345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28346,0
va (VaSet
)
xt "-126000,-60500,-122100,-59500"
st "TX_OUT2"
blo "-126000,-59700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT2"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 73,0
)
)
)
*431 (CptPort
uid 28347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28348,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-58375,-127000,-57625"
)
tg (CPTG
uid 28349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28350,0
va (VaSet
)
xt "-126000,-58500,-122100,-57500"
st "TX_OUT3"
blo "-126000,-57700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT3"
t "std_logic"
preAdd 0
posAdd 0
o 73
suid 74,0
)
)
)
*432 (CptPort
uid 28351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28352,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-56375,-127000,-55625"
)
tg (CPTG
uid 28353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28354,0
va (VaSet
)
xt "-126000,-56500,-122100,-55500"
st "TX_OUT4"
blo "-126000,-55700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT4"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 75,0
)
)
)
*433 (CptPort
uid 28355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28356,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-54375,-127000,-53625"
)
tg (CPTG
uid 28357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28358,0
va (VaSet
)
xt "-126000,-54500,-122100,-53500"
st "TX_OUT5"
blo "-126000,-53700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT5"
t "std_logic"
preAdd 0
posAdd 0
o 75
suid 76,0
)
)
)
*434 (CptPort
uid 28359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28360,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-52375,-127000,-51625"
)
tg (CPTG
uid 28361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28362,0
va (VaSet
)
xt "-126000,-52500,-122100,-51500"
st "TX_OUT6"
blo "-126000,-51700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT6"
t "std_logic"
preAdd 0
posAdd 0
o 76
suid 77,0
)
)
)
*435 (CptPort
uid 28363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28364,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-50375,-127000,-49625"
)
tg (CPTG
uid 28365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28366,0
va (VaSet
)
xt "-126000,-50500,-122100,-49500"
st "TX_OUT7"
blo "-126000,-49700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT7"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 78,0
)
)
)
*436 (CptPort
uid 28367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28368,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-48375,-127000,-47625"
)
tg (CPTG
uid 28369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28370,0
va (VaSet
)
xt "-126000,-48500,-122100,-47500"
st "TX_OUT8"
blo "-126000,-47700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT8"
t "std_logic"
preAdd 0
posAdd 0
o 78
suid 79,0
)
)
)
*437 (CptPort
uid 28371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28372,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-46375,-127000,-45625"
)
tg (CPTG
uid 28373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28374,0
va (VaSet
)
xt "-126000,-46500,-122100,-45500"
st "TX_OUT9"
blo "-126000,-45700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT9"
t "std_logic"
preAdd 0
posAdd 0
o 79
suid 80,0
)
)
)
*438 (CptPort
uid 28375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28376,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-44375,-127000,-43625"
)
tg (CPTG
uid 28377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28378,0
va (VaSet
)
xt "-126000,-44500,-121700,-43500"
st "TX_OUT10"
blo "-126000,-43700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT10"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 81,0
)
)
)
*439 (CptPort
uid 28379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28380,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-42375,-127000,-41625"
)
tg (CPTG
uid 28381,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28382,0
va (VaSet
)
xt "-126000,-42500,-121700,-41500"
st "TX_OUT11"
blo "-126000,-41700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT11"
t "std_logic"
preAdd 0
posAdd 0
o 81
suid 82,0
)
)
)
*440 (CptPort
uid 28383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28384,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-40375,-127000,-39625"
)
tg (CPTG
uid 28385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28386,0
va (VaSet
)
xt "-126000,-40500,-121700,-39500"
st "TX_OUT12"
blo "-126000,-39700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT12"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 83,0
)
)
)
*441 (CptPort
uid 28387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28388,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-38375,-127000,-37625"
)
tg (CPTG
uid 28389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28390,0
va (VaSet
)
xt "-126000,-38500,-121700,-37500"
st "TX_OUT13"
blo "-126000,-37700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT13"
t "std_logic"
preAdd 0
posAdd 0
o 83
suid 84,0
)
)
)
*442 (CptPort
uid 28391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28392,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-36375,-127000,-35625"
)
tg (CPTG
uid 28393,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28394,0
va (VaSet
)
xt "-126000,-36500,-121700,-35500"
st "TX_OUT14"
blo "-126000,-35700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT14"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 85,0
)
)
)
*443 (CptPort
uid 28395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28396,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-34375,-127000,-33625"
)
tg (CPTG
uid 28397,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28398,0
va (VaSet
)
xt "-126000,-34500,-121700,-33500"
st "TX_OUT15"
blo "-126000,-33700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT15"
t "std_logic"
preAdd 0
posAdd 0
o 85
suid 86,0
)
)
)
*444 (CptPort
uid 28399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28400,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-63375,-127000,-62625"
)
tg (CPTG
uid 28401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28402,0
va (VaSet
)
xt "-126000,-63500,-121100,-62500"
st "TX_OUT0_N"
blo "-126000,-62700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT0_N"
t "std_logic"
preAdd 0
posAdd 0
o 86
suid 87,0
)
)
)
*445 (CptPort
uid 28403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28404,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-61375,-127000,-60625"
)
tg (CPTG
uid 28405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28406,0
va (VaSet
)
xt "-126000,-61500,-121100,-60500"
st "TX_OUT1_N"
blo "-126000,-60700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT1_N"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 88,0
)
)
)
*446 (CptPort
uid 28407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28408,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-59375,-127000,-58625"
)
tg (CPTG
uid 28409,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28410,0
va (VaSet
)
xt "-126000,-59500,-121100,-58500"
st "TX_OUT2_N"
blo "-126000,-58700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT2_N"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 89,0
)
)
)
*447 (CptPort
uid 28411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28412,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-57375,-127000,-56625"
)
tg (CPTG
uid 28413,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28414,0
va (VaSet
)
xt "-126000,-57500,-121100,-56500"
st "TX_OUT3_N"
blo "-126000,-56700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT3_N"
t "std_logic"
preAdd 0
posAdd 0
o 89
suid 90,0
)
)
)
*448 (CptPort
uid 28415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28416,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-55375,-127000,-54625"
)
tg (CPTG
uid 28417,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28418,0
va (VaSet
)
xt "-126000,-55500,-121100,-54500"
st "TX_OUT4_N"
blo "-126000,-54700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT4_N"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 91,0
)
)
)
*449 (CptPort
uid 28419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28420,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-53375,-127000,-52625"
)
tg (CPTG
uid 28421,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28422,0
va (VaSet
)
xt "-126000,-53500,-121100,-52500"
st "TX_OUT5_N"
blo "-126000,-52700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT5_N"
t "std_logic"
preAdd 0
posAdd 0
o 91
suid 92,0
)
)
)
*450 (CptPort
uid 28423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28424,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-51375,-127000,-50625"
)
tg (CPTG
uid 28425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28426,0
va (VaSet
)
xt "-126000,-51500,-121100,-50500"
st "TX_OUT6_N"
blo "-126000,-50700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT6_N"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 93,0
)
)
)
*451 (CptPort
uid 28427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28428,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-49375,-127000,-48625"
)
tg (CPTG
uid 28429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28430,0
va (VaSet
)
xt "-126000,-49500,-121100,-48500"
st "TX_OUT7_N"
blo "-126000,-48700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT7_N"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 94,0
)
)
)
*452 (CptPort
uid 28431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28432,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-47375,-127000,-46625"
)
tg (CPTG
uid 28433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28434,0
va (VaSet
)
xt "-126000,-47500,-121100,-46500"
st "TX_OUT8_N"
blo "-126000,-46700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT8_N"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 95,0
)
)
)
*453 (CptPort
uid 28435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28436,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-45375,-127000,-44625"
)
tg (CPTG
uid 28437,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28438,0
va (VaSet
)
xt "-126000,-45500,-121100,-44500"
st "TX_OUT9_N"
blo "-126000,-44700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT9_N"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 96,0
)
)
)
*454 (CptPort
uid 28439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28440,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-43375,-127000,-42625"
)
tg (CPTG
uid 28441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28442,0
va (VaSet
)
xt "-126000,-43500,-120300,-42500"
st "TX_OUT10_N"
blo "-126000,-42700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT10_N"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 97,0
)
)
)
*455 (CptPort
uid 28443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28444,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-41375,-127000,-40625"
)
tg (CPTG
uid 28445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28446,0
va (VaSet
)
xt "-126000,-41500,-120300,-40500"
st "TX_OUT11_N"
blo "-126000,-40700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT11_N"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 98,0
)
)
)
*456 (CptPort
uid 28447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28448,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-39375,-127000,-38625"
)
tg (CPTG
uid 28449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28450,0
va (VaSet
)
xt "-126000,-39500,-120300,-38500"
st "TX_OUT12_N"
blo "-126000,-38700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT12_N"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 99,0
)
)
)
*457 (CptPort
uid 28451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28452,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-37375,-127000,-36625"
)
tg (CPTG
uid 28453,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28454,0
va (VaSet
)
xt "-126000,-37500,-120300,-36500"
st "TX_OUT13_N"
blo "-126000,-36700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT13_N"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 100,0
)
)
)
*458 (CptPort
uid 28455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28456,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-35375,-127000,-34625"
)
tg (CPTG
uid 28457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28458,0
va (VaSet
)
xt "-126000,-35500,-120300,-34500"
st "TX_OUT14_N"
blo "-126000,-34700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT14_N"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 101,0
)
)
)
*459 (CptPort
uid 28459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28460,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-33375,-127000,-32625"
)
tg (CPTG
uid 28461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28462,0
va (VaSet
)
xt "-126000,-33500,-120300,-32500"
st "TX_OUT15_N"
blo "-126000,-32700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT15_N"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 102,0
)
)
)
*460 (CptPort
uid 28463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28464,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-30375,-94250,-29625"
)
tg (CPTG
uid 28465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28466,0
va (VaSet
)
xt "-104500,-30500,-96000,-29500"
st "USER_MSIX_VALID_I"
ju 2
blo "-96000,-29700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "USER_MSIX_VALID_I"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 103,0
)
)
)
*461 (CptPort
uid 28467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28468,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-31375,-94250,-30625"
)
tg (CPTG
uid 28469,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28470,0
va (VaSet
)
xt "-105400,-31500,-96000,-30500"
st "USER_MSIX_READY_O"
ju 2
blo "-96000,-30700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "USER_MSIX_READY_O"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 104,0
)
)
)
*462 (CptPort
uid 28471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28472,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-29375,-94250,-28625"
)
tg (CPTG
uid 28473,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28474,0
va (VaSet
)
xt "-107400,-29500,-96000,-28500"
st "USER_MSIX_DATA_I : (15:0)"
ju 2
blo "-96000,-28700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "USER_MSIX_DATA_I"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 104
suid 105,0
)
)
)
*463 (CptPort
uid 28475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28476,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-11375,-127000,-10625"
)
tg (CPTG
uid 28477,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28478,0
va (VaSet
)
xt "-126000,-11500,-120300,-10500"
st "PIN_PERST_I"
blo "-126000,-10700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "PIN_PERST_I"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 106,0
)
)
)
*464 (CptPort
uid 28487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28488,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-9375,-127000,-8625"
)
tg (CPTG
uid 28489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28490,0
va (VaSet
)
xt "-126000,-9500,-120300,-8500"
st "CLK_REF_I_0"
blo "-126000,-8700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "CLK_REF_I_0"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 109,0
)
)
)
*465 (CptPort
uid 28491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28492,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-127750,-8375,-127000,-7625"
)
tg (CPTG
uid 28493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28494,0
va (VaSet
)
xt "-126000,-8500,-120300,-7500"
st "CLK_REF_I_1"
blo "-126000,-7700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "CLK_REF_I_1"
t "std_logic"
preAdd 0
posAdd 0
o 107
suid 110,0
)
)
)
*466 (CptPort
uid 28495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28496,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-12375,-94250,-11625"
)
tg (CPTG
uid 28497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28498,0
va (VaSet
)
xt "-102600,-12500,-96000,-11500"
st "RST_PCIE_N_O"
ju 2
blo "-96000,-11700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "RST_PCIE_N_O"
t "std_logic"
preAdd 0
posAdd 0
o 108
suid 111,0
)
)
)
*467 (CptPort
uid 28499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28500,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-9375,-94250,-8625"
)
tg (CPTG
uid 28501,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28502,0
va (VaSet
)
xt "-102200,-9500,-96000,-8500"
st "NINIT_DONE_I"
ju 2
blo "-96000,-8700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "NINIT_DONE_I"
t "std_logic"
preAdd 0
posAdd 0
o 109
suid 112,0
)
)
)
*468 (CptPort
uid 28503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28504,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-64375,-94250,-63625"
)
tg (CPTG
uid 28505,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28506,0
va (VaSet
)
xt "-108400,-64500,-96000,-63500"
st "WR_DMA_2_WAITREQUEST_I"
ju 2
blo "-96000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_WAITREQUEST_I"
t "std_logic"
o 110
suid 139,0
)
)
)
*469 (CptPort
uid 28507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28508,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-63375,-94250,-62625"
)
tg (CPTG
uid 28509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28510,0
va (VaSet
)
xt "-109900,-63500,-96000,-62500"
st "WR_DMA_2_READDATA_I : (511:0)"
ju 2
blo "-96000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_READDATA_I"
t "std_logic_vector"
b "(511DOWNTO 0)"
o 111
suid 141,0
)
)
)
*470 (CptPort
uid 28511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28512,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-62375,-94250,-61625"
)
tg (CPTG
uid 28513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28514,0
va (VaSet
)
xt "-109100,-62500,-96000,-61500"
st "WR_DMA_2_READDATAVALID_I"
ju 2
blo "-96000,-61700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_READDATAVALID_I"
t "std_logic"
o 112
suid 142,0
)
)
)
*471 (CptPort
uid 28515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28516,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-58375,-94250,-57625"
)
tg (CPTG
uid 28517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28518,0
va (VaSet
)
xt "-109100,-58500,-96000,-57500"
st "WR_DMA_2_RESPONSE_I : (1:0)"
ju 2
blo "-96000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_RESPONSE_I"
t "std_logIc_vector"
b "(1 DOWNTO 0)"
o 113
suid 143,0
)
)
)
*472 (CptPort
uid 28519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28520,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-56375,-94250,-55625"
)
tg (CPTG
uid 28521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28522,0
va (VaSet
)
xt "-108200,-56500,-96000,-55500"
st "RD_DMA_2_WAITREQUEST_I"
ju 2
blo "-96000,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_2_WAITREQUEST_I"
t "std_logic"
o 114
suid 145,0
)
)
)
*473 (CptPort
uid 28523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28524,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-47375,-94250,-46625"
)
tg (CPTG
uid 28525,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28526,0
va (VaSet
)
xt "-109100,-47500,-96000,-46500"
st "WR_DMA_3_READDATAVALID_I"
ju 2
blo "-96000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_3_READDATAVALID_I"
t "std_logic"
o 115
suid 147,0
)
)
)
*474 (CptPort
uid 28527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28528,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-38375,-94250,-37625"
)
tg (CPTG
uid 28529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28530,0
va (VaSet
)
xt "-110600,-38500,-96000,-37500"
st "RD_DMA_3_BURSTCOUNT_O : (3:0)"
ju 2
blo "-96000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 116
suid 149,0
)
)
)
*475 (CptPort
uid 28531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28532,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-37375,-94250,-36625"
)
tg (CPTG
uid 28533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28534,0
va (VaSet
)
xt "-110400,-37500,-96000,-36500"
st "RD_DMA_3_BYTEENABLE_O : (63:0)"
ju 2
blo "-96000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_BYTEENABLE_O"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 117
suid 150,0
)
)
)
*476 (CptPort
uid 28535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28536,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-49375,-94250,-48625"
)
tg (CPTG
uid 28537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28538,0
va (VaSet
)
xt "-108400,-49500,-96000,-48500"
st "WR_DMA_3_WAITREQUEST_I"
ju 2
blo "-96000,-48700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_3_WAITREQUEST_I"
t "std_logic"
o 118
suid 152,0
)
)
)
*477 (CptPort
uid 28539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28540,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-48375,-94250,-47625"
)
tg (CPTG
uid 28541,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28542,0
va (VaSet
)
xt "-109900,-48500,-96000,-47500"
st "WR_DMA_3_READDATA_I : (511:0)"
ju 2
blo "-96000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_3_READDATA_I"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 119
suid 153,0
)
)
)
*478 (CptPort
uid 28543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28544,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-46375,-94250,-45625"
)
tg (CPTG
uid 28545,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28546,0
va (VaSet
)
xt "-109400,-46500,-96000,-45500"
st "WR_DMA_3_ADDRESS_O : (25:0)"
ju 2
blo "-96000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 120
suid 154,0
)
)
)
*479 (CptPort
uid 28547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28548,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-41375,-94250,-40625"
)
tg (CPTG
uid 28549,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28550,0
va (VaSet
)
xt "-108200,-41500,-96000,-40500"
st "RD_DMA_3_WAITREQUEST_I"
ju 2
blo "-96000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_3_WAITREQUEST_I"
t "std_logic"
o 121
suid 156,0
)
)
)
*480 (CptPort
uid 28551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28552,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-60375,-94250,-59625"
)
tg (CPTG
uid 28553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28554,0
va (VaSet
)
xt "-110800,-60500,-96000,-59500"
st "WR_DMA_2_BURSTCOUNT_O : (3:0)"
ju 2
blo "-96000,-59700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 122
suid 159,0
)
)
)
*481 (CptPort
uid 28555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28556,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-55375,-94250,-54625"
)
tg (CPTG
uid 28557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28558,0
va (VaSet
)
xt "-110500,-55500,-96000,-54500"
st "RD_DMA_2_WRITEDATA_O : (511:0)"
ju 2
blo "-96000,-54700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_WRITEDATA_O"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 123
suid 160,0
)
)
)
*482 (CptPort
uid 28559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28560,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-53375,-94250,-52625"
)
tg (CPTG
uid 28561,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28562,0
va (VaSet
)
xt "-110600,-53500,-96000,-52500"
st "RD_DMA_2_BURSTCOUNT_O : (3:0)"
ju 2
blo "-96000,-52700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 124
suid 161,0
)
)
)
*483 (CptPort
uid 28563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28564,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-51375,-94250,-50625"
)
tg (CPTG
uid 28565,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28566,0
va (VaSet
)
xt "-105000,-51500,-96000,-50500"
st "RD_DMA_2_WRITE_O"
ju 2
blo "-96000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_WRITE_O"
t "std_logic"
o 125
suid 162,0
)
)
)
*484 (CptPort
uid 28567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28568,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-45375,-94250,-44625"
)
tg (CPTG
uid 28569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28570,0
va (VaSet
)
xt "-110800,-45500,-96000,-44500"
st "WR_DMA_3_BURSTCOUNT_O : (3:0)"
ju 2
blo "-96000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_BURSTCOUNT_O"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 126
suid 163,0
)
)
)
*485 (CptPort
uid 28571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28572,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-43375,-94250,-42625"
)
tg (CPTG
uid 28573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28574,0
va (VaSet
)
xt "-109100,-43500,-96000,-42500"
st "WR_DMA_3_RESPONSE_I : (1:0)"
ju 2
blo "-96000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_3_RESPONSE_I"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 127
suid 164,0
)
)
)
*486 (CptPort
uid 28575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28576,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-39375,-94250,-38625"
)
tg (CPTG
uid 28577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28578,0
va (VaSet
)
xt "-109200,-39500,-96000,-38500"
st "RD_DMA_3_ADDRESS_O : (25:0)"
ju 2
blo "-96000,-38700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 128
suid 165,0
)
)
)
*487 (CptPort
uid 28579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28580,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-36375,-94250,-35625"
)
tg (CPTG
uid 28581,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28582,0
va (VaSet
)
xt "-105000,-36500,-96000,-35500"
st "RD_DMA_3_WRITE_O"
ju 2
blo "-96000,-35700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_WRITE_O"
t "std_logic"
o 129
suid 166,0
)
)
)
*488 (CptPort
uid 28583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28584,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-40375,-94250,-39625"
)
tg (CPTG
uid 28585,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28586,0
va (VaSet
)
xt "-110500,-40500,-96000,-39500"
st "RD_DMA_3_WRITEDATA_O : (511:0)"
ju 2
blo "-96000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_3_WRITEDATA_O"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 130
suid 167,0
)
)
)
*489 (CptPort
uid 28587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28588,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-44375,-94250,-43625"
)
tg (CPTG
uid 28589,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28590,0
va (VaSet
)
xt "-104800,-44500,-96000,-43500"
st "WR_DMA_3_READ_O"
ju 2
blo "-96000,-43700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_3_READ_O"
t "std_logic"
o 131
suid 168,0
)
)
)
*490 (CptPort
uid 28591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28592,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-52375,-94250,-51625"
)
tg (CPTG
uid 28593,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28594,0
va (VaSet
)
xt "-110400,-52500,-96000,-51500"
st "RD_DMA_2_BYTEENABLE_O : (63:0)"
ju 2
blo "-96000,-51700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_BYTEENABLE_O"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 132
suid 169,0
)
)
)
*491 (CptPort
uid 28595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28596,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-54375,-94250,-53625"
)
tg (CPTG
uid 28597,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28598,0
va (VaSet
)
xt "-109200,-54500,-96000,-53500"
st "RD_DMA_2_ADDRESS_O : (25:0)"
ju 2
blo "-96000,-53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_ADDRESS_O"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 133
suid 170,0
)
)
)
*492 (CptPort
uid 28599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28600,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-59375,-94250,-58625"
)
tg (CPTG
uid 28601,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28602,0
va (VaSet
)
xt "-104800,-59500,-96000,-58500"
st "WR_DMA_2_READ_O"
ju 2
blo "-96000,-58700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_READ_O"
t "std_logic"
o 134
suid 171,0
)
)
)
*493 (CptPort
uid 28603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28604,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-95000,-61375,-94250,-60625"
)
tg (CPTG
uid 28605,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28606,0
va (VaSet
)
xt "-109400,-61500,-96000,-60500"
st "WR_DMA_2_ADDRESS_O : (25:0)"
ju 2
blo "-96000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_ADDRESS_O"
t "std_logic_vector"
b "(25DOWNTO 0)"
o 135
suid 172,0
)
)
)
]
shape (Rectangle
uid 28608,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-127000,-107000,-95000,-6000"
)
oxt "30000,4000,62000,105000"
ttg (MlTextGroup
uid 28609,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*494 (Text
uid 28610,0
va (VaSet
font "Arial,8,1"
)
xt "-114300,-21000,-108900,-20000"
st "fdas_top_lib"
blo "-114300,-20200"
tm "BdLibraryNameMgr"
)
*495 (Text
uid 28611,0
va (VaSet
font "Arial,8,1"
)
xt "-114300,-20000,-110400,-19000"
st "fdas_pcie"
blo "-114300,-19200"
tm "CptNameMgr"
)
*496 (Text
uid 28612,0
va (VaSet
font "Arial,8,1"
)
xt "-114300,-19000,-111800,-18000"
st "pcie_i"
blo "-114300,-18200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28613,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28614,0
text (MLText
uid 28615,0
va (VaSet
font "Courier New,8,0"
)
xt "-126700,-110000,-126700,-110000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 28616,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-126750,-7750,-125250,-6250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*497 (SaComponent
uid 29457,0
optionalChildren [
*498 (CptPort
uid 29193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29194,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-39375,24000,-38625"
)
tg (CPTG
uid 29195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29196,0
va (VaSet
)
xt "25000,-39500,34800,-38500"
st "LOCAL_RESET_REQ_2_I"
blo "25000,-38700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "LOCAL_RESET_REQ_2_I"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
i "'0'"
)
)
)
*499 (CptPort
uid 29197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29198,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-36375,24000,-35625"
)
tg (CPTG
uid 29199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29200,0
va (VaSet
)
xt "25000,-36500,36200,-35500"
st "LOCAL_RESET_DONE_2_O"
blo "25000,-35700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOCAL_RESET_DONE_2_O"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*500 (CptPort
uid 29201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29202,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-49375,63750,-48625"
)
tg (CPTG
uid 29203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29204,0
va (VaSet
)
xt "54600,-49500,62000,-48500"
st "PLL_REF_CLK_2_I"
ju 2
blo "62000,-48700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "PLL_REF_CLK_2_I"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
i "'0'"
)
)
)
*501 (CptPort
uid 29205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29206,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-50375,63750,-49625"
)
tg (CPTG
uid 29207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29208,0
va (VaSet
)
xt "55600,-50500,62000,-49500"
st "OCT_RZQIN2_I"
ju 2
blo "62000,-49700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "OCT_RZQIN2_I"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
i "'0'"
)
)
)
*502 (CptPort
uid 29209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29210,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-65375,63750,-64625"
)
tg (CPTG
uid 29211,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29212,0
va (VaSet
)
xt "54200,-65500,62000,-64500"
st "MEM2_CK_O : (0:0)"
ju 2
blo "62000,-64700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_CK_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*503 (CptPort
uid 29213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29214,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-64375,63750,-63625"
)
tg (CPTG
uid 29215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29216,0
va (VaSet
)
xt "53200,-64500,62000,-63500"
st "MEM2_CK_N_O : (0:0)"
ju 2
blo "62000,-63700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_CK_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*504 (CptPort
uid 29217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29218,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-63375,63750,-62625"
)
tg (CPTG
uid 29219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29220,0
va (VaSet
)
xt "54400,-63500,62000,-62500"
st "MEM2_A_O : (16:0)"
ju 2
blo "62000,-62700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_A_O"
t "std_logic_vector"
b "(16 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*505 (CptPort
uid 29221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29222,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-62375,63750,-61625"
)
tg (CPTG
uid 29223,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29224,0
va (VaSet
)
xt "52300,-62500,62000,-61500"
st "MEM2_ACT_N_O : (0:0)"
ju 2
blo "62000,-61700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_ACT_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*506 (CptPort
uid 29225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29226,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-61375,63750,-60625"
)
tg (CPTG
uid 29227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29228,0
va (VaSet
)
xt "54300,-61500,62000,-60500"
st "MEM2_BA_O : (1:0)"
ju 2
blo "62000,-60700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_BA_O"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*507 (CptPort
uid 29229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29230,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-60375,63750,-59625"
)
tg (CPTG
uid 29231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29232,0
va (VaSet
)
xt "54200,-60500,62000,-59500"
st "MEM2_BG_O : (1:0)"
ju 2
blo "62000,-59700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_BG_O"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*508 (CptPort
uid 29233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29234,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-59375,63750,-58625"
)
tg (CPTG
uid 29235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29236,0
va (VaSet
)
xt "53700,-59500,62000,-58500"
st "MEM2_CKE_O : (0:0)"
ju 2
blo "62000,-58700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_CKE_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*509 (CptPort
uid 29237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29238,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-58375,63750,-57625"
)
tg (CPTG
uid 29239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29240,0
va (VaSet
)
xt "53200,-58500,62000,-57500"
st "MEM2_CS_N_O : (0:0)"
ju 2
blo "62000,-57700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_CS_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*510 (CptPort
uid 29241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29242,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-57375,63750,-56625"
)
tg (CPTG
uid 29243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29244,0
va (VaSet
)
xt "53600,-57500,62000,-56500"
st "MEM2_ODT_O : (0:0)"
ju 2
blo "62000,-56700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_ODT_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*511 (CptPort
uid 29245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29246,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-56375,63750,-55625"
)
tg (CPTG
uid 29247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29248,0
va (VaSet
)
xt "51300,-56500,62000,-55500"
st "MEM2_RESET_N_O : (0:0)"
ju 2
blo "62000,-55700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_RESET_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*512 (CptPort
uid 29249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29250,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-55375,63750,-54625"
)
tg (CPTG
uid 29251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29252,0
va (VaSet
)
xt "53700,-55500,62000,-54500"
st "MEM2_PAR_O : (0:0)"
ju 2
blo "62000,-54700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_PAR_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*513 (CptPort
uid 29253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29254,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-66375,63750,-65625"
)
tg (CPTG
uid 29255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29256,0
va (VaSet
)
xt "51800,-66500,62000,-65500"
st "MEM2_ALERT_N_I : (0:0)"
ju 2
blo "62000,-65700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MEM2_ALERT_N_I"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
i "(others => '0')"
)
)
)
*514 (CptPort
uid 29257,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29258,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-54375,63750,-53625"
)
tg (CPTG
uid 29259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29260,0
va (VaSet
)
xt "53400,-54500,62000,-53500"
st "MEM2_DQS_IO : (8:0)"
ju 2
blo "62000,-53700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "MEM2_DQS_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
i "(others => '0')"
)
)
)
*515 (CptPort
uid 29261,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29262,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-53375,63750,-52625"
)
tg (CPTG
uid 29263,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29264,0
va (VaSet
)
xt "52000,-53500,62000,-52500"
st "MEM2_DQS_N_IO : (8:0)"
ju 2
blo "62000,-52700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "MEM2_DQS_N_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 18
suid 18,0
i "(others => '0')"
)
)
)
*516 (CptPort
uid 29265,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29266,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-52375,63750,-51625"
)
tg (CPTG
uid 29267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29268,0
va (VaSet
)
xt "53500,-52500,62000,-51500"
st "MEM2_DQ_IO : (71:0)"
ju 2
blo "62000,-51700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "MEM2_DQ_IO"
t "std_logic_vector"
b "(71 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
i "(others => '0')"
)
)
)
*517 (CptPort
uid 29269,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29270,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-51375,63750,-50625"
)
tg (CPTG
uid 29271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29272,0
va (VaSet
)
xt "52400,-51500,62000,-50500"
st "MEM2_DBI_N_IO : (8:0)"
ju 2
blo "62000,-50700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "MEM2_DBI_N_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 20
suid 20,0
i "(others => '0')"
)
)
)
*518 (CptPort
uid 29273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29274,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-30375,24000,-29625"
)
tg (CPTG
uid 29275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29276,0
va (VaSet
)
xt "25000,-30500,36600,-29500"
st "LOCAL_CAL_SUCCESS_2_O"
blo "25000,-29700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOCAL_CAL_SUCCESS_2_O"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*519 (CptPort
uid 29277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29278,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-33375,24000,-32625"
)
tg (CPTG
uid 29279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29280,0
va (VaSet
)
xt "25000,-33500,34000,-32500"
st "LOCAL_CAL_FAIL_2_O"
blo "25000,-32700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOCAL_CAL_FAIL_2_O"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*520 (CptPort
uid 29281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29282,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-55375,24000,-54625"
)
tg (CPTG
uid 29283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29284,0
va (VaSet
)
xt "25000,-55500,36500,-54500"
st "EMIF_USER_RESET_N_2_O"
blo "25000,-54700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "EMIF_USER_RESET_N_2_O"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*521 (CptPort
uid 29285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29286,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-56375,24000,-55625"
)
tg (CPTG
uid 29287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29288,0
va (VaSet
)
xt "25000,-56500,33500,-55500"
st "EMIF_USR_CLK_2_O"
blo "25000,-55700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "EMIF_USR_CLK_2_O"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*522 (CptPort
uid 29289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29290,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-66375,24000,-65625"
)
tg (CPTG
uid 29291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29292,0
va (VaSet
)
xt "25000,-66500,32600,-65500"
st "AMM_READY_2_O"
blo "25000,-65700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READY_2_O"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*523 (CptPort
uid 29293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29294,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-65375,24000,-64625"
)
tg (CPTG
uid 29295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29296,0
va (VaSet
)
xt "25000,-65500,31700,-64500"
st "AMM_READ_2_I"
blo "25000,-64700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_READ_2_I"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 26,0
i "'0'"
)
)
)
*524 (CptPort
uid 29297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29298,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-61375,24000,-60625"
)
tg (CPTG
uid 29299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29300,0
va (VaSet
)
xt "25000,-61500,32100,-60500"
st "AMM_WRITE_2_I"
blo "25000,-60700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_WRITE_2_I"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 27,0
i "'0'"
)
)
)
*525 (CptPort
uid 29301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29302,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-62375,24000,-61625"
)
tg (CPTG
uid 29303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29304,0
va (VaSet
)
xt "25000,-62500,36300,-61500"
st "AMM_ADDRESS_2_I : (25:0)"
blo "25000,-61700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_ADDRESS_2_I"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 28
suid 28,0
i "(others => '0')"
)
)
)
*526 (CptPort
uid 29305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29306,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-64375,24000,-63625"
)
tg (CPTG
uid 29307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29308,0
va (VaSet
)
xt "25000,-64500,37600,-63500"
st "AMM_READDATA_2_O : (511:0)"
blo "25000,-63700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READDATA_2_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*527 (CptPort
uid 29309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29310,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-60375,24000,-59625"
)
tg (CPTG
uid 29311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29312,0
va (VaSet
)
xt "25000,-60500,37600,-59500"
st "AMM_WRITEDATA_2_I : (511:0)"
blo "25000,-59700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_WRITEDATA_2_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 30
suid 30,0
i "(others => '0')"
)
)
)
*528 (CptPort
uid 29313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29314,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-58375,24000,-57625"
)
tg (CPTG
uid 29315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29316,0
va (VaSet
)
xt "25000,-58500,37700,-57500"
st "AMM_BURSTCOUNT_2_I : (6:0)"
blo "25000,-57700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_BURSTCOUNT_2_I"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 31
suid 31,0
i "(others => '0')"
)
)
)
*529 (CptPort
uid 29317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29318,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-59375,24000,-58625"
)
tg (CPTG
uid 29319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29320,0
va (VaSet
)
xt "25000,-59500,37500,-58500"
st "AMM_BYTEENABLE_2_I : (63:0)"
blo "25000,-58700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_BYTEENABLE_2_I"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 32
suid 32,0
i "(others => '0')"
)
)
)
*530 (CptPort
uid 29321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29322,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-63375,24000,-62625"
)
tg (CPTG
uid 29323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29324,0
va (VaSet
)
xt "25000,-63500,36800,-62500"
st "AMM_READDATAVALID_2_O"
blo "25000,-62700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READDATAVALID_2_O"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*531 (CptPort
uid 29325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29326,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-38375,24000,-37625"
)
tg (CPTG
uid 29327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29328,0
va (VaSet
)
xt "25000,-38500,34800,-37500"
st "LOCAL_RESET_REQ_3_I"
blo "25000,-37700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "LOCAL_RESET_REQ_3_I"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 34,0
i "'0'"
)
)
)
*532 (CptPort
uid 29329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29330,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-35375,24000,-34625"
)
tg (CPTG
uid 29331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29332,0
va (VaSet
)
xt "25000,-35500,36200,-34500"
st "LOCAL_RESET_DONE_3_O"
blo "25000,-34700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOCAL_RESET_DONE_3_O"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*533 (CptPort
uid 29333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29334,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-26375,63750,-25625"
)
tg (CPTG
uid 29335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29336,0
va (VaSet
)
xt "54600,-26500,62000,-25500"
st "PLL_REF_CLK_3_I"
ju 2
blo "62000,-25700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "PLL_REF_CLK_3_I"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 36,0
i "'0'"
)
)
)
*534 (CptPort
uid 29337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29338,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-27375,63750,-26625"
)
tg (CPTG
uid 29339,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29340,0
va (VaSet
)
xt "55600,-27500,62000,-26500"
st "OCT_RZQIN3_I"
ju 2
blo "62000,-26700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "OCT_RZQIN3_I"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 37,0
i "'0'"
)
)
)
*535 (CptPort
uid 29341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29342,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-42375,63750,-41625"
)
tg (CPTG
uid 29343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29344,0
va (VaSet
)
xt "54200,-42500,62000,-41500"
st "MEM3_CK_O : (0:0)"
ju 2
blo "62000,-41700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_CK_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
)
*536 (CptPort
uid 29345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29346,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-41375,63750,-40625"
)
tg (CPTG
uid 29347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29348,0
va (VaSet
)
xt "53200,-41500,62000,-40500"
st "MEM3_CK_N_O : (0:0)"
ju 2
blo "62000,-40700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_CK_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
)
*537 (CptPort
uid 29349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29350,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-40375,63750,-39625"
)
tg (CPTG
uid 29351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29352,0
va (VaSet
)
xt "54400,-40500,62000,-39500"
st "MEM3_A_O : (16:0)"
ju 2
blo "62000,-39700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_A_O"
t "std_logic_vector"
b "(16 downto 0)"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
)
*538 (CptPort
uid 29353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29354,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-39375,63750,-38625"
)
tg (CPTG
uid 29355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29356,0
va (VaSet
)
xt "52300,-39500,62000,-38500"
st "MEM3_ACT_N_O : (0:0)"
ju 2
blo "62000,-38700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_ACT_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
)
*539 (CptPort
uid 29357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29358,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-38375,63750,-37625"
)
tg (CPTG
uid 29359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29360,0
va (VaSet
)
xt "54300,-38500,62000,-37500"
st "MEM3_BA_O : (1:0)"
ju 2
blo "62000,-37700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_BA_O"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
)
*540 (CptPort
uid 29361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29362,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-37375,63750,-36625"
)
tg (CPTG
uid 29363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29364,0
va (VaSet
)
xt "54200,-37500,62000,-36500"
st "MEM3_BG_O : (1:0)"
ju 2
blo "62000,-36700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_BG_O"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
)
*541 (CptPort
uid 29365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29366,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-36375,63750,-35625"
)
tg (CPTG
uid 29367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29368,0
va (VaSet
)
xt "53700,-36500,62000,-35500"
st "MEM3_CKE_O : (0:0)"
ju 2
blo "62000,-35700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_CKE_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
)
*542 (CptPort
uid 29369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29370,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-35375,63750,-34625"
)
tg (CPTG
uid 29371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29372,0
va (VaSet
)
xt "53200,-35500,62000,-34500"
st "MEM3_CS_N_O : (0:0)"
ju 2
blo "62000,-34700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_CS_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
)
*543 (CptPort
uid 29373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29374,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-34375,63750,-33625"
)
tg (CPTG
uid 29375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29376,0
va (VaSet
)
xt "53600,-34500,62000,-33500"
st "MEM3_ODT_O : (0:0)"
ju 2
blo "62000,-33700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_ODT_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
)
*544 (CptPort
uid 29377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29378,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-33375,63750,-32625"
)
tg (CPTG
uid 29379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29380,0
va (VaSet
)
xt "51300,-33500,62000,-32500"
st "MEM3_RESET_N_O : (0:0)"
ju 2
blo "62000,-32700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_RESET_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
)
*545 (CptPort
uid 29381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29382,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-32375,63750,-31625"
)
tg (CPTG
uid 29383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29384,0
va (VaSet
)
xt "53700,-32500,62000,-31500"
st "MEM3_PAR_O : (0:0)"
ju 2
blo "62000,-31700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_PAR_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
)
*546 (CptPort
uid 29385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29386,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-43375,63750,-42625"
)
tg (CPTG
uid 29387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29388,0
va (VaSet
)
xt "51800,-43500,62000,-42500"
st "MEM3_ALERT_N_I : (0:0)"
ju 2
blo "62000,-42700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MEM3_ALERT_N_I"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 49
suid 49,0
i "(others => '0')"
)
)
)
*547 (CptPort
uid 29389,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29390,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-31375,63750,-30625"
)
tg (CPTG
uid 29391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29392,0
va (VaSet
)
xt "53400,-31500,62000,-30500"
st "MEM3_DQS_IO : (8:0)"
ju 2
blo "62000,-30700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "MEM3_DQS_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 50
suid 50,0
i "(others => '0')"
)
)
)
*548 (CptPort
uid 29393,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29394,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-30375,63750,-29625"
)
tg (CPTG
uid 29395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29396,0
va (VaSet
)
xt "52000,-30500,62000,-29500"
st "MEM3_DQS_N_IO : (8:0)"
ju 2
blo "62000,-29700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "MEM3_DQS_N_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 51
suid 51,0
i "(others => '0')"
)
)
)
*549 (CptPort
uid 29397,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29398,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-29375,63750,-28625"
)
tg (CPTG
uid 29399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29400,0
va (VaSet
)
xt "53500,-29500,62000,-28500"
st "MEM3_DQ_IO : (71:0)"
ju 2
blo "62000,-28700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "MEM3_DQ_IO"
t "std_logic_vector"
b "(71 downto 0)"
preAdd 0
posAdd 0
o 52
suid 52,0
i "(others => '0')"
)
)
)
*550 (CptPort
uid 29401,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29402,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-28375,63750,-27625"
)
tg (CPTG
uid 29403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29404,0
va (VaSet
)
xt "52400,-28500,62000,-27500"
st "MEM3_DBI_N_IO : (8:0)"
ju 2
blo "62000,-27700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "MEM3_DBI_N_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 53
suid 53,0
i "(others => '0')"
)
)
)
*551 (CptPort
uid 29405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29406,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-29375,24000,-28625"
)
tg (CPTG
uid 29407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29408,0
va (VaSet
)
xt "25000,-29500,36600,-28500"
st "LOCAL_CAL_SUCCESS_3_O"
blo "25000,-28700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOCAL_CAL_SUCCESS_3_O"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*552 (CptPort
uid 29409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29410,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-32375,24000,-31625"
)
tg (CPTG
uid 29411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29412,0
va (VaSet
)
xt "25000,-32500,34000,-31500"
st "LOCAL_CAL_FAIL_3_O"
blo "25000,-31700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "LOCAL_CAL_FAIL_3_O"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
)
*553 (CptPort
uid 29413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29414,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-41375,24000,-40625"
)
tg (CPTG
uid 29415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29416,0
va (VaSet
)
xt "25000,-41500,36500,-40500"
st "EMIF_USER_RESET_N_3_O"
blo "25000,-40700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "EMIF_USER_RESET_N_3_O"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
)
*554 (CptPort
uid 29417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29418,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-42375,24000,-41625"
)
tg (CPTG
uid 29419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29420,0
va (VaSet
)
xt "25000,-42500,33500,-41500"
st "EMIF_USR_CLK_3_O"
blo "25000,-41700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "EMIF_USR_CLK_3_O"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
)
*555 (CptPort
uid 29421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29422,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-52375,24000,-51625"
)
tg (CPTG
uid 29423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29424,0
va (VaSet
)
xt "25000,-52500,32600,-51500"
st "AMM_READY_3_O"
blo "25000,-51700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READY_3_O"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
)
*556 (CptPort
uid 29425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29426,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-51375,24000,-50625"
)
tg (CPTG
uid 29427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29428,0
va (VaSet
)
xt "25000,-51500,31700,-50500"
st "AMM_READ_3_I"
blo "25000,-50700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_READ_3_I"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 59,0
i "'0'"
)
)
)
*557 (CptPort
uid 29429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29430,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-47375,24000,-46625"
)
tg (CPTG
uid 29431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29432,0
va (VaSet
)
xt "25000,-47500,32100,-46500"
st "AMM_WRITE_3_I"
blo "25000,-46700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_WRITE_3_I"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 60,0
i "'0'"
)
)
)
*558 (CptPort
uid 29433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29434,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-48375,24000,-47625"
)
tg (CPTG
uid 29435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29436,0
va (VaSet
)
xt "25000,-48500,36300,-47500"
st "AMM_ADDRESS_3_I : (25:0)"
blo "25000,-47700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_ADDRESS_3_I"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 61
suid 61,0
i "(others => '0')"
)
)
)
*559 (CptPort
uid 29437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29438,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-50375,24000,-49625"
)
tg (CPTG
uid 29439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29440,0
va (VaSet
)
xt "25000,-50500,37600,-49500"
st "AMM_READDATA_3_O : (511:0)"
blo "25000,-49700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READDATA_3_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
)
*560 (CptPort
uid 29441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29442,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-46375,24000,-45625"
)
tg (CPTG
uid 29443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29444,0
va (VaSet
)
xt "25000,-46500,37600,-45500"
st "AMM_WRITEDATA_3_I : (511:0)"
blo "25000,-45700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_WRITEDATA_3_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 63
suid 63,0
i "(others => '0')"
)
)
)
*561 (CptPort
uid 29445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29446,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-44375,24000,-43625"
)
tg (CPTG
uid 29447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29448,0
va (VaSet
)
xt "25000,-44500,37700,-43500"
st "AMM_BURSTCOUNT_3_I : (6:0)"
blo "25000,-43700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_BURSTCOUNT_3_I"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 64
suid 64,0
i "(others => '0')"
)
)
)
*562 (CptPort
uid 29449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29450,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-45375,24000,-44625"
)
tg (CPTG
uid 29451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29452,0
va (VaSet
)
xt "25000,-45500,37500,-44500"
st "AMM_BYTEENABLE_3_I : (63:0)"
blo "25000,-44700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_BYTEENABLE_3_I"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 65
suid 65,0
i "(others => '0')"
)
)
)
*563 (CptPort
uid 29453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29454,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-49375,24000,-48625"
)
tg (CPTG
uid 29455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29456,0
va (VaSet
)
xt "25000,-49500,36800,-48500"
st "AMM_READDATAVALID_3_O"
blo "25000,-48700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READDATAVALID_3_O"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
)
]
shape (Rectangle
uid 29458,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,-67000,63000,-25000"
)
oxt "34000,2000,60000,96000"
ttg (MlTextGroup
uid 29459,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*564 (Text
uid 29460,0
va (VaSet
font "Arial,8,1"
)
xt "39200,-50000,44600,-49000"
st "fdas_top_lib"
blo "39200,-49200"
tm "BdLibraryNameMgr"
)
*565 (Text
uid 29461,0
va (VaSet
font "Arial,8,1"
)
xt "39200,-49000,52000,-48000"
st "fdas_ddr_controller_calibration"
blo "39200,-48200"
tm "CptNameMgr"
)
*566 (Text
uid 29462,0
va (VaSet
font "Arial,8,1"
)
xt "39200,-48000,46500,-47000"
st "ddr_controller_23"
blo "39200,-47200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29463,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29464,0
text (MLText
uid 29465,0
va (VaSet
font "Courier New,8,0"
)
xt "31400,-117000,31400,-117000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29466,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,-26750,25750,-25250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*567 (SaComponent
uid 29759,0
optionalChildren [
*568 (CptPort
uid 29495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29496,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-86375,24000,-85625"
)
tg (CPTG
uid 29497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29498,0
va (VaSet
)
xt "25000,-86500,34800,-85500"
st "LOCAL_RESET_REQ_0_I"
blo "25000,-85700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "LOCAL_RESET_REQ_0_I"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
i "'0'"
)
)
)
*569 (CptPort
uid 29499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29500,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-83375,24000,-82625"
)
tg (CPTG
uid 29501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29502,0
va (VaSet
)
xt "25000,-83500,36200,-82500"
st "LOCAL_RESET_DONE_0_O"
blo "25000,-82700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LOCAL_RESET_DONE_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*570 (CptPort
uid 29503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29504,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-96375,63750,-95625"
)
tg (CPTG
uid 29505,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29506,0
va (VaSet
)
xt "54600,-96500,62000,-95500"
st "PLL_REF_CLK_0_I"
ju 2
blo "62000,-95700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "PLL_REF_CLK_0_I"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
i "'0'"
)
)
)
*571 (CptPort
uid 29507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29508,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-97375,63750,-96625"
)
tg (CPTG
uid 29509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29510,0
va (VaSet
)
xt "55600,-97500,62000,-96500"
st "OCT_RZQIN0_I"
ju 2
blo "62000,-96700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "OCT_RZQIN0_I"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
i "'0'"
)
)
)
*572 (CptPort
uid 29511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29512,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-112375,63750,-111625"
)
tg (CPTG
uid 29513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29514,0
va (VaSet
)
xt "54200,-112500,62000,-111500"
st "MEM0_CK_O : (0:0)"
ju 2
blo "62000,-111700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_CK_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*573 (CptPort
uid 29515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29516,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-111375,63750,-110625"
)
tg (CPTG
uid 29517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29518,0
va (VaSet
)
xt "53200,-111500,62000,-110500"
st "MEM0_CK_N_O : (0:0)"
ju 2
blo "62000,-110700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_CK_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*574 (CptPort
uid 29519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29520,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-110375,63750,-109625"
)
tg (CPTG
uid 29521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29522,0
va (VaSet
)
xt "54400,-110500,62000,-109500"
st "MEM0_A_O : (16:0)"
ju 2
blo "62000,-109700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_A_O"
t "std_logic_vector"
b "(16 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*575 (CptPort
uid 29523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29524,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-109375,63750,-108625"
)
tg (CPTG
uid 29525,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29526,0
va (VaSet
)
xt "52300,-109500,62000,-108500"
st "MEM0_ACT_N_O : (0:0)"
ju 2
blo "62000,-108700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_ACT_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*576 (CptPort
uid 29527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29528,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-108375,63750,-107625"
)
tg (CPTG
uid 29529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29530,0
va (VaSet
)
xt "54300,-108500,62000,-107500"
st "MEM0_BA_O : (1:0)"
ju 2
blo "62000,-107700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_BA_O"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*577 (CptPort
uid 29531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29532,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-107375,63750,-106625"
)
tg (CPTG
uid 29533,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29534,0
va (VaSet
)
xt "54200,-107500,62000,-106500"
st "MEM0_BG_O : (1:0)"
ju 2
blo "62000,-106700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_BG_O"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*578 (CptPort
uid 29535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29536,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-106375,63750,-105625"
)
tg (CPTG
uid 29537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29538,0
va (VaSet
)
xt "53700,-106500,62000,-105500"
st "MEM0_CKE_O : (0:0)"
ju 2
blo "62000,-105700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_CKE_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*579 (CptPort
uid 29539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29540,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-105375,63750,-104625"
)
tg (CPTG
uid 29541,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29542,0
va (VaSet
)
xt "53200,-105500,62000,-104500"
st "MEM0_CS_N_O : (0:0)"
ju 2
blo "62000,-104700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_CS_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*580 (CptPort
uid 29543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29544,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-104375,63750,-103625"
)
tg (CPTG
uid 29545,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29546,0
va (VaSet
)
xt "53600,-104500,62000,-103500"
st "MEM0_ODT_O : (0:0)"
ju 2
blo "62000,-103700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_ODT_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*581 (CptPort
uid 29547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29548,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-103375,63750,-102625"
)
tg (CPTG
uid 29549,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29550,0
va (VaSet
)
xt "51300,-103500,62000,-102500"
st "MEM0_RESET_N_O : (0:0)"
ju 2
blo "62000,-102700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_RESET_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*582 (CptPort
uid 29551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29552,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-102375,63750,-101625"
)
tg (CPTG
uid 29553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29554,0
va (VaSet
)
xt "53700,-102500,62000,-101500"
st "MEM0_PAR_O : (0:0)"
ju 2
blo "62000,-101700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM0_PAR_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*583 (CptPort
uid 29555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29556,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-113375,63750,-112625"
)
tg (CPTG
uid 29557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29558,0
va (VaSet
)
xt "51800,-113500,62000,-112500"
st "MEM0_ALERT_N_I : (0:0)"
ju 2
blo "62000,-112700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MEM0_ALERT_N_I"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 16
suid 16,0
i "(others => '0')"
)
)
)
*584 (CptPort
uid 29559,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29560,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-101375,63750,-100625"
)
tg (CPTG
uid 29561,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29562,0
va (VaSet
)
xt "53400,-101500,62000,-100500"
st "MEM0_DQS_IO : (8:0)"
ju 2
blo "62000,-100700"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MEM0_DQS_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 17
suid 17,0
i "(others => '0')"
)
)
)
*585 (CptPort
uid 29563,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29564,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-100375,63750,-99625"
)
tg (CPTG
uid 29565,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29566,0
va (VaSet
)
xt "52000,-100500,62000,-99500"
st "MEM0_DQS_N_IO : (8:0)"
ju 2
blo "62000,-99700"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MEM0_DQS_N_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 18
suid 18,0
i "(others => '0')"
)
)
)
*586 (CptPort
uid 29567,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29568,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-99375,63750,-98625"
)
tg (CPTG
uid 29569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29570,0
va (VaSet
)
xt "53500,-99500,62000,-98500"
st "MEM0_DQ_IO : (71:0)"
ju 2
blo "62000,-98700"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MEM0_DQ_IO"
t "std_logic_vector"
b "(71 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
i "(others => '0')"
)
)
)
*587 (CptPort
uid 29571,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29572,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-98375,63750,-97625"
)
tg (CPTG
uid 29573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29574,0
va (VaSet
)
xt "52400,-98500,62000,-97500"
st "MEM0_DBI_N_IO : (8:0)"
ju 2
blo "62000,-97700"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MEM0_DBI_N_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 20
suid 20,0
i "(others => '0')"
)
)
)
*588 (CptPort
uid 29575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29576,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-77375,24000,-76625"
)
tg (CPTG
uid 29577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29578,0
va (VaSet
)
xt "25000,-77500,36600,-76500"
st "LOCAL_CAL_SUCCESS_0_O"
blo "25000,-76700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LOCAL_CAL_SUCCESS_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*589 (CptPort
uid 29579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29580,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-80375,24000,-79625"
)
tg (CPTG
uid 29581,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29582,0
va (VaSet
)
xt "25000,-80500,34000,-79500"
st "LOCAL_CAL_FAIL_0_O"
blo "25000,-79700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LOCAL_CAL_FAIL_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*590 (CptPort
uid 29583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29584,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-102375,24000,-101625"
)
tg (CPTG
uid 29585,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29586,0
va (VaSet
)
xt "25000,-102500,36500,-101500"
st "EMIF_USER_RESET_N_0_O"
blo "25000,-101700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "EMIF_USER_RESET_N_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*591 (CptPort
uid 29587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29588,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-103375,24000,-102625"
)
tg (CPTG
uid 29589,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29590,0
va (VaSet
)
xt "25000,-103500,33500,-102500"
st "EMIF_USR_CLK_0_O"
blo "25000,-102700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "EMIF_USR_CLK_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*592 (CptPort
uid 29591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29592,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-113375,24000,-112625"
)
tg (CPTG
uid 29593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29594,0
va (VaSet
)
xt "25000,-113500,32600,-112500"
st "AMM_READY_0_O"
blo "25000,-112700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "AMM_READY_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*593 (CptPort
uid 29595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29596,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-112375,24000,-111625"
)
tg (CPTG
uid 29597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29598,0
va (VaSet
)
xt "25000,-112500,31700,-111500"
st "AMM_READ_0_I"
blo "25000,-111700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_READ_0_I"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 26,0
i "'0'"
)
)
)
*594 (CptPort
uid 29599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29600,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-108375,24000,-107625"
)
tg (CPTG
uid 29601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29602,0
va (VaSet
)
xt "25000,-108500,32100,-107500"
st "AMM_WRITE_0_I"
blo "25000,-107700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_WRITE_0_I"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 27,0
i "'0'"
)
)
)
*595 (CptPort
uid 29603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29604,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-109375,24000,-108625"
)
tg (CPTG
uid 29605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29606,0
va (VaSet
)
xt "25000,-109500,36300,-108500"
st "AMM_ADDRESS_0_I : (25:0)"
blo "25000,-108700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_ADDRESS_0_I"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 28
suid 28,0
i "(others => '0')"
)
)
)
*596 (CptPort
uid 29607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29608,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-111375,24000,-110625"
)
tg (CPTG
uid 29609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29610,0
va (VaSet
)
xt "25000,-111500,37600,-110500"
st "AMM_READDATA_0_O : (511:0)"
blo "25000,-110700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "AMM_READDATA_0_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*597 (CptPort
uid 29611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29612,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-107375,24000,-106625"
)
tg (CPTG
uid 29613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29614,0
va (VaSet
)
xt "25000,-107500,37600,-106500"
st "AMM_WRITEDATA_0_I : (511:0)"
blo "25000,-106700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_WRITEDATA_0_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 30
suid 30,0
i "(others => '0')"
)
)
)
*598 (CptPort
uid 29615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29616,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-105375,24000,-104625"
)
tg (CPTG
uid 29617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29618,0
va (VaSet
)
xt "25000,-105500,37700,-104500"
st "AMM_BURSTCOUNT_0_I : (6:0)"
blo "25000,-104700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_BURSTCOUNT_0_I"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 31
suid 31,0
i "(others => '0')"
)
)
)
*599 (CptPort
uid 29619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29620,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-106375,24000,-105625"
)
tg (CPTG
uid 29621,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29622,0
va (VaSet
)
xt "25000,-106500,37500,-105500"
st "AMM_BYTEENABLE_0_I : (63:0)"
blo "25000,-105700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_BYTEENABLE_0_I"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 32
suid 32,0
i "(others => '0')"
)
)
)
*600 (CptPort
uid 29623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29624,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-110375,24000,-109625"
)
tg (CPTG
uid 29625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29626,0
va (VaSet
)
xt "25000,-110500,36800,-109500"
st "AMM_READDATAVALID_0_O"
blo "25000,-109700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "AMM_READDATAVALID_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*601 (CptPort
uid 29627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29628,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-85375,24000,-84625"
)
tg (CPTG
uid 29629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29630,0
va (VaSet
)
xt "25000,-85500,34800,-84500"
st "LOCAL_RESET_REQ_1_I"
blo "25000,-84700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "LOCAL_RESET_REQ_1_I"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 34,0
i "'0'"
)
)
)
*602 (CptPort
uid 29631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29632,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-82375,24000,-81625"
)
tg (CPTG
uid 29633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29634,0
va (VaSet
)
xt "25000,-82500,36200,-81500"
st "LOCAL_RESET_DONE_1_O"
blo "25000,-81700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LOCAL_RESET_DONE_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*603 (CptPort
uid 29635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29636,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-73375,63750,-72625"
)
tg (CPTG
uid 29637,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29638,0
va (VaSet
)
xt "54600,-73500,62000,-72500"
st "PLL_REF_CLK_1_I"
ju 2
blo "62000,-72700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "PLL_REF_CLK_1_I"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 36,0
i "'0'"
)
)
)
*604 (CptPort
uid 29639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29640,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-74375,63750,-73625"
)
tg (CPTG
uid 29641,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29642,0
va (VaSet
)
xt "55600,-74500,62000,-73500"
st "OCT_RZQIN1_I"
ju 2
blo "62000,-73700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "OCT_RZQIN1_I"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 37,0
i "'0'"
)
)
)
*605 (CptPort
uid 29643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29644,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-89375,63750,-88625"
)
tg (CPTG
uid 29645,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29646,0
va (VaSet
)
xt "54200,-89500,62000,-88500"
st "MEM1_CK_O : (0:0)"
ju 2
blo "62000,-88700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_CK_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
)
*606 (CptPort
uid 29647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29648,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-88375,63750,-87625"
)
tg (CPTG
uid 29649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29650,0
va (VaSet
)
xt "53200,-88500,62000,-87500"
st "MEM1_CK_N_O : (0:0)"
ju 2
blo "62000,-87700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_CK_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
)
*607 (CptPort
uid 29651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29652,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-87375,63750,-86625"
)
tg (CPTG
uid 29653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29654,0
va (VaSet
)
xt "54400,-87500,62000,-86500"
st "MEM1_A_O : (16:0)"
ju 2
blo "62000,-86700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_A_O"
t "std_logic_vector"
b "(16 downto 0)"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
)
*608 (CptPort
uid 29655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29656,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-86375,63750,-85625"
)
tg (CPTG
uid 29657,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29658,0
va (VaSet
)
xt "52300,-86500,62000,-85500"
st "MEM1_ACT_N_O : (0:0)"
ju 2
blo "62000,-85700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_ACT_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
)
*609 (CptPort
uid 29659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29660,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-85375,63750,-84625"
)
tg (CPTG
uid 29661,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29662,0
va (VaSet
)
xt "54300,-85500,62000,-84500"
st "MEM1_BA_O : (1:0)"
ju 2
blo "62000,-84700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_BA_O"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
)
*610 (CptPort
uid 29663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29664,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-84375,63750,-83625"
)
tg (CPTG
uid 29665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29666,0
va (VaSet
)
xt "54200,-84500,62000,-83500"
st "MEM1_BG_O : (1:0)"
ju 2
blo "62000,-83700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_BG_O"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
)
*611 (CptPort
uid 29667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29668,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-83375,63750,-82625"
)
tg (CPTG
uid 29669,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29670,0
va (VaSet
)
xt "53700,-83500,62000,-82500"
st "MEM1_CKE_O : (0:0)"
ju 2
blo "62000,-82700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_CKE_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
)
*612 (CptPort
uid 29671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29672,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-82375,63750,-81625"
)
tg (CPTG
uid 29673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29674,0
va (VaSet
)
xt "53200,-82500,62000,-81500"
st "MEM1_CS_N_O : (0:0)"
ju 2
blo "62000,-81700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_CS_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
)
*613 (CptPort
uid 29675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29676,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-81375,63750,-80625"
)
tg (CPTG
uid 29677,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29678,0
va (VaSet
)
xt "53600,-81500,62000,-80500"
st "MEM1_ODT_O : (0:0)"
ju 2
blo "62000,-80700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_ODT_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
)
*614 (CptPort
uid 29679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29680,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-80375,63750,-79625"
)
tg (CPTG
uid 29681,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29682,0
va (VaSet
)
xt "51300,-80500,62000,-79500"
st "MEM1_RESET_N_O : (0:0)"
ju 2
blo "62000,-79700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_RESET_N_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
)
*615 (CptPort
uid 29683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29684,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-79375,63750,-78625"
)
tg (CPTG
uid 29685,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29686,0
va (VaSet
)
xt "53700,-79500,62000,-78500"
st "MEM1_PAR_O : (0:0)"
ju 2
blo "62000,-78700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MEM1_PAR_O"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
)
*616 (CptPort
uid 29687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29688,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-90375,63750,-89625"
)
tg (CPTG
uid 29689,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29690,0
va (VaSet
)
xt "51800,-90500,62000,-89500"
st "MEM1_ALERT_N_I : (0:0)"
ju 2
blo "62000,-89700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MEM1_ALERT_N_I"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 49
suid 49,0
i "(others => '0')"
)
)
)
*617 (CptPort
uid 29691,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29692,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-78375,63750,-77625"
)
tg (CPTG
uid 29693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29694,0
va (VaSet
)
xt "53400,-78500,62000,-77500"
st "MEM1_DQS_IO : (8:0)"
ju 2
blo "62000,-77700"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MEM1_DQS_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 50
suid 50,0
i "(others => '0')"
)
)
)
*618 (CptPort
uid 29695,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29696,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-77375,63750,-76625"
)
tg (CPTG
uid 29697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29698,0
va (VaSet
)
xt "52000,-77500,62000,-76500"
st "MEM1_DQS_N_IO : (8:0)"
ju 2
blo "62000,-76700"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MEM1_DQS_N_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 51
suid 51,0
i "(others => '0')"
)
)
)
*619 (CptPort
uid 29699,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29700,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-76375,63750,-75625"
)
tg (CPTG
uid 29701,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29702,0
va (VaSet
)
xt "53500,-76500,62000,-75500"
st "MEM1_DQ_IO : (71:0)"
ju 2
blo "62000,-75700"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MEM1_DQ_IO"
t "std_logic_vector"
b "(71 downto 0)"
preAdd 0
posAdd 0
o 52
suid 52,0
i "(others => '0')"
)
)
)
*620 (CptPort
uid 29703,0
ps "OnEdgeStrategy"
shape (Diamond
uid 29704,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "63000,-75375,63750,-74625"
)
tg (CPTG
uid 29705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29706,0
va (VaSet
)
xt "52400,-75500,62000,-74500"
st "MEM1_DBI_N_IO : (8:0)"
ju 2
blo "62000,-74700"
)
)
thePort (LogicalPort
lang 1
m 2
decl (Decl
n "MEM1_DBI_N_IO"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 53
suid 53,0
i "(others => '0')"
)
)
)
*621 (CptPort
uid 29707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29708,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-76375,24000,-75625"
)
tg (CPTG
uid 29709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29710,0
va (VaSet
)
xt "25000,-76500,36600,-75500"
st "LOCAL_CAL_SUCCESS_1_O"
blo "25000,-75700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LOCAL_CAL_SUCCESS_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*622 (CptPort
uid 29711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29712,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-79375,24000,-78625"
)
tg (CPTG
uid 29713,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29714,0
va (VaSet
)
xt "25000,-79500,34000,-78500"
st "LOCAL_CAL_FAIL_1_O"
blo "25000,-78700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "LOCAL_CAL_FAIL_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
)
*623 (CptPort
uid 29715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29716,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-88375,24000,-87625"
)
tg (CPTG
uid 29717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29718,0
va (VaSet
)
xt "25000,-88500,36500,-87500"
st "EMIF_USER_RESET_N_1_O"
blo "25000,-87700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "EMIF_USER_RESET_N_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
)
*624 (CptPort
uid 29719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29720,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-89375,24000,-88625"
)
tg (CPTG
uid 29721,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29722,0
va (VaSet
)
xt "25000,-89500,33500,-88500"
st "EMIF_USR_CLK_1_O"
blo "25000,-88700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "EMIF_USR_CLK_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
)
*625 (CptPort
uid 29723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29724,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-99375,24000,-98625"
)
tg (CPTG
uid 29725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29726,0
va (VaSet
)
xt "25000,-99500,32600,-98500"
st "AMM_READY_1_O"
blo "25000,-98700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "AMM_READY_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
)
*626 (CptPort
uid 29727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29728,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-98375,24000,-97625"
)
tg (CPTG
uid 29729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29730,0
va (VaSet
)
xt "25000,-98500,31700,-97500"
st "AMM_READ_1_I"
blo "25000,-97700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_READ_1_I"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 59,0
i "'0'"
)
)
)
*627 (CptPort
uid 29731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29732,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-94375,24000,-93625"
)
tg (CPTG
uid 29733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29734,0
va (VaSet
)
xt "25000,-94500,32100,-93500"
st "AMM_WRITE_1_I"
blo "25000,-93700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_WRITE_1_I"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 60,0
i "'0'"
)
)
)
*628 (CptPort
uid 29735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29736,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-95375,24000,-94625"
)
tg (CPTG
uid 29737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29738,0
va (VaSet
)
xt "25000,-95500,36300,-94500"
st "AMM_ADDRESS_1_I : (25:0)"
blo "25000,-94700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_ADDRESS_1_I"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 61
suid 61,0
i "(others => '0')"
)
)
)
*629 (CptPort
uid 29739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29740,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-97375,24000,-96625"
)
tg (CPTG
uid 29741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29742,0
va (VaSet
)
xt "25000,-97500,37600,-96500"
st "AMM_READDATA_1_O : (511:0)"
blo "25000,-96700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "AMM_READDATA_1_O"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
)
*630 (CptPort
uid 29743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29744,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-93375,24000,-92625"
)
tg (CPTG
uid 29745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29746,0
va (VaSet
)
xt "25000,-93500,37600,-92500"
st "AMM_WRITEDATA_1_I : (511:0)"
blo "25000,-92700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_WRITEDATA_1_I"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 63
suid 63,0
i "(others => '0')"
)
)
)
*631 (CptPort
uid 29747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29748,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-91375,24000,-90625"
)
tg (CPTG
uid 29749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29750,0
va (VaSet
)
xt "25000,-91500,37700,-90500"
st "AMM_BURSTCOUNT_1_I : (6:0)"
blo "25000,-90700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_BURSTCOUNT_1_I"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 64
suid 64,0
i "(others => '0')"
)
)
)
*632 (CptPort
uid 29751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29752,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-92375,24000,-91625"
)
tg (CPTG
uid 29753,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29754,0
va (VaSet
)
xt "25000,-92500,37500,-91500"
st "AMM_BYTEENABLE_1_I : (63:0)"
blo "25000,-91700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "AMM_BYTEENABLE_1_I"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 65
suid 65,0
i "(others => '0')"
)
)
)
*633 (CptPort
uid 29755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29756,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-96375,24000,-95625"
)
tg (CPTG
uid 29757,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29758,0
va (VaSet
)
xt "25000,-96500,36800,-95500"
st "AMM_READDATAVALID_1_O"
blo "25000,-95700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "AMM_READDATAVALID_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
)
]
shape (Rectangle
uid 29760,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,-115000,63000,-69000"
)
oxt "34000,2000,60000,96000"
ttg (MlTextGroup
uid 29761,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*634 (Text
uid 29762,0
va (VaSet
font "Arial,8,1"
)
xt "40200,-95000,45600,-94000"
st "fdas_top_lib"
blo "40200,-94200"
tm "BdLibraryNameMgr"
)
*635 (Text
uid 29763,0
va (VaSet
font "Arial,8,1"
)
xt "40200,-94000,54800,-93000"
st "fdas_ddr_controller_calibration_hps"
blo "40200,-93200"
tm "CptNameMgr"
)
*636 (Text
uid 29764,0
va (VaSet
font "Arial,8,1"
)
xt "40200,-93000,47500,-92000"
st "ddr_controller_01"
blo "40200,-92200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29765,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29766,0
text (MLText
uid 29767,0
va (VaSet
font "Courier New,8,0"
)
xt "24400,-164000,24400,-164000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29768,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,-70750,25750,-69250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*637 (PortIoOut
uid 29797,0
shape (CompositeShape
uid 29798,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29799,0
sl 0
ro 270
xt "77500,-65375,79000,-64625"
)
(Line
uid 29800,0
sl 0
ro 270
xt "77000,-65000,77500,-65000"
pts [
"77000,-65000"
"77500,-65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29801,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29802,0
va (VaSet
)
xt "80000,-65500,84200,-64500"
st "MEM2_CK"
blo "80000,-64700"
tm "WireNameMgr"
)
)
)
*638 (PortIoOut
uid 29803,0
shape (CompositeShape
uid 29804,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29805,0
sl 0
ro 270
xt "77500,-64375,79000,-63625"
)
(Line
uid 29806,0
sl 0
ro 270
xt "77000,-64000,77500,-64000"
pts [
"77000,-64000"
"77500,-64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29807,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29808,0
va (VaSet
)
xt "80000,-64500,85200,-63500"
st "MEM2_CK_N"
blo "80000,-63700"
tm "WireNameMgr"
)
)
)
*639 (PortIoOut
uid 29809,0
shape (CompositeShape
uid 29810,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29811,0
sl 0
ro 270
xt "77500,-63375,79000,-62625"
)
(Line
uid 29812,0
sl 0
ro 270
xt "77000,-63000,77500,-63000"
pts [
"77000,-63000"
"77500,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29813,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29814,0
va (VaSet
)
xt "80000,-63500,83600,-62500"
st "MEM2_A"
blo "80000,-62700"
tm "WireNameMgr"
)
)
)
*640 (PortIoOut
uid 29815,0
shape (CompositeShape
uid 29816,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29817,0
sl 0
ro 270
xt "77500,-62375,79000,-61625"
)
(Line
uid 29818,0
sl 0
ro 270
xt "77000,-62000,77500,-62000"
pts [
"77000,-62000"
"77500,-62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29819,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29820,0
va (VaSet
)
xt "80000,-62500,86100,-61500"
st "MEM2_ACT_N"
blo "80000,-61700"
tm "WireNameMgr"
)
)
)
*641 (PortIoOut
uid 29821,0
shape (CompositeShape
uid 29822,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29823,0
sl 0
ro 270
xt "77500,-61375,79000,-60625"
)
(Line
uid 29824,0
sl 0
ro 270
xt "77000,-61000,77500,-61000"
pts [
"77000,-61000"
"77500,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29825,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29826,0
va (VaSet
)
xt "80000,-61500,84100,-60500"
st "MEM2_BA"
blo "80000,-60700"
tm "WireNameMgr"
)
)
)
*642 (PortIoOut
uid 29827,0
shape (CompositeShape
uid 29828,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29829,0
sl 0
ro 270
xt "77500,-60375,79000,-59625"
)
(Line
uid 29830,0
sl 0
ro 270
xt "77000,-60000,77500,-60000"
pts [
"77000,-60000"
"77500,-60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29831,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29832,0
va (VaSet
)
xt "80000,-60500,84200,-59500"
st "MEM2_BG"
blo "80000,-59700"
tm "WireNameMgr"
)
)
)
*643 (PortIoOut
uid 29833,0
shape (CompositeShape
uid 29834,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29835,0
sl 0
ro 270
xt "77500,-59375,79000,-58625"
)
(Line
uid 29836,0
sl 0
ro 270
xt "77000,-59000,77500,-59000"
pts [
"77000,-59000"
"77500,-59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29837,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29838,0
va (VaSet
)
xt "80000,-59500,84700,-58500"
st "MEM2_CKE"
blo "80000,-58700"
tm "WireNameMgr"
)
)
)
*644 (PortIoOut
uid 29839,0
shape (CompositeShape
uid 29840,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29841,0
sl 0
ro 270
xt "77500,-58375,79000,-57625"
)
(Line
uid 29842,0
sl 0
ro 270
xt "77000,-58000,77500,-58000"
pts [
"77000,-58000"
"77500,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29843,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29844,0
va (VaSet
)
xt "80000,-58500,85200,-57500"
st "MEM2_CS_N"
blo "80000,-57700"
tm "WireNameMgr"
)
)
)
*645 (PortIoOut
uid 29845,0
shape (CompositeShape
uid 29846,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29847,0
sl 0
ro 270
xt "77500,-57375,79000,-56625"
)
(Line
uid 29848,0
sl 0
ro 270
xt "77000,-57000,77500,-57000"
pts [
"77000,-57000"
"77500,-57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29849,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29850,0
va (VaSet
)
xt "80000,-57500,84800,-56500"
st "MEM2_ODT"
blo "80000,-56700"
tm "WireNameMgr"
)
)
)
*646 (PortIoOut
uid 29851,0
shape (CompositeShape
uid 29852,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29853,0
sl 0
ro 270
xt "77500,-56375,79000,-55625"
)
(Line
uid 29854,0
sl 0
ro 270
xt "77000,-56000,77500,-56000"
pts [
"77000,-56000"
"77500,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29855,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29856,0
va (VaSet
)
xt "80000,-56500,87100,-55500"
st "MEM2_RESET_N"
blo "80000,-55700"
tm "WireNameMgr"
)
)
)
*647 (PortIoOut
uid 29857,0
shape (CompositeShape
uid 29858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29859,0
sl 0
ro 270
xt "77500,-55375,79000,-54625"
)
(Line
uid 29860,0
sl 0
ro 270
xt "77000,-55000,77500,-55000"
pts [
"77000,-55000"
"77500,-55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29861,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29862,0
va (VaSet
)
xt "80000,-55500,84700,-54500"
st "MEM2_PAR"
blo "80000,-54700"
tm "WireNameMgr"
)
)
)
*648 (PortIoOut
uid 29863,0
shape (CompositeShape
uid 29864,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29865,0
sl 0
ro 270
xt "77500,-42375,79000,-41625"
)
(Line
uid 29866,0
sl 0
ro 270
xt "77000,-42000,77500,-42000"
pts [
"77000,-42000"
"77500,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29867,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29868,0
va (VaSet
)
xt "80000,-42500,84200,-41500"
st "MEM3_CK"
blo "80000,-41700"
tm "WireNameMgr"
)
)
)
*649 (PortIoOut
uid 29869,0
shape (CompositeShape
uid 29870,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29871,0
sl 0
ro 270
xt "77500,-41375,79000,-40625"
)
(Line
uid 29872,0
sl 0
ro 270
xt "77000,-41000,77500,-41000"
pts [
"77000,-41000"
"77500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29873,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29874,0
va (VaSet
)
xt "80000,-41500,85200,-40500"
st "MEM3_CK_N"
blo "80000,-40700"
tm "WireNameMgr"
)
)
)
*650 (PortIoOut
uid 29875,0
shape (CompositeShape
uid 29876,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29877,0
sl 0
ro 270
xt "77500,-40375,79000,-39625"
)
(Line
uid 29878,0
sl 0
ro 270
xt "77000,-40000,77500,-40000"
pts [
"77000,-40000"
"77500,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29879,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29880,0
va (VaSet
)
xt "80000,-40500,83600,-39500"
st "MEM3_A"
blo "80000,-39700"
tm "WireNameMgr"
)
)
)
*651 (PortIoOut
uid 29881,0
shape (CompositeShape
uid 29882,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29883,0
sl 0
ro 270
xt "77500,-39375,79000,-38625"
)
(Line
uid 29884,0
sl 0
ro 270
xt "77000,-39000,77500,-39000"
pts [
"77000,-39000"
"77500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29885,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29886,0
va (VaSet
)
xt "80000,-39500,86100,-38500"
st "MEM3_ACT_N"
blo "80000,-38700"
tm "WireNameMgr"
)
)
)
*652 (PortIoOut
uid 29887,0
shape (CompositeShape
uid 29888,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29889,0
sl 0
ro 270
xt "77500,-38375,79000,-37625"
)
(Line
uid 29890,0
sl 0
ro 270
xt "77000,-38000,77500,-38000"
pts [
"77000,-38000"
"77500,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29891,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29892,0
va (VaSet
)
xt "80000,-38500,84100,-37500"
st "MEM3_BA"
blo "80000,-37700"
tm "WireNameMgr"
)
)
)
*653 (PortIoOut
uid 29893,0
shape (CompositeShape
uid 29894,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29895,0
sl 0
ro 270
xt "77500,-37375,79000,-36625"
)
(Line
uid 29896,0
sl 0
ro 270
xt "77000,-37000,77500,-37000"
pts [
"77000,-37000"
"77500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29897,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29898,0
va (VaSet
)
xt "80000,-37500,84200,-36500"
st "MEM3_BG"
blo "80000,-36700"
tm "WireNameMgr"
)
)
)
*654 (PortIoOut
uid 29899,0
shape (CompositeShape
uid 29900,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29901,0
sl 0
ro 270
xt "77500,-36375,79000,-35625"
)
(Line
uid 29902,0
sl 0
ro 270
xt "77000,-36000,77500,-36000"
pts [
"77000,-36000"
"77500,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29903,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29904,0
va (VaSet
)
xt "80000,-36500,84700,-35500"
st "MEM3_CKE"
blo "80000,-35700"
tm "WireNameMgr"
)
)
)
*655 (PortIoOut
uid 29905,0
shape (CompositeShape
uid 29906,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29907,0
sl 0
ro 270
xt "77500,-35375,79000,-34625"
)
(Line
uid 29908,0
sl 0
ro 270
xt "77000,-35000,77500,-35000"
pts [
"77000,-35000"
"77500,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29909,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29910,0
va (VaSet
)
xt "80000,-35500,85200,-34500"
st "MEM3_CS_N"
blo "80000,-34700"
tm "WireNameMgr"
)
)
)
*656 (PortIoOut
uid 29911,0
shape (CompositeShape
uid 29912,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29913,0
sl 0
ro 270
xt "77500,-34375,79000,-33625"
)
(Line
uid 29914,0
sl 0
ro 270
xt "77000,-34000,77500,-34000"
pts [
"77000,-34000"
"77500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29915,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29916,0
va (VaSet
)
xt "80000,-34500,84800,-33500"
st "MEM3_ODT"
blo "80000,-33700"
tm "WireNameMgr"
)
)
)
*657 (PortIoOut
uid 29917,0
shape (CompositeShape
uid 29918,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29919,0
sl 0
ro 270
xt "77500,-33375,79000,-32625"
)
(Line
uid 29920,0
sl 0
ro 270
xt "77000,-33000,77500,-33000"
pts [
"77000,-33000"
"77500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29921,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29922,0
va (VaSet
)
xt "80000,-33500,87100,-32500"
st "MEM3_RESET_N"
blo "80000,-32700"
tm "WireNameMgr"
)
)
)
*658 (PortIoOut
uid 29923,0
shape (CompositeShape
uid 29924,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29925,0
sl 0
ro 270
xt "77500,-32375,79000,-31625"
)
(Line
uid 29926,0
sl 0
ro 270
xt "77000,-32000,77500,-32000"
pts [
"77000,-32000"
"77500,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29927,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29928,0
va (VaSet
)
xt "80000,-32500,84700,-31500"
st "MEM3_PAR"
blo "80000,-31700"
tm "WireNameMgr"
)
)
)
*659 (PortIoIn
uid 29929,0
shape (CompositeShape
uid 29930,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29931,0
sl 0
ro 90
xt "77500,-66375,79000,-65625"
)
(Line
uid 29932,0
sl 0
ro 90
xt "77000,-66000,77500,-66000"
pts [
"77500,-66000"
"77000,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29933,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29934,0
va (VaSet
)
xt "80000,-66500,87000,-65500"
st "MEM2_ALERT_N"
blo "80000,-65700"
tm "WireNameMgr"
)
)
)
*660 (PortIoIn
uid 29935,0
shape (CompositeShape
uid 29936,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29937,0
sl 0
ro 90
xt "77500,-43375,79000,-42625"
)
(Line
uid 29938,0
sl 0
ro 90
xt "77000,-43000,77500,-43000"
pts [
"77500,-43000"
"77000,-43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29939,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29940,0
va (VaSet
)
xt "80000,-43500,87000,-42500"
st "MEM3_ALERT_N"
blo "80000,-42700"
tm "WireNameMgr"
)
)
)
*661 (PortIoIn
uid 29941,0
shape (CompositeShape
uid 29942,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29943,0
sl 0
ro 90
xt "77500,-50375,79000,-49625"
)
(Line
uid 29944,0
sl 0
ro 90
xt "77000,-50000,77500,-50000"
pts [
"77500,-50000"
"77000,-50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29945,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29946,0
va (VaSet
)
xt "80000,-50500,85800,-49500"
st "OCT_RZQIN2"
blo "80000,-49700"
tm "WireNameMgr"
)
)
)
*662 (PortIoIn
uid 29947,0
shape (CompositeShape
uid 29948,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29949,0
sl 0
ro 90
xt "77500,-49375,79000,-48625"
)
(Line
uid 29950,0
sl 0
ro 90
xt "77000,-49000,77500,-49000"
pts [
"77500,-49000"
"77000,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29951,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29952,0
va (VaSet
)
xt "80000,-49500,86800,-48500"
st "PLL_REF_CLK_2"
blo "80000,-48700"
tm "WireNameMgr"
)
)
)
*663 (PortIoIn
uid 29953,0
shape (CompositeShape
uid 29954,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29955,0
sl 0
ro 90
xt "77500,-27375,79000,-26625"
)
(Line
uid 29956,0
sl 0
ro 90
xt "77000,-27000,77500,-27000"
pts [
"77500,-27000"
"77000,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29957,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29958,0
va (VaSet
)
xt "80000,-27500,85800,-26500"
st "OCT_RZQIN3"
blo "80000,-26700"
tm "WireNameMgr"
)
)
)
*664 (PortIoIn
uid 29959,0
shape (CompositeShape
uid 29960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29961,0
sl 0
ro 90
xt "77500,-26375,79000,-25625"
)
(Line
uid 29962,0
sl 0
ro 90
xt "77000,-26000,77500,-26000"
pts [
"77500,-26000"
"77000,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29963,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29964,0
va (VaSet
)
xt "80000,-26500,86800,-25500"
st "PLL_REF_CLK_3"
blo "80000,-25700"
tm "WireNameMgr"
)
)
)
*665 (PortIoInOut
uid 29965,0
shape (CompositeShape
uid 29966,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29967,0
sl 0
xt "77500,-54375,79000,-53625"
)
(Line
uid 29968,0
sl 0
xt "77000,-54000,77500,-54000"
pts [
"77000,-54000"
"77500,-54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29969,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29970,0
va (VaSet
)
xt "80000,-54500,84800,-53500"
st "MEM2_DQS"
blo "80000,-53700"
tm "WireNameMgr"
)
)
)
*666 (PortIoInOut
uid 29971,0
shape (CompositeShape
uid 29972,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29973,0
sl 0
xt "77500,-53375,79000,-52625"
)
(Line
uid 29974,0
sl 0
xt "77000,-53000,77500,-53000"
pts [
"77000,-53000"
"77500,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29975,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29976,0
va (VaSet
)
xt "80000,-53500,86200,-52500"
st "MEM2_DQS_N"
blo "80000,-52700"
tm "WireNameMgr"
)
)
)
*667 (PortIoInOut
uid 29977,0
shape (CompositeShape
uid 29978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29979,0
sl 0
xt "77500,-52375,79000,-51625"
)
(Line
uid 29980,0
sl 0
xt "77000,-52000,77500,-52000"
pts [
"77000,-52000"
"77500,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29981,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29982,0
va (VaSet
)
xt "80000,-52500,84300,-51500"
st "MEM2_DQ"
blo "80000,-51700"
tm "WireNameMgr"
)
)
)
*668 (PortIoInOut
uid 29983,0
shape (CompositeShape
uid 29984,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29985,0
sl 0
xt "77500,-51375,79000,-50625"
)
(Line
uid 29986,0
sl 0
xt "77000,-51000,77500,-51000"
pts [
"77000,-51000"
"77500,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29987,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29988,0
va (VaSet
)
xt "80000,-51500,85800,-50500"
st "MEM2_DBI_N"
blo "80000,-50700"
tm "WireNameMgr"
)
)
)
*669 (PortIoInOut
uid 29989,0
shape (CompositeShape
uid 29990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29991,0
sl 0
xt "77500,-31375,79000,-30625"
)
(Line
uid 29992,0
sl 0
xt "77000,-31000,77500,-31000"
pts [
"77000,-31000"
"77500,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29993,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29994,0
va (VaSet
)
xt "80000,-31500,84800,-30500"
st "MEM3_DQS"
blo "80000,-30700"
tm "WireNameMgr"
)
)
)
*670 (PortIoInOut
uid 29995,0
shape (CompositeShape
uid 29996,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29997,0
sl 0
xt "77500,-30375,79000,-29625"
)
(Line
uid 29998,0
sl 0
xt "77000,-30000,77500,-30000"
pts [
"77000,-30000"
"77500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29999,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30000,0
va (VaSet
)
xt "80000,-30500,86200,-29500"
st "MEM3_DQS_N"
blo "80000,-29700"
tm "WireNameMgr"
)
)
)
*671 (PortIoInOut
uid 30001,0
shape (CompositeShape
uid 30002,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 30003,0
sl 0
xt "77500,-29375,79000,-28625"
)
(Line
uid 30004,0
sl 0
xt "77000,-29000,77500,-29000"
pts [
"77000,-29000"
"77500,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30005,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30006,0
va (VaSet
)
xt "80000,-29500,84300,-28500"
st "MEM3_DQ"
blo "80000,-28700"
tm "WireNameMgr"
)
)
)
*672 (PortIoInOut
uid 30007,0
shape (CompositeShape
uid 30008,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 30009,0
sl 0
xt "77500,-28375,79000,-27625"
)
(Line
uid 30010,0
sl 0
xt "77000,-28000,77500,-28000"
pts [
"77000,-28000"
"77500,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30011,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30012,0
va (VaSet
)
xt "80000,-28500,85800,-27500"
st "MEM3_DBI_N"
blo "80000,-27700"
tm "WireNameMgr"
)
)
)
*673 (Net
uid 30037,0
lang 2
decl (Decl
n "PLL_REF_CLK_2"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 528,0
i "'0'"
)
declText (MLText
uid 30038,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-79800,-161000,-79000"
st "PLL_REF_CLK_2              : std_logic                      := '0'"
)
)
*674 (Net
uid 30039,0
lang 2
decl (Decl
n "OCT_RZQIN2"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 529,0
i "'0'"
)
declText (MLText
uid 30040,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-83800,-161000,-83000"
st "OCT_RZQIN2                 : std_logic                      := '0'"
)
)
*675 (Net
uid 30041,0
lang 2
decl (Decl
n "OCT_RZQIN3"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 530,0
i "'0'"
)
declText (MLText
uid 30042,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-83000,-161000,-82200"
st "OCT_RZQIN3                 : std_logic                      := '0'"
)
)
*676 (Net
uid 30043,0
lang 2
decl (Decl
n "PLL_REF_CLK_3"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 531,0
i "'0'"
)
declText (MLText
uid 30044,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-79000,-161000,-78200"
st "PLL_REF_CLK_3              : std_logic                      := '0'"
)
)
*677 (Net
uid 30279,0
lang 2
decl (Decl
n "MEM2_ALERT_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 5
suid 571,0
i "(others => '0')"
)
declText (MLText
uid 30280,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-87000,-155000,-86200"
st "MEM2_ALERT_N               : std_logic_vector(0 downto 0)   := (others => '0')"
)
)
*678 (Net
uid 30281,0
lang 2
decl (Decl
n "MEM2_CK"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 75
suid 572,0
)
declText (MLText
uid 30282,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-31000,-165500,-30200"
st "MEM2_CK                    : std_logic_vector(0 downto 0)"
)
)
*679 (Net
uid 30283,0
lang 2
decl (Decl
n "MEM2_CK_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 77
suid 573,0
)
declText (MLText
uid 30284,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-29400,-165500,-28600"
st "MEM2_CK_N                  : std_logic_vector(0 downto 0)"
)
)
*680 (Net
uid 30285,0
lang 2
decl (Decl
n "MEM2_A"
t "std_logic_vector"
b "(16 downto 0)"
preAdd 0
posAdd 0
o 71
suid 574,0
)
declText (MLText
uid 30286,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-34200,-165000,-33400"
st "MEM2_A                     : std_logic_vector(16 downto 0)"
)
)
*681 (Net
uid 30287,0
lang 2
decl (Decl
n "MEM2_ACT_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 72
suid 575,0
)
declText (MLText
uid 30288,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-33400,-165500,-32600"
st "MEM2_ACT_N                 : std_logic_vector(0 downto 0)"
)
)
*682 (Net
uid 30289,0
lang 2
decl (Decl
n "MEM2_BA"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 73
suid 576,0
)
declText (MLText
uid 30290,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-32600,-165500,-31800"
st "MEM2_BA                    : std_logic_vector(1 downto 0)"
)
)
*683 (Net
uid 30291,0
lang 2
decl (Decl
n "MEM2_BG"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 74
suid 577,0
)
declText (MLText
uid 30292,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-31800,-165500,-31000"
st "MEM2_BG                    : std_logic_vector(1 downto 0)"
)
)
*684 (Net
uid 30293,0
lang 2
decl (Decl
n "MEM2_CKE"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 76
suid 578,0
)
declText (MLText
uid 30294,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-30200,-165500,-29400"
st "MEM2_CKE                   : std_logic_vector(0 downto 0)"
)
)
*685 (Net
uid 30295,0
lang 2
decl (Decl
n "MEM2_CS_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 78
suid 579,0
)
declText (MLText
uid 30296,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-28600,-165500,-27800"
st "MEM2_CS_N                  : std_logic_vector(0 downto 0)"
)
)
*686 (Net
uid 30297,0
lang 2
decl (Decl
n "MEM2_ODT"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 79
suid 580,0
)
declText (MLText
uid 30298,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-27800,-165500,-27000"
st "MEM2_ODT                   : std_logic_vector(0 downto 0)"
)
)
*687 (Net
uid 30299,0
lang 2
decl (Decl
n "MEM2_RESET_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 81
suid 581,0
)
declText (MLText
uid 30300,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-26200,-165500,-25400"
st "MEM2_RESET_N               : std_logic_vector(0 downto 0)"
)
)
*688 (Net
uid 30301,0
lang 2
decl (Decl
n "MEM2_PAR"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 80
suid 582,0
)
declText (MLText
uid 30302,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-27000,-165500,-26200"
st "MEM2_PAR                   : std_logic_vector(0 downto 0)"
)
)
*689 (Net
uid 30303,0
lang 2
decl (Decl
n "MEM2_DQS"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 135
suid 583,0
i "(others => '0')"
)
declText (MLText
uid 30304,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,17000,-155000,17800"
st "MEM2_DQS                   : std_logic_vector(8 downto 0)   := (others => '0')"
)
)
*690 (Net
uid 30305,0
lang 2
decl (Decl
n "MEM2_DQS_N"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 136
suid 584,0
i "(others => '0')"
)
declText (MLText
uid 30306,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,17800,-155000,18600"
st "MEM2_DQS_N                 : std_logic_vector(8 downto 0)   := (others => '0')"
)
)
*691 (Net
uid 30307,0
lang 2
decl (Decl
n "MEM2_DQ"
t "std_logic_vector"
b "(71 downto 0)"
preAdd 0
posAdd 0
o 134
suid 585,0
i "(others => '0')"
)
declText (MLText
uid 30308,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,16200,-155000,17000"
st "MEM2_DQ                    : std_logic_vector(71 downto 0)  := (others => '0')"
)
)
*692 (Net
uid 30309,0
lang 2
decl (Decl
n "MEM2_DBI_N"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 133
suid 586,0
i "(others => '0')"
)
declText (MLText
uid 30310,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,15400,-155000,16200"
st "MEM2_DBI_N                 : std_logic_vector(8 downto 0)   := (others => '0')"
)
)
*693 (Net
uid 30311,0
lang 2
decl (Decl
n "MEM3_ALERT_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 6
suid 587,0
i "(others => '0')"
)
declText (MLText
uid 30312,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-86200,-155000,-85400"
st "MEM3_ALERT_N               : std_logic_vector(0 downto 0)   := (others => '0')"
)
)
*694 (Net
uid 30313,0
lang 2
decl (Decl
n "MEM3_CK"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 86
suid 588,0
)
declText (MLText
uid 30314,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-22200,-165500,-21400"
st "MEM3_CK                    : std_logic_vector(0 downto 0)"
)
)
*695 (Net
uid 30315,0
lang 2
decl (Decl
n "MEM3_CK_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 88
suid 589,0
)
declText (MLText
uid 30316,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-20600,-165500,-19800"
st "MEM3_CK_N                  : std_logic_vector(0 downto 0)"
)
)
*696 (Net
uid 30317,0
lang 2
decl (Decl
n "MEM3_A"
t "std_logic_vector"
b "(16 downto 0)"
preAdd 0
posAdd 0
o 82
suid 590,0
)
declText (MLText
uid 30318,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-25400,-165000,-24600"
st "MEM3_A                     : std_logic_vector(16 downto 0)"
)
)
*697 (Net
uid 30319,0
lang 2
decl (Decl
n "MEM3_ACT_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 83
suid 591,0
)
declText (MLText
uid 30320,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-24600,-165500,-23800"
st "MEM3_ACT_N                 : std_logic_vector(0 downto 0)"
)
)
*698 (Net
uid 30321,0
lang 2
decl (Decl
n "MEM3_BA"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 84
suid 592,0
)
declText (MLText
uid 30322,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-23800,-165500,-23000"
st "MEM3_BA                    : std_logic_vector(1 downto 0)"
)
)
*699 (Net
uid 30323,0
lang 2
decl (Decl
n "MEM3_BG"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 85
suid 593,0
)
declText (MLText
uid 30324,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-23000,-165500,-22200"
st "MEM3_BG                    : std_logic_vector(1 downto 0)"
)
)
*700 (Net
uid 30325,0
lang 2
decl (Decl
n "MEM3_CKE"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 87
suid 594,0
)
declText (MLText
uid 30326,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-21400,-165500,-20600"
st "MEM3_CKE                   : std_logic_vector(0 downto 0)"
)
)
*701 (Net
uid 30327,0
lang 2
decl (Decl
n "MEM3_CS_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 89
suid 595,0
)
declText (MLText
uid 30328,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-19800,-165500,-19000"
st "MEM3_CS_N                  : std_logic_vector(0 downto 0)"
)
)
*702 (Net
uid 30329,0
lang 2
decl (Decl
n "MEM3_ODT"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 90
suid 596,0
)
declText (MLText
uid 30330,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-19000,-165500,-18200"
st "MEM3_ODT                   : std_logic_vector(0 downto 0)"
)
)
*703 (Net
uid 30331,0
lang 2
decl (Decl
n "MEM3_RESET_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 92
suid 597,0
)
declText (MLText
uid 30332,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-17400,-165500,-16600"
st "MEM3_RESET_N               : std_logic_vector(0 downto 0)"
)
)
*704 (Net
uid 30333,0
lang 2
decl (Decl
n "MEM3_PAR"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 91
suid 598,0
)
declText (MLText
uid 30334,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,-18200,-165500,-17400"
st "MEM3_PAR                   : std_logic_vector(0 downto 0)"
)
)
*705 (Net
uid 30335,0
lang 2
decl (Decl
n "MEM3_DQS"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 139
suid 599,0
i "(others => '0')"
)
declText (MLText
uid 30336,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,20200,-155000,21000"
st "MEM3_DQS                   : std_logic_vector(8 downto 0)   := (others => '0')"
)
)
*706 (Net
uid 30337,0
lang 2
decl (Decl
n "MEM3_DQS_N"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 140
suid 600,0
i "(others => '0')"
)
declText (MLText
uid 30338,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,21000,-155000,21800"
st "MEM3_DQS_N                 : std_logic_vector(8 downto 0)   := (others => '0')"
)
)
*707 (Net
uid 30339,0
lang 2
decl (Decl
n "MEM3_DQ"
t "std_logic_vector"
b "(71 downto 0)"
preAdd 0
posAdd 0
o 138
suid 601,0
i "(others => '0')"
)
declText (MLText
uid 30340,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,19400,-155000,20200"
st "MEM3_DQ                    : std_logic_vector(71 downto 0)  := (others => '0')"
)
)
*708 (Net
uid 30341,0
lang 2
decl (Decl
n "MEM3_DBI_N"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 137
suid 602,0
i "(others => '0')"
)
declText (MLText
uid 30342,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,18600,-155000,19400"
st "MEM3_DBI_N                 : std_logic_vector(8 downto 0)   := (others => '0')"
)
)
*709 (Net
uid 30423,0
decl (Decl
n "amm_wait_request_2_s"
t "std_logic"
o 168
suid 604,0
)
declText (MLText
uid 30424,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,44400,-171500,45200"
st "signal amm_wait_request_2_s       : std_logic"
)
)
*710 (Net
uid 30433,0
lang 2
decl (Decl
n "amm_ready_2_s"
t "std_logic"
preAdd 0
posAdd 0
o 165
suid 606,0
)
declText (MLText
uid 30434,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,42000,-171500,42800"
st "signal amm_ready_2_s              : std_logic"
)
)
*711 (Net
uid 30447,0
lang 2
decl (Decl
n "amm_wait_request_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 169
suid 608,0
)
declText (MLText
uid 30448,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,45200,-171500,46000"
st "signal amm_wait_request_3_s       : std_logic"
)
)
*712 (Net
uid 30457,0
lang 2
decl (Decl
n "amm_ready_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 166
suid 610,0
)
declText (MLText
uid 30458,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,42800,-171500,43600"
st "signal amm_ready_3_s              : std_logic"
)
)
*713 (Net
uid 30469,0
decl (Decl
n "amm_read_2_s"
t "std_logic"
o 156
suid 612,0
)
declText (MLText
uid 30470,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,34800,-171500,35600"
st "signal amm_read_2_s               : std_logic"
)
)
*714 (Net
uid 30477,0
lang 2
decl (Decl
n "amm_read_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 157
suid 614,0
)
declText (MLText
uid 30478,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,35600,-171500,36400"
st "signal amm_read_3_s               : std_logic"
)
)
*715 (Net
uid 30491,0
decl (Decl
n "amm_read_data_2_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 159
suid 616,0
)
declText (MLText
uid 30492,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,37200,-161000,38000"
st "signal amm_read_data_2_s          : std_logic_vector(511 DOWNTO 0)"
)
)
*716 (Net
uid 30509,0
lang 2
decl (Decl
n "amm_read_data_3_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 160
suid 619,0
)
declText (MLText
uid 30510,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,38000,-161000,38800"
st "signal amm_read_data_3_s          : std_logic_vector(511 downto 0)"
)
)
*717 (Net
uid 30537,0
decl (Decl
n "amm_read_data_valid_2_s"
t "std_logic"
o 162
suid 623,0
)
declText (MLText
uid 30538,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,39600,-171500,40400"
st "signal amm_read_data_valid_2_s    : std_logic"
)
)
*718 (Net
uid 30545,0
lang 2
decl (Decl
n "amm_read_data_valid_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 163
suid 625,0
)
declText (MLText
uid 30546,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,40400,-171500,41200"
st "signal amm_read_data_valid_3_s    : std_logic"
)
)
*719 (Net
uid 30559,0
lang 2
decl (Decl
n "amm_address_2_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 144
suid 627,0
i "(others => '0')"
)
declText (MLText
uid 30560,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,25200,-151500,26000"
st "signal amm_address_2_s            : std_logic_vector(31 downto 0)  := (others => '0')"
)
)
*720 (Net
uid 30577,0
lang 2
decl (Decl
n "amm_address_3_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 145
suid 630,0
i "(others => '0')"
)
declText (MLText
uid 30578,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,26000,-151500,26800"
st "signal amm_address_3_s            : std_logic_vector(31 downto 0)  := (others => '0')"
)
)
*721 (Net
uid 30593,0
decl (Decl
n "amm_write_2_s"
t "std_logic"
o 172
suid 633,0
)
declText (MLText
uid 30594,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,47600,-171500,48400"
st "signal amm_write_2_s              : std_logic"
)
)
*722 (Net
uid 30601,0
lang 2
decl (Decl
n "amm_write_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 173
suid 635,0
)
declText (MLText
uid 30602,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,48400,-171500,49200"
st "signal amm_write_3_s              : std_logic"
)
)
*723 (Net
uid 30619,0
decl (Decl
n "amm_write_data_2_s"
t "std_logic_vector"
b "(511 downto 0)"
o 176
suid 637,0
)
declText (MLText
uid 30620,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,50800,-161000,51600"
st "signal amm_write_data_2_s         : std_logic_vector(511 downto 0)"
)
)
*724 (Net
uid 30647,0
lang 2
decl (Decl
n "amm_write_data_3_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 177
suid 642,0
)
declText (MLText
uid 30648,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,51600,-161000,52400"
st "signal amm_write_data_3_s         : std_logic_vector(511 downto 0)"
)
)
*725 (Net
uid 30673,0
lang 2
decl (Decl
n "amm_byte_en_2_s"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 152
suid 645,0
i "(others => '0')"
)
declText (MLText
uid 30674,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,31600,-151500,32400"
st "signal amm_byte_en_2_s            : std_logic_vector(63 downto 0)  := (others => '0')"
)
)
*726 (Net
uid 30693,0
lang 2
decl (Decl
n "amm_byte_en_3_s"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 153
suid 648,0
i "(others => '0')"
)
declText (MLText
uid 30694,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,32400,-151500,33200"
st "signal amm_byte_en_3_s            : std_logic_vector(63 downto 0)  := (others => '0')"
)
)
*727 (Net
uid 30711,0
decl (Decl
n "amm_burstcount_2_s"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 148
suid 651,0
)
declText (MLText
uid 30712,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,28400,-162000,29200"
st "signal amm_burstcount_2_s         : std_logic_vector(6 DOWNTO 0)"
)
)
*728 (Net
uid 30719,0
decl (Decl
n "amm_burstcount_3_s"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 149
suid 653,0
)
declText (MLText
uid 30720,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,29200,-162000,30000"
st "signal amm_burstcount_3_s         : std_logic_vector(6 DOWNTO 0)"
)
)
*729 (Net
uid 30727,0
decl (Decl
n "clk_ddr2_s"
t "std_logic"
o 179
suid 655,0
)
declText (MLText
uid 30728,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,53200,-171500,54000"
st "signal clk_ddr2_s                 : std_logic"
)
)
*730 (Net
uid 30735,0
lang 2
decl (Decl
n "clk_ddr3_s"
t "std_logic"
preAdd 0
posAdd 0
o 180
suid 657,0
)
declText (MLText
uid 30736,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,54000,-171500,54800"
st "signal clk_ddr3_s                 : std_logic"
)
)
*731 (Net
uid 30755,0
decl (Decl
n "rst_ddr2_n_s"
t "std_logic"
o 221
suid 659,0
)
declText (MLText
uid 30756,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,88400,-171500,89200"
st "signal rst_ddr2_n_s               : std_logic"
)
)
*732 (Net
uid 30763,0
decl (Decl
n "rst_ddr3_s"
t "std_logic"
o 222
suid 661,0
)
declText (MLText
uid 30764,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,89200,-171500,90000"
st "signal rst_ddr3_s                 : std_logic"
)
)
*733 (Net
uid 30839,0
lang 2
decl (Decl
n "ddr_2_reset_done_s"
t "std_logic"
preAdd 0
posAdd 0
o 196
suid 671,0
)
declText (MLText
uid 30840,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,66800,-171500,67600"
st "signal ddr_2_reset_done_s         : std_logic"
)
)
*734 (Net
uid 30849,0
lang 2
decl (Decl
n "ddr_3_reset_done_s"
t "std_logic"
preAdd 0
posAdd 0
o 199
suid 673,0
)
declText (MLText
uid 30850,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,70000,-171500,70800"
st "signal ddr_3_reset_done_s         : std_logic"
)
)
*735 (Net
uid 30915,0
lang 2
decl (Decl
n "ddr_2_cal_fail_s"
t "std_logic"
preAdd 0
posAdd 0
o 194
suid 684,0
)
declText (MLText
uid 30916,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,65200,-171500,66000"
st "signal ddr_2_cal_fail_s           : std_logic"
)
)
*736 (Net
uid 30925,0
lang 2
decl (Decl
n "ddr_3_cal_fail_s"
t "std_logic"
preAdd 0
posAdd 0
o 197
suid 686,0
)
declText (MLText
uid 30926,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,68400,-171500,69200"
st "signal ddr_3_cal_fail_s           : std_logic"
)
)
*737 (Net
uid 31783,0
lang 2
decl (Decl
n "ddr_0_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 189
suid 694,0
i "'0'"
)
declText (MLText
uid 31784,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,61200,-157500,62000"
st "signal ddr_0_reset_s              : std_logic                      := '0'"
)
)
*738 (Net
uid 31785,0
decl (Decl
n "rst_ddr_0_gbl_n_s"
t "std_logic"
o 223
suid 695,0
)
declText (MLText
uid 31786,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,90000,-171500,90800"
st "signal rst_ddr_0_gbl_n_s          : std_logic"
)
)
*739 (SaComponent
uid 33962,0
optionalChildren [
*740 (CptPort
uid 33538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33539,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-13375,-53000,-12625"
)
tg (CPTG
uid 33540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33541,0
va (VaSet
)
xt "-52000,-13500,-47900,-12500"
st "CLK_PCIE"
blo "-52000,-12700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_PCIE"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 3,0
)
)
)
*741 (CptPort
uid 33542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33543,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-8375,-53000,-7625"
)
tg (CPTG
uid 33544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33545,0
va (VaSet
)
xt "-52000,-8500,-48200,-7500"
st "CLK_SYS"
blo "-52000,-7700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_SYS"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 4,0
)
)
)
*742 (CptPort
uid 33546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33547,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-105375,-53000,-104625"
)
tg (CPTG
uid 33548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33549,0
va (VaSet
)
xt "-52000,-105500,-42200,-104500"
st "RXM_ADDRESS : (21:0)"
blo "-52000,-104700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RXM_ADDRESS"
t "std_logic_vector"
b "(21 DOWNTO 0)"
preAdd 0
posAdd 0
o 49
suid 15,0
)
)
)
*743 (CptPort
uid 33550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33551,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-100375,-53000,-99625"
)
tg (CPTG
uid 33552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33553,0
va (VaSet
)
xt "-52000,-100500,-41000,-99500"
st "RXM_BYTE_ENABLE : (3:0)"
blo "-52000,-99700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RXM_BYTE_ENABLE"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 50
suid 16,0
)
)
)
*744 (CptPort
uid 33554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33555,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-102375,-53000,-101625"
)
tg (CPTG
uid 33556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33557,0
va (VaSet
)
xt "-52000,-102500,-47200,-101500"
st "RXM_READ"
blo "-52000,-101700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RXM_READ"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 17,0
)
)
)
*745 (CptPort
uid 33558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33559,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-99375,-53000,-98625"
)
tg (CPTG
uid 33560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33561,0
va (VaSet
)
xt "-52000,-99500,-46800,-98500"
st "RXM_WRITE"
blo "-52000,-98700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RXM_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 18,0
)
)
)
*746 (CptPort
uid 33562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33563,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-101375,-53000,-100625"
)
tg (CPTG
uid 33564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33565,0
va (VaSet
)
xt "-52000,-101500,-40900,-100500"
st "RXM_WRITE_DATA : (31:0)"
blo "-52000,-100700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RXM_WRITE_DATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 53
suid 19,0
)
)
)
*747 (CptPort
uid 33566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33567,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-104375,-53000,-103625"
)
tg (CPTG
uid 33568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33569,0
va (VaSet
)
xt "-52000,-104500,-41300,-103500"
st "RXM_READ_DATA : (31:0)"
blo "-52000,-103700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RXM_READ_DATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 91
suid 28,0
)
)
)
*748 (CptPort
uid 33570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33571,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-103375,-53000,-102625"
)
tg (CPTG
uid 33572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33573,0
va (VaSet
)
xt "-52000,-103500,-41900,-102500"
st "RXM_READ_DATA_VALD"
blo "-52000,-102700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RXM_READ_DATA_VALD"
t "std_logic"
preAdd 0
posAdd 0
o 92
suid 29,0
)
)
)
*749 (CptPort
uid 33574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33575,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-106375,-53000,-105625"
)
tg (CPTG
uid 33576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33577,0
va (VaSet
)
xt "-52000,-106500,-42800,-105500"
st "RXM_WAIT_REQUEST"
blo "-52000,-105700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RXM_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 30,0
)
)
)
*750 (CptPort
uid 33578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33579,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-12375,-53000,-11625"
)
tg (CPTG
uid 33580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33581,0
va (VaSet
)
xt "-52000,-12500,-46400,-11500"
st "RST_PCIE_N"
blo "-52000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_PCIE_N"
t "std_logic"
o 48
suid 37,0
)
)
)
*751 (CptPort
uid 33582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33583,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-7375,-53000,-6625"
)
tg (CPTG
uid 33584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33585,0
va (VaSet
)
xt "-52000,-7500,-45200,-6500"
st "RST_GLOBAL_N"
blo "-52000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_GLOBAL_N"
t "std_logic"
o 46
suid 100,0
)
)
)
*752 (CptPort
uid 33586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33587,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-11375,-53000,-10625"
)
tg (CPTG
uid 33588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33589,0
va (VaSet
)
xt "-52000,-11500,-48400,-10500"
st "CLK_MC"
blo "-52000,-10700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 101,0
)
)
)
*753 (CptPort
uid 33590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33591,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-9375,-53000,-8625"
)
tg (CPTG
uid 33592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33593,0
va (VaSet
)
xt "-52000,-9500,-47300,-8500"
st "RST_MC_N"
blo "-52000,-8700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 102,0
)
)
)
*754 (CptPort
uid 33594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33595,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-24375,-53000,-23625"
)
tg (CPTG
uid 33596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33597,0
va (VaSet
)
xt "-52000,-24500,-42700,-23500"
st "TOP_VERSION : (15:0)"
blo "-52000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "TOP_VERSION"
t "std_logic_vector"
b "(15 downto 0)"
o 55
suid 119,0
)
)
)
*755 (CptPort
uid 33598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33599,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-23375,-53000,-22625"
)
tg (CPTG
uid 33600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33601,0
va (VaSet
)
xt "-52000,-23500,-42500,-22500"
st "TOP_REVISION : (15:0)"
blo "-52000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "TOP_REVISION"
t "std_logic_vector"
b "(15 downto 0)"
o 54
suid 120,0
)
)
)
*756 (CptPort
uid 33602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33603,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-96375,-53000,-95625"
)
tg (CPTG
uid 33604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33605,0
va (VaSet
)
xt "-52000,-96500,-38700,-95500"
st "RXM_WRITE_RESPONSE_VALID"
blo "-52000,-95700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXM_WRITE_RESPONSE_VALID"
t "std_logic"
o 95
suid 121,0
)
)
)
*757 (CptPort
uid 33606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33607,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-97375,-53000,-96625"
)
tg (CPTG
uid 33608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33609,0
va (VaSet
)
xt "-52000,-97500,-42100,-96500"
st "RXM_RESPONSE : (1:0)"
blo "-52000,-96700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RXM_RESPONSE"
t "std_logic_vector"
b "(1 downto 0)"
o 93
suid 122,0
)
)
)
*758 (CptPort
uid 33610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33611,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-30375,-53000,-29625"
)
tg (CPTG
uid 33612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33613,0
va (VaSet
)
xt "-52000,-30500,-41200,-29500"
st "USR_EVENT_MSIX_VALID"
blo "-52000,-29700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 125,0
)
)
)
*759 (CptPort
uid 33614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33615,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-29375,-53000,-28625"
)
tg (CPTG
uid 33616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33617,0
va (VaSet
)
xt "-52000,-29500,-38700,-28500"
st "USR_EVENT_MSIX_DATA : (15:0)"
blo "-52000,-28700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "USR_EVENT_MSIX_DATA"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 96
suid 126,0
)
)
)
*760 (CptPort
uid 33618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33619,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-31375,-53000,-30625"
)
tg (CPTG
uid 33620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33621,0
va (VaSet
)
xt "-52000,-31500,-40700,-30500"
st "USR_EVENT_MSIX_READY"
blo "-52000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "USR_EVENT_MSIX_READY"
t "std_logic"
o 56
suid 127,0
)
)
)
*761 (CptPort
uid 33622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33623,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-41375,-53000,-40625"
)
tg (CPTG
uid 33624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33625,0
va (VaSet
)
xt "-52000,-41500,-40000,-40500"
st "RD_DMA_3_WAIT_REQUEST"
blo "-52000,-40700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RD_DMA_3_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 130,0
)
)
)
*762 (CptPort
uid 33626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33627,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-40375,-53000,-39625"
)
tg (CPTG
uid 33628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33629,0
va (VaSet
)
xt "-52000,-40500,-38100,-39500"
st "RD_DMA_3_WRITE_DATA : (511:0)"
blo "-52000,-39700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_WRITE_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 42
suid 131,0
)
)
)
*763 (CptPort
uid 33630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33631,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-39375,-53000,-38625"
)
tg (CPTG
uid 33632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33633,0
va (VaSet
)
xt "-52000,-39500,-39800,-38500"
st "RD_DMA_3_ADDRESS : (31:0)"
blo "-52000,-38700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 38
suid 132,0
)
)
)
*764 (CptPort
uid 33634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33635,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-38375,-53000,-37625"
)
tg (CPTG
uid 33636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33637,0
va (VaSet
)
xt "-52000,-38500,-38000,-37500"
st "RD_DMA_3_BURST_COUNT : (3:0)"
blo "-52000,-37700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 39
suid 133,0
)
)
)
*765 (CptPort
uid 33638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33639,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-37375,-53000,-36625"
)
tg (CPTG
uid 33640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33641,0
va (VaSet
)
xt "-52000,-37500,-40100,-36500"
st "RD_DMA_3_BYTE_EN : (63:0)"
blo "-52000,-36700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_BYTE_EN"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 40
suid 134,0
)
)
)
*766 (CptPort
uid 33642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33643,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-36375,-53000,-35625"
)
tg (CPTG
uid 33644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33645,0
va (VaSet
)
xt "-52000,-36500,-44000,-35500"
st "RD_DMA_3_WRITE"
blo "-52000,-35700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_3_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 135,0
)
)
)
*767 (CptPort
uid 33646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33647,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-52375,-18250,-51625"
)
tg (CPTG
uid 33648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33649,0
va (VaSet
)
xt "-29700,-52500,-20000,-51500"
st "AMM_WAIT_REQUEST3"
ju 2
blo "-20000,-51700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_WAIT_REQUEST3"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 136,0
)
)
)
*768 (CptPort
uid 33650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33651,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-50375,-18250,-49625"
)
tg (CPTG
uid 33652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33653,0
va (VaSet
)
xt "-31600,-50500,-20000,-49500"
st "AMM_READ_DATA3 : (511:0)"
ju 2
blo "-20000,-49700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_READ_DATA3"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 3
suid 137,0
)
)
)
*769 (CptPort
uid 33654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33655,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-49375,-18250,-48625"
)
tg (CPTG
uid 33656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33657,0
va (VaSet
)
xt "-31200,-49500,-20000,-48500"
st "AMM_READ_DATA_VALID3"
ju 2
blo "-20000,-48700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_READ_DATA_VALID3"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 138,0
)
)
)
*770 (CptPort
uid 33658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33659,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-42375,-18250,-41625"
)
tg (CPTG
uid 33660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33661,0
va (VaSet
)
xt "-24500,-42500,-20000,-41500"
st "CLK_DDR3"
ju 2
blo "-20000,-41700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_DDR3"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 139,0
)
)
)
*771 (CptPort
uid 33662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33663,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-41375,-18250,-40625"
)
tg (CPTG
uid 33664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33665,0
va (VaSet
)
xt "-26000,-41500,-20000,-40500"
st "RST_DDR3_N"
ju 2
blo "-20000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_DDR3_N"
t "std_logic"
o 45
suid 140,0
)
)
)
*772 (CptPort
uid 33666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33667,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-51375,-18250,-50625"
)
tg (CPTG
uid 33668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33669,0
va (VaSet
)
xt "-25300,-51500,-20000,-50500"
st "AMM_READ3"
ju 2
blo "-20000,-50700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READ3"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 141,0
)
)
)
*773 (CptPort
uid 33670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33671,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-47375,-18250,-46625"
)
tg (CPTG
uid 33672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33673,0
va (VaSet
)
xt "-26100,-47500,-20000,-46500"
st "AMM_WRITE3"
ju 2
blo "-20000,-46700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_WRITE3"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 142,0
)
)
)
*774 (CptPort
uid 33674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33675,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-45375,-18250,-44625"
)
tg (CPTG
uid 33676,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33677,0
va (VaSet
)
xt "-30000,-45500,-20000,-44500"
st "AMM_BYTE_EN3 : (63:0)"
ju 2
blo "-20000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_BYTE_EN3"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 74
suid 143,0
)
)
)
*775 (CptPort
uid 33678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33679,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-44375,-18250,-43625"
)
tg (CPTG
uid 33680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33681,0
va (VaSet
)
xt "-31700,-44500,-20000,-43500"
st "AMM_BURSTCOUNT3 : (6:0)"
ju 2
blo "-20000,-43700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_BURSTCOUNT3"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 71
suid 144,0
)
)
)
*776 (CptPort
uid 33682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33683,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-48375,-18250,-47625"
)
tg (CPTG
uid 33684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33685,0
va (VaSet
)
xt "-30300,-48500,-20000,-47500"
st "AMM_ADDRESS3 : (31:0)"
ju 2
blo "-20000,-47700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_ADDRESS3"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 68
suid 145,0
)
)
)
*777 (CptPort
uid 33686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33687,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-46375,-18250,-45625"
)
tg (CPTG
uid 33688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33689,0
va (VaSet
)
xt "-32000,-46500,-20000,-45500"
st "AMM_WRITE_DATA3 : (511:0)"
ju 2
blo "-20000,-45700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_WRITE_DATA3"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 83
suid 146,0
)
)
)
*778 (CptPort
uid 33690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33691,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-44375,-53000,-43625"
)
tg (CPTG
uid 33692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33693,0
va (VaSet
)
xt "-52000,-44500,-44200,-43500"
st "WR_DMA_3_READ"
blo "-52000,-43700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "WR_DMA_3_READ"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 147,0
)
)
)
*779 (CptPort
uid 33694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33695,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-45375,-53000,-44625"
)
tg (CPTG
uid 33696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33697,0
va (VaSet
)
xt "-52000,-45500,-37800,-44500"
st "WR_DMA_3_BURST_COUNT : (3:0)"
blo "-52000,-44700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "WR_DMA_3_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 64
suid 148,0
)
)
)
*780 (CptPort
uid 33698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33699,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-46375,-53000,-45625"
)
tg (CPTG
uid 33700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33701,0
va (VaSet
)
xt "-52000,-46500,-39600,-45500"
st "WR_DMA_3_ADDRESS : (31:0)"
blo "-52000,-45700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "WR_DMA_3_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 63
suid 149,0
)
)
)
*781 (CptPort
uid 33702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33703,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-47375,-53000,-46625"
)
tg (CPTG
uid 33704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33705,0
va (VaSet
)
xt "-52000,-47500,-38700,-46500"
st "WR_DMA_3_READ_DATA_VALID"
blo "-52000,-46700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_3_READ_DATA_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 150,0
)
)
)
*782 (CptPort
uid 33706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33707,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-48375,-53000,-47625"
)
tg (CPTG
uid 33708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33709,0
va (VaSet
)
xt "-52000,-48500,-38300,-47500"
st "WR_DMA_3_READ_DATA : (511:0)"
blo "-52000,-47700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_3_READ_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 104
suid 151,0
)
)
)
*783 (CptPort
uid 33710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33711,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-49375,-53000,-48625"
)
tg (CPTG
uid 33712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33713,0
va (VaSet
)
xt "-52000,-49500,-39800,-48500"
st "WR_DMA_3_WAIT_REQUEST"
blo "-52000,-48700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_3_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 152,0
)
)
)
*784 (CptPort
uid 33714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33715,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-56375,-18250,-55625"
)
tg (CPTG
uid 33716,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33717,0
va (VaSet
)
xt "-24500,-56500,-20000,-55500"
st "CLK_DDR2"
ju 2
blo "-20000,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_DDR2"
t "std_logic"
o 11
suid 157,0
)
)
)
*785 (CptPort
uid 33718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33719,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-55375,-18250,-54625"
)
tg (CPTG
uid 33720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33721,0
va (VaSet
)
xt "-26000,-55500,-20000,-54500"
st "RST_DDR2_N"
ju 2
blo "-20000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_DDR2_N"
t "std_logic"
o 44
suid 158,0
)
)
)
*786 (CptPort
uid 33722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33723,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-66375,-18250,-65625"
)
tg (CPTG
uid 33724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33725,0
va (VaSet
)
xt "-29700,-66500,-20000,-65500"
st "AMM_WAIT_REQUEST2"
ju 2
blo "-20000,-65700"
)
)
thePort (LogicalPort
decl (Decl
n "AMM_WAIT_REQUEST2"
t "std_logic"
o 8
suid 161,0
)
)
)
*787 (CptPort
uid 33726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33727,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-64375,-18250,-63625"
)
tg (CPTG
uid 33728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33729,0
va (VaSet
)
xt "-31600,-64500,-20000,-63500"
st "AMM_READ_DATA2 : (511:0)"
ju 2
blo "-20000,-63700"
)
)
thePort (LogicalPort
decl (Decl
n "AMM_READ_DATA2"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 2
suid 162,0
)
)
)
*788 (CptPort
uid 33730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33731,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-63375,-18250,-62625"
)
tg (CPTG
uid 33732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33733,0
va (VaSet
)
xt "-31200,-63500,-20000,-62500"
st "AMM_READ_DATA_VALID2"
ju 2
blo "-20000,-62700"
)
)
thePort (LogicalPort
decl (Decl
n "AMM_READ_DATA_VALID2"
t "std_logic"
o 5
suid 163,0
)
)
)
*789 (CptPort
uid 33734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33735,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-56375,-53000,-55625"
)
tg (CPTG
uid 33736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33737,0
va (VaSet
)
xt "-52000,-56500,-40000,-55500"
st "RD_DMA_2_WAIT_REQUEST"
blo "-52000,-55700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RD_DMA_2_WAIT_REQUEST"
t "std_logic"
o 89
suid 173,0
)
)
)
*790 (CptPort
uid 33738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33739,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-55375,-53000,-54625"
)
tg (CPTG
uid 33740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33741,0
va (VaSet
)
xt "-52000,-55500,-38100,-54500"
st "RD_DMA_2_WRITE_DATA : (511:0)"
blo "-52000,-54700"
)
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_2_WRITE_DATA"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 37
suid 174,0
)
)
)
*791 (CptPort
uid 33742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33743,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-54375,-53000,-53625"
)
tg (CPTG
uid 33744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33745,0
va (VaSet
)
xt "-52000,-54500,-39800,-53500"
st "RD_DMA_2_ADDRESS : (31:0)"
blo "-52000,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_2_ADDRESS"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 33
suid 175,0
)
)
)
*792 (CptPort
uid 33746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33747,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-53375,-53000,-52625"
)
tg (CPTG
uid 33748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33749,0
va (VaSet
)
xt "-52000,-53500,-38000,-52500"
st "RD_DMA_2_BURST_COUNT : (3:0)"
blo "-52000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_2_BURST_COUNT"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 176,0
)
)
)
*793 (CptPort
uid 33750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33751,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-52375,-53000,-51625"
)
tg (CPTG
uid 33752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33753,0
va (VaSet
)
xt "-52000,-52500,-40100,-51500"
st "RD_DMA_2_BYTE_EN : (63:0)"
blo "-52000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_2_BYTE_EN"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 35
suid 177,0
)
)
)
*794 (CptPort
uid 33754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33755,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-51375,-53000,-50625"
)
tg (CPTG
uid 33756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33757,0
va (VaSet
)
xt "-52000,-51500,-44000,-50500"
st "RD_DMA_2_WRITE"
blo "-52000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "RD_DMA_2_WRITE"
t "std_logic"
o 36
suid 178,0
)
)
)
*795 (CptPort
uid 33758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33759,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-60375,-18250,-59625"
)
tg (CPTG
uid 33760,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33761,0
va (VaSet
)
xt "-32000,-60500,-20000,-59500"
st "AMM_WRITE_DATA2 : (511:0)"
ju 2
blo "-20000,-59700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_WRITE_DATA2"
t "std_logic_vector"
b "(511 downto 0)"
o 82
suid 185,0
)
)
)
*796 (CptPort
uid 33762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33763,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-62375,-18250,-61625"
)
tg (CPTG
uid 33764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33765,0
va (VaSet
)
xt "-30300,-62500,-20000,-61500"
st "AMM_ADDRESS2 : (31:0)"
ju 2
blo "-20000,-61700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_ADDRESS2"
t "std_logic_vector"
b "(31 downto 0)"
o 67
suid 186,0
)
)
)
*797 (CptPort
uid 33766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33767,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-58375,-18250,-57625"
)
tg (CPTG
uid 33768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33769,0
va (VaSet
)
xt "-31700,-58500,-20000,-57500"
st "AMM_BURSTCOUNT2 : (6:0)"
ju 2
blo "-20000,-57700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_BURSTCOUNT2"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 70
suid 187,0
)
)
)
*798 (CptPort
uid 33770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33771,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-59375,-18250,-58625"
)
tg (CPTG
uid 33772,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33773,0
va (VaSet
)
xt "-30000,-59500,-20000,-58500"
st "AMM_BYTE_EN2 : (63:0)"
ju 2
blo "-20000,-58700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_BYTE_EN2"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 73
suid 188,0
)
)
)
*799 (CptPort
uid 33774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33775,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-61375,-18250,-60625"
)
tg (CPTG
uid 33776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33777,0
va (VaSet
)
xt "-26100,-61500,-20000,-60500"
st "AMM_WRITE2"
ju 2
blo "-20000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_WRITE2"
t "std_logic"
o 79
suid 189,0
)
)
)
*800 (CptPort
uid 33778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33779,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-65375,-18250,-64625"
)
tg (CPTG
uid 33780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33781,0
va (VaSet
)
xt "-25300,-65500,-20000,-64500"
st "AMM_READ2"
ju 2
blo "-20000,-64700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_READ2"
t "std_logic"
o 76
suid 190,0
)
)
)
*801 (CptPort
uid 33782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33783,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-64375,-53000,-63625"
)
tg (CPTG
uid 33784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33785,0
va (VaSet
)
xt "-52000,-64500,-39800,-63500"
st "WR_DMA_2_WAIT_REQUEST"
blo "-52000,-63700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_WAIT_REQUEST"
t "std_logic"
o 103
suid 197,0
)
)
)
*802 (CptPort
uid 33786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33787,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-63375,-53000,-62625"
)
tg (CPTG
uid 33788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33789,0
va (VaSet
)
xt "-52000,-63500,-38300,-62500"
st "WR_DMA_2_READ_DATA : (511:0)"
blo "-52000,-62700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_READ_DATA"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 101
suid 198,0
)
)
)
*803 (CptPort
uid 33790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33791,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-61375,-53000,-60625"
)
tg (CPTG
uid 33792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33793,0
va (VaSet
)
xt "-52000,-61500,-39600,-60500"
st "WR_DMA_2_ADDRESS : (31:0)"
blo "-52000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_ADDRESS"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 60
suid 199,0
)
)
)
*804 (CptPort
uid 33794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33795,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-62375,-53000,-61625"
)
tg (CPTG
uid 33796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33797,0
va (VaSet
)
xt "-52000,-62500,-38700,-61500"
st "WR_DMA_2_READ_DATA_VALID"
blo "-52000,-61700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WR_DMA_2_READ_DATA_VALID"
t "std_logic"
o 102
suid 200,0
)
)
)
*805 (CptPort
uid 33798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33799,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-60375,-53000,-59625"
)
tg (CPTG
uid 33800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33801,0
va (VaSet
)
xt "-52000,-60500,-37800,-59500"
st "WR_DMA_2_BURST_COUNT : (3:0)"
blo "-52000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_BURST_COUNT"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 61
suid 201,0
)
)
)
*806 (CptPort
uid 33802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33803,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-59375,-53000,-58625"
)
tg (CPTG
uid 33804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33805,0
va (VaSet
)
xt "-52000,-59500,-44200,-58500"
st "WR_DMA_2_READ"
blo "-52000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "WR_DMA_2_READ"
t "std_logic"
o 62
suid 202,0
)
)
)
*807 (CptPort
uid 33806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33807,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-112375,-18250,-111625"
)
tg (CPTG
uid 33808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33809,0
va (VaSet
)
xt "-25300,-112500,-20000,-111500"
st "AMM_READ0"
ju 2
blo "-20000,-111700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_READ0"
t "std_logic"
preAdd 0
posAdd 0
o 75
suid 210,0
)
)
)
*808 (CptPort
uid 33810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33811,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-108375,-18250,-107625"
)
tg (CPTG
uid 33812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33813,0
va (VaSet
)
xt "-26100,-108500,-20000,-107500"
st "AMM_WRITE0"
ju 2
blo "-20000,-107700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_WRITE0"
t "std_logic"
preAdd 0
posAdd 0
o 78
suid 211,0
)
)
)
*809 (CptPort
uid 33814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33815,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-106375,-18250,-105625"
)
tg (CPTG
uid 33816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33817,0
va (VaSet
)
xt "-30000,-106500,-20000,-105500"
st "AMM_BYTE_EN0 : (63:0)"
ju 2
blo "-20000,-105700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_BYTE_EN0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 72
suid 212,0
)
)
)
*810 (CptPort
uid 33818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33819,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-105375,-18250,-104625"
)
tg (CPTG
uid 33820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33821,0
va (VaSet
)
xt "-31700,-105500,-20000,-104500"
st "AMM_BURSTCOUNT0 : (6:0)"
ju 2
blo "-20000,-104700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMM_BURSTCOUNT0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 69
suid 213,0
)
)
)
*811 (CptPort
uid 33822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33823,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-109375,-18250,-108625"
)
tg (CPTG
uid 33824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33825,0
va (VaSet
)
xt "-30300,-109500,-20000,-108500"
st "AMM_ADDRESS0 : (31:0)"
ju 2
blo "-20000,-108700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_ADDRESS0"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 66
suid 214,0
)
)
)
*812 (CptPort
uid 33826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33827,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-107375,-18250,-106625"
)
tg (CPTG
uid 33828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33829,0
va (VaSet
)
xt "-32000,-107500,-20000,-106500"
st "AMM_WRITE_DATA0 : (511:0)"
ju 2
blo "-20000,-106700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "AMM_WRITE_DATA0"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 81
suid 215,0
)
)
)
*813 (CptPort
uid 33830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33831,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-89375,-53000,-88625"
)
tg (CPTG
uid 33832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33833,0
va (VaSet
)
xt "-52000,-89500,-44200,-88500"
st "WR_DMA_0_READ"
blo "-52000,-88700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "WR_DMA_0_READ"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 216,0
)
)
)
*814 (CptPort
uid 33834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33835,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-90375,-53000,-89625"
)
tg (CPTG
uid 33836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33837,0
va (VaSet
)
xt "-52000,-90500,-37800,-89500"
st "WR_DMA_0_BURST_COUNT : (3:0)"
blo "-52000,-89700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "WR_DMA_0_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 58
suid 217,0
)
)
)
*815 (CptPort
uid 33838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33839,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-91375,-53000,-90625"
)
tg (CPTG
uid 33840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33841,0
va (VaSet
)
xt "-52000,-91500,-39600,-90500"
st "WR_DMA_0_ADDRESS : (31:0)"
blo "-52000,-90700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "WR_DMA_0_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 57
suid 218,0
)
)
)
*816 (CptPort
uid 33842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33843,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-92375,-53000,-91625"
)
tg (CPTG
uid 33844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33845,0
va (VaSet
)
xt "-52000,-92500,-38700,-91500"
st "WR_DMA_0_READ_DATA_VALID"
blo "-52000,-91700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_0_READ_DATA_VALID"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 219,0
)
)
)
*817 (CptPort
uid 33846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33847,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-93375,-53000,-92625"
)
tg (CPTG
uid 33848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33849,0
va (VaSet
)
xt "-52000,-93500,-38300,-92500"
st "WR_DMA_0_READ_DATA : (511:0)"
blo "-52000,-92700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_0_READ_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 98
suid 220,0
)
)
)
*818 (CptPort
uid 33850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33851,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-94375,-53000,-93625"
)
tg (CPTG
uid 33852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33853,0
va (VaSet
)
xt "-52000,-94500,-39800,-93500"
st "WR_DMA_0_WAIT_REQUEST"
blo "-52000,-93700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WR_DMA_0_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 221,0
)
)
)
*819 (CptPort
uid 33854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33855,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-86375,-53000,-85625"
)
tg (CPTG
uid 33856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33857,0
va (VaSet
)
xt "-52000,-86500,-40000,-85500"
st "RD_DMA_0_WAIT_REQUEST"
blo "-52000,-85700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RD_DMA_0_WAIT_REQUEST"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 222,0
)
)
)
*820 (CptPort
uid 33858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33859,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-85375,-53000,-84625"
)
tg (CPTG
uid 33860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33861,0
va (VaSet
)
xt "-52000,-85500,-38100,-84500"
st "RD_DMA_0_WRITE_DATA : (511:0)"
blo "-52000,-84700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_WRITE_DATA"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 32
suid 223,0
)
)
)
*821 (CptPort
uid 33862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33863,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-83375,-53000,-82625"
)
tg (CPTG
uid 33864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33865,0
va (VaSet
)
xt "-52000,-83500,-38000,-82500"
st "RD_DMA_0_BURST_COUNT : (3:0)"
blo "-52000,-82700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_BURST_COUNT"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 29
suid 224,0
)
)
)
*822 (CptPort
uid 33866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33867,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-84375,-53000,-83625"
)
tg (CPTG
uid 33868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33869,0
va (VaSet
)
xt "-52000,-84500,-39800,-83500"
st "RD_DMA_0_ADDRESS : (31:0)"
blo "-52000,-83700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_ADDRESS"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 28
suid 225,0
)
)
)
*823 (CptPort
uid 33870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33871,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-82375,-53000,-81625"
)
tg (CPTG
uid 33872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33873,0
va (VaSet
)
xt "-52000,-82500,-40100,-81500"
st "RD_DMA_0_BYTE_EN : (63:0)"
blo "-52000,-81700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_BYTE_EN"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 30
suid 226,0
)
)
)
*824 (CptPort
uid 33874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33875,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-53750,-81375,-53000,-80625"
)
tg (CPTG
uid 33876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33877,0
va (VaSet
)
xt "-52000,-81500,-44000,-80500"
st "RD_DMA_0_WRITE"
blo "-52000,-80700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RD_DMA_0_WRITE"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 227,0
)
)
)
*825 (CptPort
uid 33878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33879,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-113375,-18250,-112625"
)
tg (CPTG
uid 33880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33881,0
va (VaSet
)
xt "-29700,-113500,-20000,-112500"
st "AMM_WAIT_REQUEST0"
ju 2
blo "-20000,-112700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_WAIT_REQUEST0"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 228,0
)
)
)
*826 (CptPort
uid 33882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33883,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-111375,-18250,-110625"
)
tg (CPTG
uid 33884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33885,0
va (VaSet
)
xt "-31600,-111500,-20000,-110500"
st "AMM_READ_DATA0 : (511:0)"
ju 2
blo "-20000,-110700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_READ_DATA0"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 1
suid 229,0
)
)
)
*827 (CptPort
uid 33886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33887,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-110375,-18250,-109625"
)
tg (CPTG
uid 33888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33889,0
va (VaSet
)
xt "-31200,-110500,-20000,-109500"
st "AMM_READ_DATA_VALID0"
ju 2
blo "-20000,-109700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AMM_READ_DATA_VALID0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 230,0
)
)
)
*828 (CptPort
uid 33890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33891,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-103375,-18250,-102625"
)
tg (CPTG
uid 33892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33893,0
va (VaSet
)
xt "-24500,-103500,-20000,-102500"
st "CLK_DDR0"
ju 2
blo "-20000,-102700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLK_DDR0"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 231,0
)
)
)
*829 (CptPort
uid 33894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33895,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-102375,-18250,-101625"
)
tg (CPTG
uid 33896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33897,0
va (VaSet
)
xt "-26000,-102500,-20000,-101500"
st "RST_DDR0_N"
ju 2
blo "-20000,-101700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_DDR0_N"
t "std_logic"
o 43
suid 232,0
)
)
)
*830 (CptPort
uid 33898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33899,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-83375,-18250,-82625"
)
tg (CPTG
uid 33900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33901,0
va (VaSet
)
xt "-29100,-83500,-20000,-82500"
st "DDR_0_RESET_DONE"
ju 2
blo "-20000,-82700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_0_RESET_DONE"
t "std_logic"
o 18
suid 234,0
)
)
)
*831 (CptPort
uid 33902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33903,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-80375,-18250,-79625"
)
tg (CPTG
uid 33904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33905,0
va (VaSet
)
xt "-27300,-80500,-20000,-79500"
st "DDR_0_CAL_FAIL"
ju 2
blo "-20000,-79700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_0_CAL_FAIL"
t "std_logic"
o 16
suid 237,0
)
)
)
*832 (CptPort
uid 33906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33907,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-86375,-18250,-85625"
)
tg (CPTG
uid 33908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33909,0
va (VaSet
)
xt "-26400,-86500,-20000,-85500"
st "DDR_0_RST_N"
ju 2
blo "-20000,-85700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DDR_0_RST_N"
t "std_logic"
preAdd 0
posAdd 0
o 84
suid 240,0
)
)
)
*833 (CptPort
uid 33910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33911,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-77375,-18250,-76625"
)
tg (CPTG
uid 33912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33913,0
va (VaSet
)
xt "-27700,-77500,-20000,-76500"
st "DDR_0_CAL_PASS"
ju 2
blo "-20000,-76700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_0_CAL_PASS"
t "std_logic"
o 17
suid 241,0
)
)
)
*834 (CptPort
uid 33914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33915,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-79375,-18250,-78625"
)
tg (CPTG
uid 33916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33917,0
va (VaSet
)
xt "-27300,-79500,-20000,-78500"
st "DDR_1_CAL_FAIL"
ju 2
blo "-20000,-78700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_1_CAL_FAIL"
t "std_logic"
o 19
suid 242,0
)
)
)
*835 (CptPort
uid 33918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33919,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-76375,-18250,-75625"
)
tg (CPTG
uid 33920,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33921,0
va (VaSet
)
xt "-27700,-76500,-20000,-75500"
st "DDR_1_CAL_PASS"
ju 2
blo "-20000,-75700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_1_CAL_PASS"
t "std_logic"
o 20
suid 243,0
)
)
)
*836 (CptPort
uid 33922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33923,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-33375,-18250,-32625"
)
tg (CPTG
uid 33924,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33925,0
va (VaSet
)
xt "-27300,-33500,-20000,-32500"
st "DDR_2_CAL_FAIL"
ju 2
blo "-20000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_2_CAL_FAIL"
t "std_logic"
o 22
suid 244,0
)
)
)
*837 (CptPort
uid 33926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33927,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-30375,-18250,-29625"
)
tg (CPTG
uid 33928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33929,0
va (VaSet
)
xt "-27700,-30500,-20000,-29500"
st "DDR_2_CAL_PASS"
ju 2
blo "-20000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_2_CAL_PASS"
t "std_logic"
o 23
suid 245,0
)
)
)
*838 (CptPort
uid 33930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33931,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-29375,-18250,-28625"
)
tg (CPTG
uid 33932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33933,0
va (VaSet
)
xt "-27700,-29500,-20000,-28500"
st "DDR_3_CAL_PASS"
ju 2
blo "-20000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_3_CAL_PASS"
t "std_logic"
o 26
suid 246,0
)
)
)
*839 (CptPort
uid 33934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33935,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-32375,-18250,-31625"
)
tg (CPTG
uid 33936,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33937,0
va (VaSet
)
xt "-27300,-32500,-20000,-31500"
st "DDR_3_CAL_FAIL"
ju 2
blo "-20000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_3_CAL_FAIL"
t "std_logic"
o 25
suid 247,0
)
)
)
*840 (CptPort
uid 33938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33939,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-82375,-18250,-81625"
)
tg (CPTG
uid 33940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33941,0
va (VaSet
)
xt "-29100,-82500,-20000,-81500"
st "DDR_1_RESET_DONE"
ju 2
blo "-20000,-81700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_1_RESET_DONE"
t "std_logic"
o 21
suid 248,0
)
)
)
*841 (CptPort
uid 33942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33943,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-36375,-18250,-35625"
)
tg (CPTG
uid 33944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33945,0
va (VaSet
)
xt "-29100,-36500,-20000,-35500"
st "DDR_2_RESET_DONE"
ju 2
blo "-20000,-35700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_2_RESET_DONE"
t "std_logic"
o 24
suid 249,0
)
)
)
*842 (CptPort
uid 33946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33947,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-35375,-18250,-34625"
)
tg (CPTG
uid 33948,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33949,0
va (VaSet
)
xt "-29100,-35500,-20000,-34500"
st "DDR_3_RESET_DONE"
ju 2
blo "-20000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "DDR_3_RESET_DONE"
t "std_logic"
o 27
suid 250,0
)
)
)
*843 (CptPort
uid 33950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33951,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-85375,-18250,-84625"
)
tg (CPTG
uid 33952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33953,0
va (VaSet
)
xt "-26400,-85500,-20000,-84500"
st "DDR_1_RST_N"
ju 2
blo "-20000,-84700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_1_RST_N"
t "std_logic"
o 85
suid 251,0
)
)
)
*844 (CptPort
uid 33954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33955,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-39375,-18250,-38625"
)
tg (CPTG
uid 33956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33957,0
va (VaSet
)
xt "-26400,-39500,-20000,-38500"
st "DDR_2_RST_N"
ju 2
blo "-20000,-38700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_2_RST_N"
t "std_logic"
o 86
suid 252,0
)
)
)
*845 (CptPort
uid 33958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33959,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-19000,-38375,-18250,-37625"
)
tg (CPTG
uid 33960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33961,0
va (VaSet
)
xt "-26400,-38500,-20000,-37500"
st "DDR_3_RST_N"
ju 2
blo "-20000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DDR_3_RST_N"
t "std_logic"
o 87
suid 253,0
)
)
)
]
shape (Rectangle
uid 33963,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-53000,-115000,-19000,-5000"
)
oxt "36000,9000,70000,119000"
ttg (MlTextGroup
uid 33964,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*846 (Text
uid 33965,0
va (VaSet
font "Arial,8,1"
)
xt "-36300,-83000,-30600,-82000"
st "fdas_core_lib"
blo "-36300,-82200"
tm "BdLibraryNameMgr"
)
*847 (Text
uid 33966,0
va (VaSet
font "Arial,8,1"
)
xt "-36300,-82000,-32300,-81000"
st "fdas_core"
blo "-36300,-81200"
tm "CptNameMgr"
)
*848 (Text
uid 33967,0
va (VaSet
font "Arial,8,1"
)
xt "-36300,-81000,-31300,-80000"
st "fdas_core_i"
blo "-36300,-80200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33968,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33969,0
text (MLText
uid 33970,0
va (VaSet
font "Courier New,8,0"
)
xt "-53000,-138800,-24500,-129200"
st "ddr_g             = ddr_g               ( natural )  
fft_g             = fft_g               ( natural )  
fft_abits_g       = fft_abits_g         ( natural )  
ifft_g            = ifft_g              ( natural )  
ifft_loop_g       = ifft_loop_g         ( natural )  
ifft_loop_bits_g  = ifft_loop_bits_g    ( natural )  
summer_g          = summer_g            ( natural )  
harmonic_g        = harmonic_g          ( natural )  
product_id_g      = product_id_g        ( natural )  
version_number_g  = core_version_g      ( natural )  
revision_number_g = core_revision_g     ( natural )  
res_pages_g       = res_pages_g         ( natural )  "
)
header ""
)
elements [
(GiElement
name "ddr_g"
type "natural"
value "ddr_g"
)
(GiElement
name "fft_g"
type "natural"
value "fft_g"
)
(GiElement
name "fft_abits_g"
type "natural"
value "fft_abits_g"
)
(GiElement
name "ifft_g"
type "natural"
value "ifft_g"
)
(GiElement
name "ifft_loop_g"
type "natural"
value "ifft_loop_g"
)
(GiElement
name "ifft_loop_bits_g"
type "natural"
value "ifft_loop_bits_g"
)
(GiElement
name "summer_g"
type "natural"
value "summer_g"
)
(GiElement
name "harmonic_g"
type "natural"
value "harmonic_g"
)
(GiElement
name "product_id_g"
type "natural"
value "product_id_g"
)
(GiElement
name "version_number_g"
type "natural"
value "core_version_g"
)
(GiElement
name "revision_number_g"
type "natural"
value "core_revision_g"
)
(GiElement
name "res_pages_g"
type "natural"
value "res_pages_g"
)
]
)
viewicon (ZoomableIcon
uid 33971,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-52750,-6750,-51250,-5250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*849 (Net
uid 33978,0
lang 1
decl (Decl
n "ddr_1_reset_done_s"
t "std_logic"
preAdd 0
posAdd 0
o 268
suid 697,0
)
declText (MLText
uid 33979,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,63600,-171500,64400"
st "signal ddr_1_reset_done_s         : std_logic"
)
)
*850 (Net
uid 33986,0
lang 1
decl (Decl
n "ddr_1_cal_fail_s"
t "std_logic"
preAdd 0
posAdd 0
o 269
suid 699,0
)
declText (MLText
uid 33987,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,62000,-171500,62800"
st "signal ddr_1_cal_fail_s           : std_logic"
)
)
*851 (Net
uid 33988,0
lang 2
decl (Decl
n "ddr_0_cal_success_s"
t "std_logic"
eolc "--           status.local_cal_success"
preAdd 0
posAdd 0
o 187
suid 700,0
)
declText (MLText
uid 33989,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,59600,-152500,60400"
st "signal ddr_0_cal_success_s        : std_logic --           status.local_cal_success"
)
)
*852 (Net
uid 33996,0
lang 1
decl (Decl
n "ddr_1_cal_success_s"
t "std_logic"
preAdd 0
posAdd 0
o 270
suid 702,0
)
declText (MLText
uid 33997,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,62800,-171500,63600"
st "signal ddr_1_cal_success_s        : std_logic"
)
)
*853 (Net
uid 34006,0
lang 1
decl (Decl
n "ddr_1_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 271
suid 704,0
i "'0'"
)
declText (MLText
uid 34007,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,64400,-157500,65200"
st "signal ddr_1_reset_s              : std_logic                      := '0'"
)
)
*854 (Net
uid 34016,0
decl (Decl
n "rst_ddr_1_gbl_n_s"
t "std_logic"
o 223
suid 706,0
)
declText (MLText
uid 34017,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,90800,-171500,91600"
st "signal rst_ddr_1_gbl_n_s          : std_logic"
)
)
*855 (Net
uid 34018,0
decl (Decl
n "rst_ddr_2_gbl_n_s"
t "std_logic"
o 224
suid 707,0
)
declText (MLText
uid 34019,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,91600,-171500,92400"
st "signal rst_ddr_2_gbl_n_s          : std_logic"
)
)
*856 (Net
uid 34020,0
lang 2
decl (Decl
n "ddr_2_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 193
suid 708,0
i "'0'"
)
declText (MLText
uid 34021,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,67600,-157500,68400"
st "signal ddr_2_reset_s              : std_logic                      := '0'"
)
)
*857 (Net
uid 34032,0
decl (Decl
n "rst_ddr_3_gbl_n_s"
t "std_logic"
o 273
suid 710,0
)
declText (MLText
uid 34033,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,92400,-171500,93200"
st "signal rst_ddr_3_gbl_n_s          : std_logic"
)
)
*858 (Net
uid 34044,0
decl (Decl
n "ddr_3_reset_s"
t "std_logic"
o 274
suid 712,0
)
declText (MLText
uid 34045,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,70800,-171500,71600"
st "signal ddr_3_reset_s              : std_logic"
)
)
*859 (Net
uid 34046,0
lang 2
decl (Decl
n "ddr_2_cal_success_s"
t "std_logic"
preAdd 0
posAdd 0
o 195
suid 713,0
)
declText (MLText
uid 34047,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,66000,-171500,66800"
st "signal ddr_2_cal_success_s        : std_logic"
)
)
*860 (Net
uid 34048,0
lang 2
decl (Decl
n "ddr_3_cal_success_s"
t "std_logic"
preAdd 0
posAdd 0
o 198
suid 714,0
)
declText (MLText
uid 34049,0
va (VaSet
font "Courier New,8,0"
)
xt "-196000,69200,-171500,70000"
st "signal ddr_3_cal_success_s        : std_logic"
)
)
*861 (Wire
uid 950,0
shape (OrthoPolyLine
uid 951,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-100000,-53750,-100000"
pts [
"-94250,-100000"
"-53750,-100000"
]
)
start &388
end &743
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 955,0
va (VaSet
)
xt "-93000,-101000,-83400,-100000"
st "rxm_byteenable_s : (3:0)"
blo "-93000,-100200"
tm "WireNameMgr"
)
)
on &37
)
*862 (Wire
uid 958,0
shape (OrthoPolyLine
uid 959,0
va (VaSet
vasetType 3
)
xt "-94250,-102000,-53750,-102000"
pts [
"-94250,-102000"
"-53750,-102000"
]
)
start &389
end &744
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 963,0
va (VaSet
)
xt "-93000,-103000,-88100,-102000"
st "rxm_read_s"
blo "-93000,-102200"
tm "WireNameMgr"
)
)
on &34
)
*863 (Wire
uid 966,0
shape (OrthoPolyLine
uid 967,0
va (VaSet
vasetType 3
)
xt "-94250,-99000,-53750,-99000"
pts [
"-94250,-99000"
"-53750,-99000"
]
)
start &392
end &745
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 971,0
va (VaSet
)
xt "-93000,-100000,-87900,-99000"
st "rxm_write_s"
blo "-93000,-99200"
tm "WireNameMgr"
)
)
on &35
)
*864 (Wire
uid 974,0
shape (OrthoPolyLine
uid 975,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-101000,-53750,-101000"
pts [
"-94250,-101000"
"-53750,-101000"
]
)
start &393
end &746
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 979,0
va (VaSet
)
xt "-93000,-102000,-83500,-101000"
st "rxm_writedata_s : (31:0)"
blo "-93000,-101200"
tm "WireNameMgr"
)
)
on &36
)
*865 (Wire
uid 982,0
shape (OrthoPolyLine
uid 983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-71000,-91000,-53750,-91000"
pts [
"-71000,-91000"
"-53750,-91000"
]
)
end &815
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 987,0
va (VaSet
)
xt "-73000,-92000,-61700,-91000"
st "wr_dma_0_address_s : (31:0)"
blo "-73000,-91200"
tm "WireNameMgr"
)
)
on &48
)
*866 (Wire
uid 990,0
shape (OrthoPolyLine
uid 991,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-90000,-53750,-90000"
pts [
"-94250,-90000"
"-53750,-90000"
]
)
start &377
end &814
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 995,0
va (VaSet
)
xt "-93000,-91000,-81300,-90000"
st "wr_dma_0_burstcount_s : (3:0)"
blo "-93000,-90200"
tm "WireNameMgr"
)
)
on &49
)
*867 (Wire
uid 998,0
shape (OrthoPolyLine
uid 999,0
va (VaSet
vasetType 3
)
xt "-94250,-89000,-53750,-89000"
pts [
"-94250,-89000"
"-53750,-89000"
]
)
start &373
end &813
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1003,0
va (VaSet
)
xt "-93000,-90000,-85900,-89000"
st "wr_dma_0_read_s"
blo "-93000,-89200"
tm "WireNameMgr"
)
)
on &50
)
*868 (Wire
uid 1022,0
shape (OrthoPolyLine
uid 1023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-69000,-84000,-53750,-84000"
pts [
"-69000,-84000"
"-53750,-84000"
]
)
end &822
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1027,0
va (VaSet
)
xt "-70000,-85000,-58900,-84000"
st "rd_dma_0_address_s : (31:0)"
blo "-70000,-84200"
tm "WireNameMgr"
)
)
on &51
)
*869 (Wire
uid 1030,0
shape (OrthoPolyLine
uid 1031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-83000,-53750,-83000"
pts [
"-94250,-83000"
"-53750,-83000"
]
)
start &364
end &821
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1035,0
va (VaSet
)
xt "-93000,-84000,-81500,-83000"
st "rd_dma_0_burstcount_s : (3:0)"
blo "-93000,-83200"
tm "WireNameMgr"
)
)
on &52
)
*870 (Wire
uid 1038,0
shape (OrthoPolyLine
uid 1039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-82000,-53750,-82000"
pts [
"-94250,-82000"
"-53750,-82000"
]
)
start &365
end &823
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1043,0
va (VaSet
)
xt "-93000,-83000,-81000,-82000"
st "rd_dma_0_byteenable_s : (63:0)"
blo "-93000,-82200"
tm "WireNameMgr"
)
)
on &53
)
*871 (Wire
uid 1054,0
shape (OrthoPolyLine
uid 1055,0
va (VaSet
vasetType 3
)
xt "-94250,-81000,-53750,-81000"
pts [
"-94250,-81000"
"-53750,-81000"
]
)
start &361
end &824
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1057,0
va (VaSet
)
xt "-93000,-82000,-85900,-81000"
st "rd_dma_0_write_s"
blo "-93000,-81200"
tm "WireNameMgr"
)
)
on &54
)
*872 (Wire
uid 1062,0
shape (OrthoPolyLine
uid 1063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-85000,-53750,-85000"
pts [
"-94250,-85000"
"-53750,-85000"
]
)
start &362
end &820
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1065,0
va (VaSet
)
xt "-93000,-86000,-81100,-85000"
st "rd_dma_0_writedata_s : (511:0)"
blo "-93000,-85200"
tm "WireNameMgr"
)
)
on &55
)
*873 (Wire
uid 1070,0
shape (OrthoPolyLine
uid 1071,0
va (VaSet
vasetType 3
)
xt "-94250,-13000,-53750,-13000"
pts [
"-94250,-13000"
"-53750,-13000"
]
)
start &359
end &740
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1073,0
va (VaSet
)
xt "-93000,-14000,-88600,-13000"
st "clk_pcie_s"
blo "-93000,-13200"
tm "WireNameMgr"
)
)
on &38
)
*874 (Wire
uid 1158,0
shape (OrthoPolyLine
uid 1159,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-104000,-53750,-104000"
pts [
"-53750,-104000"
"-94250,-104000"
]
)
start &747
end &390
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1163,0
va (VaSet
)
xt "-93000,-105000,-83700,-104000"
st "rxm_readdata_s : (31:0)"
blo "-93000,-104200"
tm "WireNameMgr"
)
)
on &39
)
*875 (Wire
uid 1166,0
shape (OrthoPolyLine
uid 1167,0
va (VaSet
vasetType 3
)
xt "-94250,-103000,-53750,-103000"
pts [
"-53750,-103000"
"-94250,-103000"
]
)
start &748
end &391
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1171,0
va (VaSet
)
xt "-93000,-104000,-85100,-103000"
st "rxm_readdatavalid_s"
blo "-93000,-103200"
tm "WireNameMgr"
)
)
on &40
)
*876 (Wire
uid 1182,0
shape (OrthoPolyLine
uid 1183,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-93000,-53750,-93000"
pts [
"-53750,-93000"
"-94250,-93000"
]
)
start &817
end &375
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1187,0
va (VaSet
)
xt "-93000,-94000,-81100,-93000"
st "wr_dma_0_readdata_s : (511:0)"
blo "-93000,-93200"
tm "WireNameMgr"
)
)
on &44
)
*877 (Wire
uid 1190,0
shape (OrthoPolyLine
uid 1191,0
va (VaSet
vasetType 3
)
xt "-94250,-92000,-53750,-92000"
pts [
"-53750,-92000"
"-94250,-92000"
]
)
start &816
end &378
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1195,0
va (VaSet
)
xt "-93000,-93000,-82500,-92000"
st "wr_dma_0_readdatavalid_s"
blo "-93000,-92200"
tm "WireNameMgr"
)
)
on &45
)
*878 (Wire
uid 1198,0
shape (OrthoPolyLine
uid 1199,0
va (VaSet
vasetType 3
)
xt "-94250,-94000,-53750,-94000"
pts [
"-53750,-94000"
"-94250,-94000"
]
)
start &818
end &376
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1203,0
va (VaSet
)
xt "-93000,-95000,-83100,-94000"
st "wr_dma_0_waitrequest_s"
blo "-93000,-94200"
tm "WireNameMgr"
)
)
on &46
)
*879 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
)
xt "-94250,-86000,-53750,-86000"
pts [
"-53750,-86000"
"-94250,-86000"
]
)
start &819
end &363
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1255,0
va (VaSet
)
xt "-93000,-87000,-83300,-86000"
st "rd_dma_0_waitrequest_s"
blo "-93000,-86200"
tm "WireNameMgr"
)
)
on &47
)
*880 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
)
xt "-94250,-106000,-53750,-106000"
pts [
"-53750,-106000"
"-94250,-106000"
]
)
start &749
end &386
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
)
xt "-93000,-107000,-85700,-106000"
st "rxm_waitrequest_s"
blo "-93000,-106200"
tm "WireNameMgr"
)
)
on &41
)
*881 (Wire
uid 1413,0
shape (OrthoPolyLine
uid 1414,0
va (VaSet
vasetType 3
)
xt "-123000,-135000,-114000,-135000"
pts [
"-123000,-135000"
"-114000,-135000"
]
)
start &43
end &148
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1418,0
va (VaSet
isHidden 1
)
xt "-123000,-136000,-115700,-135000"
st "CLK_PCIE_REF_1"
blo "-123000,-135200"
tm "WireNameMgr"
)
)
on &309
)
*882 (Wire
uid 2937,0
shape (OrthoPolyLine
uid 2938,0
va (VaSet
vasetType 3
)
xt "-94250,-71000,-78000,-71000"
pts [
"-78000,-71000"
"-94250,-71000"
]
)
end &369
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2944,0
va (VaSet
)
xt "-93000,-72000,-83300,-71000"
st "rd_dma_1_waitrequest_s"
blo "-93000,-71200"
tm "WireNameMgr"
)
)
on &56
)
*883 (Wire
uid 2947,0
shape (OrthoPolyLine
uid 2948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-78000,-78000,-78000"
pts [
"-78000,-78000"
"-94250,-78000"
]
)
end &382
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2954,0
va (VaSet
)
xt "-93000,-79000,-81100,-78000"
st "wr_dma_1_readdata_s : (511:0)"
blo "-93000,-78200"
tm "WireNameMgr"
)
)
on &57
)
*884 (Wire
uid 2955,0
shape (OrthoPolyLine
uid 2956,0
va (VaSet
vasetType 3
)
xt "-94250,-79000,-78000,-79000"
pts [
"-78000,-79000"
"-94250,-79000"
]
)
end &383
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2962,0
va (VaSet
)
xt "-93000,-80000,-83100,-79000"
st "wr_dma_1_waitrequest_s"
blo "-93000,-79200"
tm "WireNameMgr"
)
)
on &59
)
*885 (Wire
uid 2963,0
shape (OrthoPolyLine
uid 2964,0
va (VaSet
vasetType 3
)
xt "-94250,-77000,-78000,-77000"
pts [
"-78000,-77000"
"-94250,-77000"
]
)
end &385
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2970,0
va (VaSet
)
xt "-93000,-78000,-82500,-77000"
st "wr_dma_1_readdatavalid_s"
blo "-93000,-77200"
tm "WireNameMgr"
)
)
on &58
)
*886 (Wire
uid 3534,0
shape (OrthoPolyLine
uid 3535,0
va (VaSet
vasetType 3
)
xt "-18250,-113000,-3000,-113000"
pts [
"-18250,-113000"
"-3000,-113000"
]
)
start &825
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 3536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3537,0
va (VaSet
)
xt "-16250,-114000,-6950,-113000"
st "amm_wait_request_0_s"
blo "-16250,-113200"
tm "WireNameMgr"
)
)
on &60
)
*887 (Wire
uid 3542,0
shape (OrthoPolyLine
uid 3543,0
va (VaSet
vasetType 3
)
xt "-18250,-112000,23250,-112000"
pts [
"-18250,-112000"
"23250,-112000"
]
)
start &807
end &593
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3545,0
va (VaSet
)
xt "-16250,-113000,-10150,-112000"
st "amm_read_0_s"
blo "-16250,-112200"
tm "WireNameMgr"
)
)
on &61
)
*888 (Wire
uid 3548,0
shape (OrthoPolyLine
uid 3549,0
va (VaSet
vasetType 3
)
xt "-18250,-110000,23250,-110000"
pts [
"-18250,-110000"
"23250,-110000"
]
)
start &827
end &600
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3551,0
va (VaSet
)
xt "-16250,-111000,-5950,-110000"
st "amm_read_data_valid_0_s"
blo "-16250,-110200"
tm "WireNameMgr"
)
)
on &66
)
*889 (Wire
uid 3554,0
shape (OrthoPolyLine
uid 3555,0
va (VaSet
vasetType 3
)
xt "-18250,-108000,23250,-108000"
pts [
"-18250,-108000"
"23250,-108000"
]
)
start &808
end &594
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3557,0
va (VaSet
)
xt "-16250,-109000,-9950,-108000"
st "amm_write_0_s"
blo "-16250,-108200"
tm "WireNameMgr"
)
)
on &64
)
*890 (Wire
uid 3566,0
shape (OrthoPolyLine
uid 3567,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-109000,-3000,-109000"
pts [
"-18250,-109000"
"-3000,-109000"
]
)
start &811
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 3568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3569,0
va (VaSet
)
xt "-17000,-110000,-6700,-109000"
st "amm_address_0_s : (31:0)"
blo "-17000,-109200"
tm "WireNameMgr"
)
)
on &63
)
*891 (Wire
uid 3572,0
shape (OrthoPolyLine
uid 3573,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-107000,23250,-107000"
pts [
"-18250,-107000"
"23250,-107000"
]
)
start &812
end &597
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3575,0
va (VaSet
)
xt "11000,-108000,22500,-107000"
st "amm_write_data_0_s : (511:0)"
blo "11000,-107200"
tm "WireNameMgr"
)
)
on &65
)
*892 (Wire
uid 3578,0
shape (OrthoPolyLine
uid 3579,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-106000,23250,-106000"
pts [
"-18250,-106000"
"23250,-106000"
]
)
start &809
end &599
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3581,0
va (VaSet
)
xt "-16250,-107000,-6050,-106000"
st "amm_byte_en_0_s : (63:0)"
blo "-16250,-106200"
tm "WireNameMgr"
)
)
on &67
)
*893 (Wire
uid 3584,0
shape (OrthoPolyLine
uid 3585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-105000,23250,-105000"
pts [
"-18250,-105000"
"23250,-105000"
]
)
start &810
end &598
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3587,0
va (VaSet
)
xt "-16250,-106000,-5550,-105000"
st "amm_burstcount_0_s : (6:0)"
blo "-16250,-105200"
tm "WireNameMgr"
)
)
on &68
)
*894 (Wire
uid 3606,0
shape (OrthoPolyLine
uid 3607,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,-93000,23250,-93000"
pts [
"7000,-93000"
"23250,-93000"
]
)
end &630
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3613,0
va (VaSet
)
xt "8000,-94000,19500,-93000"
st "amm_write_data_1_s : (511:0)"
blo "8000,-93200"
tm "WireNameMgr"
)
)
on &72
)
*895 (Wire
uid 3614,0
shape (OrthoPolyLine
uid 3615,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,-91000,23250,-91000"
pts [
"7000,-91000"
"23250,-91000"
]
)
end &631
es 0
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3621,0
va (VaSet
)
xt "9000,-92000,19700,-91000"
st "amm_burstcount_1_s : (6:0)"
blo "9000,-91200"
tm "WireNameMgr"
)
)
on &74
)
*896 (Wire
uid 3622,0
shape (OrthoPolyLine
uid 3623,0
va (VaSet
vasetType 3
)
xt "7000,-98000,23250,-98000"
pts [
"7000,-98000"
"23250,-98000"
]
)
end &626
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3629,0
va (VaSet
)
xt "9000,-99000,15100,-98000"
st "amm_read_1_s"
blo "9000,-98200"
tm "WireNameMgr"
)
)
on &69
)
*897 (Wire
uid 3646,0
shape (OrthoPolyLine
uid 3647,0
va (VaSet
vasetType 3
)
xt "7000,-94000,23250,-94000"
pts [
"7000,-94000"
"23250,-94000"
]
)
end &627
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3653,0
va (VaSet
)
xt "9000,-95000,15300,-94000"
st "amm_write_1_s"
blo "9000,-94200"
tm "WireNameMgr"
)
)
on &71
)
*898 (Wire
uid 3670,0
shape (OrthoPolyLine
uid 3671,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,-92000,23250,-92000"
pts [
"7000,-92000"
"23250,-92000"
]
)
end &632
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3677,0
va (VaSet
)
xt "9000,-93000,19200,-92000"
st "amm_byte_en_1_s : (63:0)"
blo "9000,-92200"
tm "WireNameMgr"
)
)
on &73
)
*899 (Wire
uid 3734,0
shape (OrthoPolyLine
uid 3735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-112000,77000,-112000"
pts [
"63750,-112000"
"77000,-112000"
]
)
start &572
end &75
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3739,0
va (VaSet
isHidden 1
)
xt "74000,-113000,78200,-112000"
st "MEM0_CK"
blo "74000,-112200"
tm "WireNameMgr"
)
)
on &108
)
*900 (Wire
uid 3742,0
shape (OrthoPolyLine
uid 3743,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-111000,77000,-111000"
pts [
"63750,-111000"
"77000,-111000"
]
)
start &573
end &76
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3747,0
va (VaSet
isHidden 1
)
xt "74000,-112000,79200,-111000"
st "MEM0_CK_N"
blo "74000,-111200"
tm "WireNameMgr"
)
)
on &109
)
*901 (Wire
uid 3750,0
shape (OrthoPolyLine
uid 3751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-110000,77000,-110000"
pts [
"63750,-110000"
"77000,-110000"
]
)
start &574
end &77
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3755,0
va (VaSet
isHidden 1
)
xt "74000,-111000,77600,-110000"
st "MEM0_A"
blo "74000,-110200"
tm "WireNameMgr"
)
)
on &110
)
*902 (Wire
uid 3758,0
shape (OrthoPolyLine
uid 3759,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-109000,77000,-109000"
pts [
"63750,-109000"
"77000,-109000"
]
)
start &575
end &78
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3763,0
va (VaSet
isHidden 1
)
xt "74000,-110000,80100,-109000"
st "MEM0_ACT_N"
blo "74000,-109200"
tm "WireNameMgr"
)
)
on &111
)
*903 (Wire
uid 3766,0
shape (OrthoPolyLine
uid 3767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-108000,77000,-108000"
pts [
"63750,-108000"
"77000,-108000"
]
)
start &576
end &79
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3771,0
va (VaSet
isHidden 1
)
xt "74000,-109000,78100,-108000"
st "MEM0_BA"
blo "74000,-108200"
tm "WireNameMgr"
)
)
on &112
)
*904 (Wire
uid 3774,0
shape (OrthoPolyLine
uid 3775,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-107000,77000,-107000"
pts [
"63750,-107000"
"77000,-107000"
]
)
start &577
end &80
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3779,0
va (VaSet
isHidden 1
)
xt "74000,-108000,78200,-107000"
st "MEM0_BG"
blo "74000,-107200"
tm "WireNameMgr"
)
)
on &113
)
*905 (Wire
uid 3782,0
shape (OrthoPolyLine
uid 3783,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-106000,77000,-106000"
pts [
"63750,-106000"
"77000,-106000"
]
)
start &578
end &81
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3787,0
va (VaSet
isHidden 1
)
xt "74000,-107000,78700,-106000"
st "MEM0_CKE"
blo "74000,-106200"
tm "WireNameMgr"
)
)
on &114
)
*906 (Wire
uid 3790,0
shape (OrthoPolyLine
uid 3791,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-105000,77000,-105000"
pts [
"63750,-105000"
"77000,-105000"
]
)
start &579
end &82
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3795,0
va (VaSet
isHidden 1
)
xt "74000,-106000,79200,-105000"
st "MEM0_CS_N"
blo "74000,-105200"
tm "WireNameMgr"
)
)
on &115
)
*907 (Wire
uid 3798,0
shape (OrthoPolyLine
uid 3799,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-104000,77000,-104000"
pts [
"63750,-104000"
"77000,-104000"
]
)
start &580
end &83
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3803,0
va (VaSet
isHidden 1
)
xt "74000,-105000,78800,-104000"
st "MEM0_ODT"
blo "74000,-104200"
tm "WireNameMgr"
)
)
on &116
)
*908 (Wire
uid 3806,0
shape (OrthoPolyLine
uid 3807,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-103000,77000,-103000"
pts [
"63750,-103000"
"77000,-103000"
]
)
start &581
end &84
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3811,0
va (VaSet
isHidden 1
)
xt "74000,-104000,81100,-103000"
st "MEM0_RESET_N"
blo "74000,-103200"
tm "WireNameMgr"
)
)
on &117
)
*909 (Wire
uid 3814,0
shape (OrthoPolyLine
uid 3815,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-102000,77000,-102000"
pts [
"63750,-102000"
"77000,-102000"
]
)
start &582
end &85
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3819,0
va (VaSet
isHidden 1
)
xt "74000,-103000,78700,-102000"
st "MEM0_PAR"
blo "74000,-102200"
tm "WireNameMgr"
)
)
on &118
)
*910 (Wire
uid 3822,0
shape (OrthoPolyLine
uid 3823,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-113000,77000,-113000"
pts [
"77000,-113000"
"63750,-113000"
]
)
start &86
end &583
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3827,0
va (VaSet
isHidden 1
)
xt "74000,-114000,81000,-113000"
st "MEM0_ALERT_N"
blo "74000,-113200"
tm "WireNameMgr"
)
)
on &107
)
*911 (Wire
uid 3830,0
shape (OrthoPolyLine
uid 3831,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-101000,77000,-101000"
pts [
"63750,-101000"
"77000,-101000"
]
)
start &584
end &87
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3835,0
va (VaSet
isHidden 1
)
xt "74000,-102000,78800,-101000"
st "MEM0_DQS"
blo "74000,-101200"
tm "WireNameMgr"
)
)
on &119
)
*912 (Wire
uid 3838,0
shape (OrthoPolyLine
uid 3839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-100000,77000,-100000"
pts [
"63750,-100000"
"77000,-100000"
]
)
start &585
end &88
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3843,0
va (VaSet
isHidden 1
)
xt "74000,-101000,80200,-100000"
st "MEM0_DQS_N"
blo "74000,-100200"
tm "WireNameMgr"
)
)
on &120
)
*913 (Wire
uid 3846,0
shape (OrthoPolyLine
uid 3847,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-99000,77000,-99000"
pts [
"63750,-99000"
"77000,-99000"
]
)
start &586
end &89
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3851,0
va (VaSet
isHidden 1
)
xt "74000,-100000,78300,-99000"
st "MEM0_DQ"
blo "74000,-99200"
tm "WireNameMgr"
)
)
on &121
)
*914 (Wire
uid 3854,0
shape (OrthoPolyLine
uid 3855,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-98000,77000,-98000"
pts [
"63750,-98000"
"77000,-98000"
]
)
start &587
end &90
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3859,0
va (VaSet
isHidden 1
)
xt "74000,-99000,79800,-98000"
st "MEM0_DBI_N"
blo "74000,-98200"
tm "WireNameMgr"
)
)
on &122
)
*915 (Wire
uid 3958,0
shape (OrthoPolyLine
uid 3959,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-89000,77000,-89000"
pts [
"63750,-89000"
"77000,-89000"
]
)
start &605
end &91
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3963,0
va (VaSet
isHidden 1
)
xt "65000,-90000,69200,-89000"
st "MEM1_CK"
blo "65000,-89200"
tm "WireNameMgr"
)
)
on &124
)
*916 (Wire
uid 3966,0
shape (OrthoPolyLine
uid 3967,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-88000,77000,-88000"
pts [
"63750,-88000"
"77000,-88000"
]
)
start &606
end &92
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3971,0
va (VaSet
isHidden 1
)
xt "71000,-89000,76200,-88000"
st "MEM1_CK_N"
blo "71000,-88200"
tm "WireNameMgr"
)
)
on &125
)
*917 (Wire
uid 3974,0
shape (OrthoPolyLine
uid 3975,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-87000,77000,-87000"
pts [
"63750,-87000"
"77000,-87000"
]
)
start &607
end &93
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3979,0
va (VaSet
isHidden 1
)
xt "65000,-88000,68600,-87000"
st "MEM1_A"
blo "65000,-87200"
tm "WireNameMgr"
)
)
on &126
)
*918 (Wire
uid 3982,0
shape (OrthoPolyLine
uid 3983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-86000,77000,-86000"
pts [
"63750,-86000"
"77000,-86000"
]
)
start &608
end &94
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3987,0
va (VaSet
isHidden 1
)
xt "71000,-87000,77100,-86000"
st "MEM1_ACT_N"
blo "71000,-86200"
tm "WireNameMgr"
)
)
on &127
)
*919 (Wire
uid 3990,0
shape (OrthoPolyLine
uid 3991,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-85000,77000,-85000"
pts [
"63750,-85000"
"77000,-85000"
]
)
start &609
end &95
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3995,0
va (VaSet
isHidden 1
)
xt "65000,-86000,69100,-85000"
st "MEM1_BA"
blo "65000,-85200"
tm "WireNameMgr"
)
)
on &128
)
*920 (Wire
uid 3998,0
shape (OrthoPolyLine
uid 3999,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-84000,77000,-84000"
pts [
"63750,-84000"
"77000,-84000"
]
)
start &610
end &96
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4003,0
va (VaSet
isHidden 1
)
xt "65000,-85000,69200,-84000"
st "MEM1_BG"
blo "65000,-84200"
tm "WireNameMgr"
)
)
on &129
)
*921 (Wire
uid 4006,0
shape (OrthoPolyLine
uid 4007,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-83000,77000,-83000"
pts [
"63750,-83000"
"77000,-83000"
]
)
start &611
end &97
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4011,0
va (VaSet
isHidden 1
)
xt "65000,-84000,69700,-83000"
st "MEM1_CKE"
blo "65000,-83200"
tm "WireNameMgr"
)
)
on &130
)
*922 (Wire
uid 4014,0
shape (OrthoPolyLine
uid 4015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-82000,77000,-82000"
pts [
"63750,-82000"
"77000,-82000"
]
)
start &612
end &98
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4019,0
va (VaSet
isHidden 1
)
xt "71000,-83000,76200,-82000"
st "MEM1_CS_N"
blo "71000,-82200"
tm "WireNameMgr"
)
)
on &131
)
*923 (Wire
uid 4022,0
shape (OrthoPolyLine
uid 4023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-81000,77000,-81000"
pts [
"63750,-81000"
"77000,-81000"
]
)
start &613
end &99
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4027,0
va (VaSet
isHidden 1
)
xt "71000,-82000,75800,-81000"
st "MEM1_ODT"
blo "71000,-81200"
tm "WireNameMgr"
)
)
on &132
)
*924 (Wire
uid 4030,0
shape (OrthoPolyLine
uid 4031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-80000,77000,-80000"
pts [
"63750,-80000"
"77000,-80000"
]
)
start &614
end &100
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4035,0
va (VaSet
isHidden 1
)
xt "71000,-81000,78100,-80000"
st "MEM1_RESET_N"
blo "71000,-80200"
tm "WireNameMgr"
)
)
on &133
)
*925 (Wire
uid 4038,0
shape (OrthoPolyLine
uid 4039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-79000,77000,-79000"
pts [
"63750,-79000"
"77000,-79000"
]
)
start &615
end &101
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4043,0
va (VaSet
isHidden 1
)
xt "65000,-80000,69700,-79000"
st "MEM1_PAR"
blo "65000,-79200"
tm "WireNameMgr"
)
)
on &134
)
*926 (Wire
uid 4046,0
shape (OrthoPolyLine
uid 4047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-90000,77000,-90000"
pts [
"77000,-90000"
"63750,-90000"
]
)
start &102
end &616
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4051,0
va (VaSet
isHidden 1
)
xt "71000,-91000,78000,-90000"
st "MEM1_ALERT_N"
blo "71000,-90200"
tm "WireNameMgr"
)
)
on &123
)
*927 (Wire
uid 4054,0
shape (OrthoPolyLine
uid 4055,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-78000,77000,-78000"
pts [
"63750,-78000"
"77000,-78000"
]
)
start &617
end &103
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4059,0
va (VaSet
isHidden 1
)
xt "71000,-79000,75800,-78000"
st "MEM1_DQS"
blo "71000,-78200"
tm "WireNameMgr"
)
)
on &135
)
*928 (Wire
uid 4062,0
shape (OrthoPolyLine
uid 4063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-77000,77000,-77000"
pts [
"63750,-77000"
"77000,-77000"
]
)
start &618
end &104
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4067,0
va (VaSet
isHidden 1
)
xt "71000,-78000,77200,-77000"
st "MEM1_DQS_N"
blo "71000,-77200"
tm "WireNameMgr"
)
)
on &136
)
*929 (Wire
uid 4070,0
shape (OrthoPolyLine
uid 4071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-76000,77000,-76000"
pts [
"63750,-76000"
"77000,-76000"
]
)
start &619
end &105
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4075,0
va (VaSet
isHidden 1
)
xt "65000,-77000,69300,-76000"
st "MEM1_DQ"
blo "65000,-76200"
tm "WireNameMgr"
)
)
on &137
)
*930 (Wire
uid 4078,0
shape (OrthoPolyLine
uid 4079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-75000,77000,-75000"
pts [
"63750,-75000"
"77000,-75000"
]
)
start &620
end &106
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4083,0
va (VaSet
isHidden 1
)
xt "71000,-76000,76800,-75000"
st "MEM1_DBI_N"
blo "71000,-75200"
tm "WireNameMgr"
)
)
on &138
)
*931 (Wire
uid 4346,0
shape (OrthoPolyLine
uid 4347,0
va (VaSet
vasetType 3
)
xt "-18250,-103000,23250,-103000"
pts [
"-18250,-103000"
"23250,-103000"
]
)
start &828
end &591
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4349,0
va (VaSet
)
xt "-16000,-104000,-11500,-103000"
st "clk_ddr0_s"
blo "-16000,-103200"
tm "WireNameMgr"
)
)
on &139
)
*932 (Wire
uid 4352,0
shape (OrthoPolyLine
uid 4353,0
va (VaSet
vasetType 3
)
xt "-18250,-102000,23250,-102000"
pts [
"-18250,-102000"
"23250,-102000"
]
)
start &829
end &590
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4355,0
va (VaSet
)
xt "-16000,-103000,-10800,-102000"
st "rst_ddr0_n_s"
blo "-16000,-102200"
tm "WireNameMgr"
)
)
on &140
)
*933 (Wire
uid 4402,0
shape (OrthoPolyLine
uid 4403,0
va (VaSet
vasetType 3
)
xt "63750,-96000,77000,-96000"
pts [
"77000,-96000"
"63750,-96000"
]
)
start &141
end &570
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4407,0
va (VaSet
isHidden 1
)
xt "58000,-97000,64800,-96000"
st "PLL_REF_CLK_0"
blo "58000,-96200"
tm "WireNameMgr"
)
)
on &321
)
*934 (Wire
uid 4422,0
shape (OrthoPolyLine
uid 4423,0
va (VaSet
vasetType 3
)
xt "-94250,-12000,-53750,-12000"
pts [
"-94250,-12000"
"-53750,-12000"
]
)
start &466
end &750
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4425,0
va (VaSet
)
xt "-93000,-13000,-87900,-12000"
st "rst_pcie_n_s"
blo "-93000,-12200"
tm "WireNameMgr"
)
)
on &167
)
*935 (Wire
uid 4442,0
shape (OrthoPolyLine
uid 4443,0
va (VaSet
vasetType 3
)
xt "63750,-97000,77000,-97000"
pts [
"77000,-97000"
"63750,-97000"
]
)
start &142
end &571
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4447,0
va (VaSet
isHidden 1
)
xt "62000,-98000,67800,-97000"
st "OCT_RZQIN0"
blo "62000,-97200"
tm "WireNameMgr"
)
)
on &143
)
*936 (Wire
uid 4458,0
shape (OrthoPolyLine
uid 4459,0
va (VaSet
vasetType 3
)
xt "63750,-74000,77000,-74000"
pts [
"77000,-74000"
"63750,-74000"
]
)
start &144
end &604
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4463,0
va (VaSet
isHidden 1
)
xt "71000,-75000,76800,-74000"
st "OCT_RZQIN1"
blo "71000,-74200"
tm "WireNameMgr"
)
)
on &145
)
*937 (Wire
uid 4526,0
shape (OrthoPolyLine
uid 4527,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-111000,23250,-111000"
pts [
"-18250,-111000"
"23250,-111000"
]
)
start &826
end &596
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4533,0
va (VaSet
)
xt "11000,-112000,22300,-111000"
st "amm_read_data_0_s : (511:0)"
blo "11000,-111200"
tm "WireNameMgr"
)
)
on &62
)
*938 (Wire
uid 4534,0
shape (OrthoPolyLine
uid 4535,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,-109000,23250,-109000"
pts [
"5000,-109000"
"23250,-109000"
]
)
end &595
es 0
sat 16
eat 32
sty 1
sl "(31 downto 6)"
st 0
sf 1
tg (WTG
uid 4540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4541,0
va (VaSet
)
xt "11000,-110000,23300,-109000"
st "amm_address_0_s(31:6) : (31:0)"
blo "11000,-109200"
tm "WireNameMgr"
)
)
on &63
)
*939 (Wire
uid 4542,0
shape (OrthoPolyLine
uid 4543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,-95000,23250,-95000"
pts [
"7000,-95000"
"23250,-95000"
]
)
end &628
es 0
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 4548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4549,0
va (VaSet
)
xt "11000,-96000,21300,-95000"
st "amm_address_1_s : (25:0)"
blo "11000,-95200"
tm "WireNameMgr"
)
)
on &70
)
*940 (Wire
uid 5086,0
shape (OrthoPolyLine
uid 5087,0
va (VaSet
vasetType 3
)
xt "-18250,-77000,23250,-77000"
pts [
"-18250,-77000"
"23250,-77000"
]
)
start &833
end &588
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5089,0
va (VaSet
)
xt "-16000,-78000,-7900,-77000"
st "ddr_0_cal_success_s"
blo "-16000,-77200"
tm "WireNameMgr"
)
)
on &851
)
*941 (Wire
uid 5092,0
shape (OrthoPolyLine
uid 5093,0
va (VaSet
vasetType 3
)
xt "-18250,-80000,23250,-80000"
pts [
"-18250,-80000"
"23250,-80000"
]
)
start &831
end &589
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5095,0
va (VaSet
)
xt "-16000,-81000,-9700,-80000"
st "ddr_0_cal_fail_s"
blo "-16000,-80200"
tm "WireNameMgr"
)
)
on &146
)
*942 (Wire
uid 5742,0
shape (OrthoPolyLine
uid 5743,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-105000,-53750,-105000"
pts [
"-94250,-105000"
"-53750,-105000"
]
)
start &387
end &742
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5749,0
va (VaSet
)
xt "-93000,-106000,-83900,-105000"
st "rxm_address_s : (21:0)"
blo "-93000,-105200"
tm "WireNameMgr"
)
)
on &33
)
*943 (Wire
uid 5988,0
shape (OrthoPolyLine
uid 5989,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-91000,-75000,-91000"
pts [
"-94250,-91000"
"-75000,-91000"
]
)
start &372
sat 32
eat 16
sty 1
sl "(31 downto 6)"
st 0
sf 1
si 0
tg (WTG
uid 5994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5995,0
va (VaSet
)
xt "-93000,-92000,-79700,-91000"
st "wr_dma_0_address_s(31:6) : (31:0)"
blo "-93000,-91200"
tm "WireNameMgr"
)
)
on &48
)
*944 (Wire
uid 5996,0
shape (OrthoPolyLine
uid 5997,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-84000,-77000,-84000"
pts [
"-94250,-84000"
"-77000,-84000"
]
)
start &360
sat 32
eat 16
sty 1
sl "(31 downto 6)"
st 0
sf 1
si 0
tg (WTG
uid 6002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6003,0
va (VaSet
)
xt "-93000,-85000,-79900,-84000"
st "rd_dma_0_address_s(31:6) : (31:0)"
blo "-93000,-84200"
tm "WireNameMgr"
)
)
on &51
)
*945 (Wire
uid 7683,0
shape (OrthoPolyLine
uid 7684,0
va (VaSet
vasetType 3
)
xt "-123000,-137000,-114000,-137000"
pts [
"-123000,-137000"
"-114000,-137000"
]
)
start &147
end &148
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7688,0
va (VaSet
isHidden 1
)
xt "-121000,-138000,-113700,-137000"
st "CLK_PCIE_REF_0"
blo "-121000,-137200"
tm "WireNameMgr"
)
)
on &308
)
*946 (Wire
uid 7711,0
shape (OrthoPolyLine
uid 7712,0
va (VaSet
vasetType 3
)
xt "-106000,-137000,-97000,-137000"
pts [
"-97000,-137000"
"-106000,-137000"
]
)
end &148
sat 16
eat 2
st 0
sf 1
si 0
tg (WTG
uid 7717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7718,0
va (VaSet
)
xt "-105000,-138000,-98500,-137000"
st "clk_pcie_ref_0_s"
blo "-105000,-137200"
tm "WireNameMgr"
)
)
on &310
)
*947 (Wire
uid 8001,0
shape (OrthoPolyLine
uid 8002,0
va (VaSet
vasetType 3
)
xt "-66000,-7000,-53750,-7000"
pts [
"-53750,-7000"
"-66000,-7000"
]
)
start &751
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8006,0
va (VaSet
)
xt "-60000,-8000,-54900,-7000"
st "rst_pcie_n_s"
blo "-60000,-7200"
tm "WireNameMgr"
)
)
on &167
)
*948 (Wire
uid 8019,0
shape (OrthoPolyLine
uid 8020,0
va (VaSet
vasetType 3
)
xt "-65000,-8000,-53750,-8000"
pts [
"-53750,-8000"
"-65000,-8000"
]
)
start &741
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8024,0
va (VaSet
)
xt "-58000,-9000,-54200,-8000"
st "clk_sys_s"
blo "-58000,-8200"
tm "WireNameMgr"
)
)
on &153
)
*949 (Wire
uid 8123,0
shape (OrthoPolyLine
uid 8124,0
va (VaSet
vasetType 3
)
xt "-86000,12000,-74000,12000"
pts [
"-86000,12000"
"-74000,12000"
]
)
start &154
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8130,0
va (VaSet
)
xt "-84000,11000,-80200,12000"
st "clk_sys_s"
blo "-84000,11800"
tm "WireNameMgr"
)
)
on &153
)
*950 (Wire
uid 8685,0
shape (OrthoPolyLine
uid 8686,0
va (VaSet
vasetType 3
)
xt "-66000,-11000,-53750,-11000"
pts [
"-53750,-11000"
"-66000,-11000"
]
)
start &752
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8690,0
va (VaSet
)
xt "-65000,-12000,-61300,-11000"
st "clk_mc_s"
blo "-65000,-11200"
tm "WireNameMgr"
)
)
on &165
)
*951 (Wire
uid 8723,0
optionalChildren [
*952 (BdJunction
uid 19413,0
ps "OnConnectorStrategy"
shape (Circle
uid 19414,0
va (VaSet
vasetType 1
)
xt "-136400,-400,-135600,400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8724,0
va (VaSet
vasetType 3
)
xt "-144000,0,-134750,0"
pts [
"-134750,0"
"-144000,0"
]
)
start &159
sat 32
eat 16
st 0
tg (WTG
uid 8727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8728,0
va (VaSet
)
xt "-143000,-1000,-137900,0"
st "rst_pcie_n_s"
blo "-143000,-200"
tm "WireNameMgr"
)
)
on &167
)
*953 (Wire
uid 8731,0
shape (OrthoPolyLine
uid 8732,0
va (VaSet
vasetType 3
)
xt "-121250,-9000,-53750,0"
pts [
"-121250,0"
"-67000,0"
"-67000,-9000"
"-53750,-9000"
]
)
start &161
end &753
sat 32
eat 32
st 0
tg (WTG
uid 8735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8736,0
va (VaSet
)
xt "-59250,-10000,-54450,-9000"
st "rst_mc_n_s"
blo "-59250,-9200"
tm "WireNameMgr"
)
)
on &166
)
*954 (Wire
uid 8743,0
shape (OrthoPolyLine
uid 8744,0
va (VaSet
vasetType 3
)
xt "-144000,2000,-134750,2000"
pts [
"-134750,2000"
"-144000,2000"
]
)
start &160
sat 32
eat 16
st 0
tg (WTG
uid 8747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8748,0
va (VaSet
)
xt "-143000,1000,-139300,2000"
st "clk_mc_s"
blo "-143000,1800"
tm "WireNameMgr"
)
)
on &165
)
*955 (Wire
uid 9039,0
shape (OrthoPolyLine
uid 9040,0
va (VaSet
vasetType 3
)
xt "-86000,14000,-74000,14000"
pts [
"-86000,14000"
"-74000,14000"
]
)
start &154
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9046,0
va (VaSet
)
xt "-84000,13000,-80300,14000"
st "clk_mc_s"
blo "-84000,13800"
tm "WireNameMgr"
)
)
on &165
)
*956 (Wire
uid 9349,0
shape (OrthoPolyLine
uid 9350,0
va (VaSet
vasetType 3
)
xt "-100250,12000,-94000,12000"
pts [
"-100250,12000"
"-94000,12000"
]
)
start &169
end &154
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 9353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9354,0
va (VaSet
)
xt "-100000,11000,-96200,12000"
st "CLK_SYS"
blo "-100000,11800"
tm "WireNameMgr"
)
)
on &175
)
*957 (Wire
uid 9357,0
shape (OrthoPolyLine
uid 9358,0
va (VaSet
vasetType 3
)
xt "-120000,12000,-113750,12000"
pts [
"-120000,12000"
"-113750,12000"
]
)
end &170
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9362,0
va (VaSet
)
xt "-119000,11000,-114600,12000"
st "clk_pcie_s"
blo "-119000,11800"
tm "WireNameMgr"
)
)
on &38
)
*958 (Wire
uid 9365,0
shape (OrthoPolyLine
uid 9366,0
va (VaSet
vasetType 3
)
xt "-124000,14000,-113750,14000"
pts [
"-124000,14000"
"-113750,14000"
]
)
start &180
end &171
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9370,0
va (VaSet
)
xt "-123000,13000,-118700,14000"
st "rst_pcie_s"
blo "-123000,13800"
tm "WireNameMgr"
)
)
on &184
)
*959 (Wire
uid 11292,0
shape (OrthoPolyLine
uid 11293,0
va (VaSet
vasetType 3
)
xt "-136000,0,-132000,14000"
pts [
"-136000,0"
"-136000,14000"
"-132000,14000"
]
)
start &952
end &180
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 11298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11299,0
va (VaSet
isHidden 1
)
xt "-135000,-1000,-129900,0"
st "rst_pcie_n_s"
blo "-135000,-200"
tm "WireNameMgr"
)
)
on &167
)
*960 (Wire
uid 11826,0
shape (OrthoPolyLine
uid 11827,0
va (VaSet
vasetType 3
)
xt "5000,-113000,23250,-113000"
pts [
"23250,-113000"
"5000,-113000"
]
)
start &592
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 11830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11831,0
va (VaSet
)
xt "6000,-114000,12500,-113000"
st "amm_ready_0_s"
blo "6000,-113200"
tm "WireNameMgr"
)
)
on &185
)
*961 (Wire
uid 19969,0
shape (OrthoPolyLine
uid 19970,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,-24000,-53750,-24000"
pts [
"-66000,-24000"
"-53750,-24000"
]
)
start &190
end &754
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19974,0
va (VaSet
)
xt "-62000,-25000,-53500,-24000"
st "top_version_s : (15:0)"
blo "-62000,-24200"
tm "WireNameMgr"
)
)
on &194
)
*962 (Wire
uid 19977,0
shape (OrthoPolyLine
uid 19978,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,-23000,-53750,-23000"
pts [
"-66000,-23000"
"-53750,-23000"
]
)
start &190
end &755
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19982,0
va (VaSet
)
xt "-62000,-24000,-53300,-23000"
st "top_revision_s : (15:0)"
blo "-62000,-23200"
tm "WireNameMgr"
)
)
on &195
)
*963 (Wire
uid 21175,0
shape (OrthoPolyLine
uid 21176,0
va (VaSet
vasetType 3
)
xt "-134000,-97000,-127750,-97000"
pts [
"-127750,-97000"
"-134000,-97000"
]
)
start &396
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21178,0
va (VaSet
isHidden 1
)
xt "-133750,-98000,-130650,-97000"
st "RX_IN0"
blo "-133750,-97200"
tm "WireNameMgr"
)
)
on &196
)
*964 (Wire
uid 21181,0
shape (OrthoPolyLine
uid 21182,0
va (VaSet
vasetType 3
)
xt "-134000,-96000,-127750,-96000"
pts [
"-127750,-96000"
"-134000,-96000"
]
)
start &412
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21184,0
va (VaSet
isHidden 1
)
xt "-134750,-97000,-130650,-96000"
st "RX_IN0_N"
blo "-134750,-96200"
tm "WireNameMgr"
)
)
on &197
)
*965 (Wire
uid 21187,0
shape (OrthoPolyLine
uid 21188,0
va (VaSet
vasetType 3
)
xt "-134000,-95000,-127750,-95000"
pts [
"-127750,-95000"
"-134000,-95000"
]
)
start &397
end &27
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21190,0
va (VaSet
isHidden 1
)
xt "-133750,-96000,-130650,-95000"
st "RX_IN1"
blo "-133750,-95200"
tm "WireNameMgr"
)
)
on &198
)
*966 (Wire
uid 21193,0
shape (OrthoPolyLine
uid 21194,0
va (VaSet
vasetType 3
)
xt "-134000,-94000,-127750,-94000"
pts [
"-127750,-94000"
"-134000,-94000"
]
)
start &413
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21196,0
va (VaSet
isHidden 1
)
xt "-134750,-95000,-130650,-94000"
st "RX_IN1_N"
blo "-134750,-94200"
tm "WireNameMgr"
)
)
on &199
)
*967 (Wire
uid 21199,0
shape (OrthoPolyLine
uid 21200,0
va (VaSet
vasetType 3
)
xt "-134000,-93000,-127750,-93000"
pts [
"-127750,-93000"
"-134000,-93000"
]
)
start &398
end &29
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21202,0
va (VaSet
isHidden 1
)
xt "-133750,-94000,-130650,-93000"
st "RX_IN2"
blo "-133750,-93200"
tm "WireNameMgr"
)
)
on &200
)
*968 (Wire
uid 21205,0
shape (OrthoPolyLine
uid 21206,0
va (VaSet
vasetType 3
)
xt "-134000,-92000,-127750,-92000"
pts [
"-127750,-92000"
"-134000,-92000"
]
)
start &414
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21208,0
va (VaSet
isHidden 1
)
xt "-134750,-93000,-130650,-92000"
st "RX_IN2_N"
blo "-134750,-92200"
tm "WireNameMgr"
)
)
on &201
)
*969 (Wire
uid 21211,0
shape (OrthoPolyLine
uid 21212,0
va (VaSet
vasetType 3
)
xt "-134000,-91000,-127750,-91000"
pts [
"-127750,-91000"
"-134000,-91000"
]
)
start &399
end &31
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21214,0
va (VaSet
isHidden 1
)
xt "-133750,-92000,-130650,-91000"
st "RX_IN3"
blo "-133750,-91200"
tm "WireNameMgr"
)
)
on &202
)
*970 (Wire
uid 21217,0
shape (OrthoPolyLine
uid 21218,0
va (VaSet
vasetType 3
)
xt "-134000,-90000,-127750,-90000"
pts [
"-127750,-90000"
"-134000,-90000"
]
)
start &415
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21220,0
va (VaSet
isHidden 1
)
xt "-134750,-91000,-130650,-90000"
st "RX_IN3_N"
blo "-134750,-90200"
tm "WireNameMgr"
)
)
on &203
)
*971 (Wire
uid 21389,0
shape (OrthoPolyLine
uid 21390,0
va (VaSet
vasetType 3
)
xt "-134000,-89000,-127750,-89000"
pts [
"-127750,-89000"
"-134000,-89000"
]
)
start &400
end &204
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21392,0
va (VaSet
isHidden 1
)
xt "-133750,-90000,-130650,-89000"
st "RX_IN4"
blo "-133750,-89200"
tm "WireNameMgr"
)
)
on &228
)
*972 (Wire
uid 21395,0
shape (OrthoPolyLine
uid 21396,0
va (VaSet
vasetType 3
)
xt "-134000,-88000,-127750,-88000"
pts [
"-127750,-88000"
"-134000,-88000"
]
)
start &416
end &205
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21398,0
va (VaSet
isHidden 1
)
xt "-134750,-89000,-130650,-88000"
st "RX_IN4_N"
blo "-134750,-88200"
tm "WireNameMgr"
)
)
on &229
)
*973 (Wire
uid 21401,0
shape (OrthoPolyLine
uid 21402,0
va (VaSet
vasetType 3
)
xt "-134000,-87000,-127750,-87000"
pts [
"-127750,-87000"
"-134000,-87000"
]
)
start &417
end &206
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21404,0
va (VaSet
isHidden 1
)
xt "-134750,-88000,-130650,-87000"
st "RX_IN5_N"
blo "-134750,-87200"
tm "WireNameMgr"
)
)
on &230
)
*974 (Wire
uid 21407,0
shape (OrthoPolyLine
uid 21408,0
va (VaSet
vasetType 3
)
xt "-134000,-86000,-127750,-86000"
pts [
"-127750,-86000"
"-134000,-86000"
]
)
start &401
end &207
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21410,0
va (VaSet
isHidden 1
)
xt "-133750,-87000,-130650,-86000"
st "RX_IN5"
blo "-133750,-86200"
tm "WireNameMgr"
)
)
on &231
)
*975 (Wire
uid 21413,0
shape (OrthoPolyLine
uid 21414,0
va (VaSet
vasetType 3
)
xt "-134000,-85000,-127750,-85000"
pts [
"-127750,-85000"
"-134000,-85000"
]
)
start &402
end &208
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21416,0
va (VaSet
isHidden 1
)
xt "-133750,-86000,-130650,-85000"
st "RX_IN6"
blo "-133750,-85200"
tm "WireNameMgr"
)
)
on &232
)
*976 (Wire
uid 21419,0
shape (OrthoPolyLine
uid 21420,0
va (VaSet
vasetType 3
)
xt "-134000,-84000,-127750,-84000"
pts [
"-127750,-84000"
"-134000,-84000"
]
)
start &418
end &209
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21422,0
va (VaSet
isHidden 1
)
xt "-134750,-85000,-130650,-84000"
st "RX_IN6_N"
blo "-134750,-84200"
tm "WireNameMgr"
)
)
on &233
)
*977 (Wire
uid 21425,0
shape (OrthoPolyLine
uid 21426,0
va (VaSet
vasetType 3
)
xt "-134000,-83000,-127750,-83000"
pts [
"-127750,-83000"
"-134000,-83000"
]
)
start &403
end &210
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21428,0
va (VaSet
isHidden 1
)
xt "-133750,-84000,-130650,-83000"
st "RX_IN7"
blo "-133750,-83200"
tm "WireNameMgr"
)
)
on &234
)
*978 (Wire
uid 21431,0
shape (OrthoPolyLine
uid 21432,0
va (VaSet
vasetType 3
)
xt "-134000,-82000,-127750,-82000"
pts [
"-127750,-82000"
"-134000,-82000"
]
)
start &419
end &211
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21434,0
va (VaSet
isHidden 1
)
xt "-134750,-83000,-130650,-82000"
st "RX_IN7_N"
blo "-134750,-82200"
tm "WireNameMgr"
)
)
on &235
)
*979 (Wire
uid 21437,0
shape (OrthoPolyLine
uid 21438,0
va (VaSet
vasetType 3
)
xt "-134000,-80000,-127750,-80000"
pts [
"-127750,-80000"
"-134000,-80000"
]
)
start &420
end &213
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21440,0
va (VaSet
isHidden 1
)
xt "-134750,-81000,-130650,-80000"
st "RX_IN8_N"
blo "-134750,-80200"
tm "WireNameMgr"
)
)
on &236
)
*980 (Wire
uid 21443,0
shape (OrthoPolyLine
uid 21444,0
va (VaSet
vasetType 3
)
xt "-134000,-81000,-127750,-81000"
pts [
"-127750,-81000"
"-134000,-81000"
]
)
start &404
end &212
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21446,0
va (VaSet
isHidden 1
)
xt "-133750,-82000,-130650,-81000"
st "RX_IN8"
blo "-133750,-81200"
tm "WireNameMgr"
)
)
on &237
)
*981 (Wire
uid 21449,0
shape (OrthoPolyLine
uid 21450,0
va (VaSet
vasetType 3
)
xt "-134000,-79000,-127750,-79000"
pts [
"-127750,-79000"
"-134000,-79000"
]
)
start &405
end &214
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21452,0
va (VaSet
isHidden 1
)
xt "-133750,-80000,-130650,-79000"
st "RX_IN9"
blo "-133750,-79200"
tm "WireNameMgr"
)
)
on &238
)
*982 (Wire
uid 21455,0
shape (OrthoPolyLine
uid 21456,0
va (VaSet
vasetType 3
)
xt "-134000,-78000,-127750,-78000"
pts [
"-127750,-78000"
"-134000,-78000"
]
)
start &421
end &215
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21458,0
va (VaSet
isHidden 1
)
xt "-134750,-79000,-130650,-78000"
st "RX_IN9_N"
blo "-134750,-78200"
tm "WireNameMgr"
)
)
on &239
)
*983 (Wire
uid 21461,0
shape (OrthoPolyLine
uid 21462,0
va (VaSet
vasetType 3
)
xt "-134000,-77000,-127750,-77000"
pts [
"-127750,-77000"
"-134000,-77000"
]
)
start &406
end &216
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21464,0
va (VaSet
isHidden 1
)
xt "-134750,-78000,-131250,-77000"
st "RX_IN10"
blo "-134750,-77200"
tm "WireNameMgr"
)
)
on &240
)
*984 (Wire
uid 21467,0
shape (OrthoPolyLine
uid 21468,0
va (VaSet
vasetType 3
)
xt "-134000,-76000,-127750,-76000"
pts [
"-127750,-76000"
"-134000,-76000"
]
)
start &422
end &217
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21470,0
va (VaSet
isHidden 1
)
xt "-135750,-77000,-131250,-76000"
st "RX_IN10_N"
blo "-135750,-76200"
tm "WireNameMgr"
)
)
on &241
)
*985 (Wire
uid 21473,0
shape (OrthoPolyLine
uid 21474,0
va (VaSet
vasetType 3
)
xt "-134000,-75000,-127750,-75000"
pts [
"-127750,-75000"
"-134000,-75000"
]
)
start &407
end &218
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21476,0
va (VaSet
isHidden 1
)
xt "-134750,-76000,-131250,-75000"
st "RX_IN11"
blo "-134750,-75200"
tm "WireNameMgr"
)
)
on &242
)
*986 (Wire
uid 21479,0
shape (OrthoPolyLine
uid 21480,0
va (VaSet
vasetType 3
)
xt "-134000,-74000,-127750,-74000"
pts [
"-127750,-74000"
"-134000,-74000"
]
)
start &423
end &219
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21482,0
va (VaSet
isHidden 1
)
xt "-135750,-75000,-131250,-74000"
st "RX_IN11_N"
blo "-135750,-74200"
tm "WireNameMgr"
)
)
on &243
)
*987 (Wire
uid 21485,0
shape (OrthoPolyLine
uid 21486,0
va (VaSet
vasetType 3
)
xt "-134000,-73000,-127750,-73000"
pts [
"-127750,-73000"
"-134000,-73000"
]
)
start &408
end &220
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21488,0
va (VaSet
isHidden 1
)
xt "-134750,-74000,-131250,-73000"
st "RX_IN12"
blo "-134750,-73200"
tm "WireNameMgr"
)
)
on &244
)
*988 (Wire
uid 21491,0
shape (OrthoPolyLine
uid 21492,0
va (VaSet
vasetType 3
)
xt "-134000,-72000,-127750,-72000"
pts [
"-127750,-72000"
"-134000,-72000"
]
)
start &424
end &221
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21494,0
va (VaSet
isHidden 1
)
xt "-135750,-73000,-131250,-72000"
st "RX_IN12_N"
blo "-135750,-72200"
tm "WireNameMgr"
)
)
on &245
)
*989 (Wire
uid 21497,0
shape (OrthoPolyLine
uid 21498,0
va (VaSet
vasetType 3
)
xt "-134000,-71000,-127750,-71000"
pts [
"-127750,-71000"
"-134000,-71000"
]
)
start &409
end &222
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21500,0
va (VaSet
isHidden 1
)
xt "-134750,-72000,-131250,-71000"
st "RX_IN13"
blo "-134750,-71200"
tm "WireNameMgr"
)
)
on &246
)
*990 (Wire
uid 21503,0
shape (OrthoPolyLine
uid 21504,0
va (VaSet
vasetType 3
)
xt "-134000,-70000,-127750,-70000"
pts [
"-127750,-70000"
"-134000,-70000"
]
)
start &425
end &223
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21506,0
va (VaSet
isHidden 1
)
xt "-135750,-71000,-131250,-70000"
st "RX_IN13_N"
blo "-135750,-70200"
tm "WireNameMgr"
)
)
on &247
)
*991 (Wire
uid 21509,0
shape (OrthoPolyLine
uid 21510,0
va (VaSet
vasetType 3
)
xt "-134000,-69000,-127750,-69000"
pts [
"-127750,-69000"
"-134000,-69000"
]
)
start &410
end &224
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21512,0
va (VaSet
isHidden 1
)
xt "-134750,-70000,-131250,-69000"
st "RX_IN14"
blo "-134750,-69200"
tm "WireNameMgr"
)
)
on &248
)
*992 (Wire
uid 21521,0
shape (OrthoPolyLine
uid 21522,0
va (VaSet
vasetType 3
)
xt "-134000,-68000,-127750,-68000"
pts [
"-127750,-68000"
"-134000,-68000"
]
)
start &426
end &225
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21524,0
va (VaSet
isHidden 1
)
xt "-135750,-69000,-131250,-68000"
st "RX_IN14_N"
blo "-135750,-68200"
tm "WireNameMgr"
)
)
on &249
)
*993 (Wire
uid 21527,0
shape (OrthoPolyLine
uid 21528,0
va (VaSet
vasetType 3
)
xt "-134000,-67000,-127750,-67000"
pts [
"-127750,-67000"
"-134000,-67000"
]
)
start &411
end &226
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21530,0
va (VaSet
isHidden 1
)
xt "-134750,-68000,-131250,-67000"
st "RX_IN15"
blo "-134750,-67200"
tm "WireNameMgr"
)
)
on &250
)
*994 (Wire
uid 21533,0
shape (OrthoPolyLine
uid 21534,0
va (VaSet
vasetType 3
)
xt "-134000,-66000,-127750,-66000"
pts [
"-127750,-66000"
"-134000,-66000"
]
)
start &427
end &227
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21536,0
va (VaSet
isHidden 1
)
xt "-135750,-67000,-131250,-66000"
st "RX_IN15_N"
blo "-135750,-66200"
tm "WireNameMgr"
)
)
on &251
)
*995 (Wire
uid 21545,0
shape (OrthoPolyLine
uid 21546,0
va (VaSet
vasetType 3
)
xt "-134000,-64000,-127750,-64000"
pts [
"-127750,-64000"
"-134000,-64000"
]
)
start &428
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21548,0
va (VaSet
isHidden 1
)
xt "-134750,-65000,-130850,-64000"
st "TX_OUT0"
blo "-134750,-64200"
tm "WireNameMgr"
)
)
on &252
)
*996 (Wire
uid 21551,0
shape (OrthoPolyLine
uid 21552,0
va (VaSet
vasetType 3
)
xt "-134000,-63000,-127750,-63000"
pts [
"-127750,-63000"
"-134000,-63000"
]
)
start &444
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21554,0
va (VaSet
isHidden 1
)
xt "-135750,-64000,-130850,-63000"
st "TX_OUT0_N"
blo "-135750,-63200"
tm "WireNameMgr"
)
)
on &253
)
*997 (Wire
uid 21557,0
shape (OrthoPolyLine
uid 21558,0
va (VaSet
vasetType 3
)
xt "-134000,-62000,-127750,-62000"
pts [
"-127750,-62000"
"-134000,-62000"
]
)
start &429
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21560,0
va (VaSet
isHidden 1
)
xt "-134750,-63000,-130850,-62000"
st "TX_OUT1"
blo "-134750,-62200"
tm "WireNameMgr"
)
)
on &254
)
*998 (Wire
uid 21563,0
shape (OrthoPolyLine
uid 21564,0
va (VaSet
vasetType 3
)
xt "-134000,-61000,-127750,-61000"
pts [
"-127750,-61000"
"-134000,-61000"
]
)
start &445
end &21
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21566,0
va (VaSet
isHidden 1
)
xt "-135750,-62000,-130850,-61000"
st "TX_OUT1_N"
blo "-135750,-61200"
tm "WireNameMgr"
)
)
on &255
)
*999 (Wire
uid 21569,0
shape (OrthoPolyLine
uid 21570,0
va (VaSet
vasetType 3
)
xt "-134000,-60000,-127750,-60000"
pts [
"-127750,-60000"
"-134000,-60000"
]
)
start &430
end &20
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21572,0
va (VaSet
isHidden 1
)
xt "-134750,-61000,-130850,-60000"
st "TX_OUT2"
blo "-134750,-60200"
tm "WireNameMgr"
)
)
on &256
)
*1000 (Wire
uid 21575,0
shape (OrthoPolyLine
uid 21576,0
va (VaSet
vasetType 3
)
xt "-134000,-59000,-127750,-59000"
pts [
"-127750,-59000"
"-134000,-59000"
]
)
start &446
end &19
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21578,0
va (VaSet
isHidden 1
)
xt "-135750,-60000,-130850,-59000"
st "TX_OUT2_N"
blo "-135750,-59200"
tm "WireNameMgr"
)
)
on &257
)
*1001 (Wire
uid 21581,0
shape (OrthoPolyLine
uid 21582,0
va (VaSet
vasetType 3
)
xt "-134000,-58000,-127750,-58000"
pts [
"-127750,-58000"
"-134000,-58000"
]
)
start &431
end &18
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21584,0
va (VaSet
isHidden 1
)
xt "-134750,-59000,-130850,-58000"
st "TX_OUT3"
blo "-134750,-58200"
tm "WireNameMgr"
)
)
on &258
)
*1002 (Wire
uid 21801,0
shape (OrthoPolyLine
uid 21802,0
va (VaSet
vasetType 3
)
xt "-134000,-57000,-127750,-57000"
pts [
"-127750,-57000"
"-134000,-57000"
]
)
start &447
end &17
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21804,0
va (VaSet
isHidden 1
)
xt "-135750,-58000,-130850,-57000"
st "TX_OUT3_N"
blo "-135750,-57200"
tm "WireNameMgr"
)
)
on &283
)
*1003 (Wire
uid 21807,0
shape (OrthoPolyLine
uid 21808,0
va (VaSet
vasetType 3
)
xt "-134000,-56000,-127750,-56000"
pts [
"-127750,-56000"
"-134000,-56000"
]
)
start &432
end &259
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21810,0
va (VaSet
isHidden 1
)
xt "-134750,-57000,-130850,-56000"
st "TX_OUT4"
blo "-134750,-56200"
tm "WireNameMgr"
)
)
on &284
)
*1004 (Wire
uid 21813,0
shape (OrthoPolyLine
uid 21814,0
va (VaSet
vasetType 3
)
xt "-134000,-55000,-127750,-55000"
pts [
"-127750,-55000"
"-134000,-55000"
]
)
start &448
end &260
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21816,0
va (VaSet
isHidden 1
)
xt "-135750,-56000,-130850,-55000"
st "TX_OUT4_N"
blo "-135750,-55200"
tm "WireNameMgr"
)
)
on &285
)
*1005 (Wire
uid 21819,0
shape (OrthoPolyLine
uid 21820,0
va (VaSet
vasetType 3
)
xt "-134000,-54000,-127750,-54000"
pts [
"-127750,-54000"
"-134000,-54000"
]
)
start &433
end &261
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21822,0
va (VaSet
isHidden 1
)
xt "-134750,-55000,-130850,-54000"
st "TX_OUT5"
blo "-134750,-54200"
tm "WireNameMgr"
)
)
on &286
)
*1006 (Wire
uid 21825,0
shape (OrthoPolyLine
uid 21826,0
va (VaSet
vasetType 3
)
xt "-134000,-53000,-127750,-53000"
pts [
"-127750,-53000"
"-134000,-53000"
]
)
start &449
end &262
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21828,0
va (VaSet
isHidden 1
)
xt "-135750,-54000,-130850,-53000"
st "TX_OUT5_N"
blo "-135750,-53200"
tm "WireNameMgr"
)
)
on &287
)
*1007 (Wire
uid 21831,0
shape (OrthoPolyLine
uid 21832,0
va (VaSet
vasetType 3
)
xt "-134000,-52000,-127750,-52000"
pts [
"-127750,-52000"
"-134000,-52000"
]
)
start &434
end &263
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21834,0
va (VaSet
isHidden 1
)
xt "-134750,-53000,-130850,-52000"
st "TX_OUT6"
blo "-134750,-52200"
tm "WireNameMgr"
)
)
on &288
)
*1008 (Wire
uid 21837,0
shape (OrthoPolyLine
uid 21838,0
va (VaSet
vasetType 3
)
xt "-134000,-51000,-127750,-51000"
pts [
"-127750,-51000"
"-134000,-51000"
]
)
start &450
end &264
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21840,0
va (VaSet
isHidden 1
)
xt "-135750,-52000,-130850,-51000"
st "TX_OUT6_N"
blo "-135750,-51200"
tm "WireNameMgr"
)
)
on &289
)
*1009 (Wire
uid 21843,0
shape (OrthoPolyLine
uid 21844,0
va (VaSet
vasetType 3
)
xt "-134000,-50000,-127750,-50000"
pts [
"-127750,-50000"
"-134000,-50000"
]
)
start &435
end &265
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21846,0
va (VaSet
isHidden 1
)
xt "-134750,-51000,-130850,-50000"
st "TX_OUT7"
blo "-134750,-50200"
tm "WireNameMgr"
)
)
on &290
)
*1010 (Wire
uid 21855,0
shape (OrthoPolyLine
uid 21856,0
va (VaSet
vasetType 3
)
xt "-134000,-49000,-127750,-49000"
pts [
"-127750,-49000"
"-134000,-49000"
]
)
start &451
end &266
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21858,0
va (VaSet
isHidden 1
)
xt "-135750,-50000,-130850,-49000"
st "TX_OUT7_N"
blo "-135750,-49200"
tm "WireNameMgr"
)
)
on &291
)
*1011 (Wire
uid 21861,0
shape (OrthoPolyLine
uid 21862,0
va (VaSet
vasetType 3
)
xt "-134000,-48000,-127750,-48000"
pts [
"-127750,-48000"
"-134000,-48000"
]
)
start &436
end &268
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21864,0
va (VaSet
isHidden 1
)
xt "-134750,-49000,-130850,-48000"
st "TX_OUT8"
blo "-134750,-48200"
tm "WireNameMgr"
)
)
on &292
)
*1012 (Wire
uid 21867,0
shape (OrthoPolyLine
uid 21868,0
va (VaSet
vasetType 3
)
xt "-134000,-47000,-127750,-47000"
pts [
"-127750,-47000"
"-134000,-47000"
]
)
start &452
end &267
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21870,0
va (VaSet
isHidden 1
)
xt "-135750,-48000,-130850,-47000"
st "TX_OUT8_N"
blo "-135750,-47200"
tm "WireNameMgr"
)
)
on &293
)
*1013 (Wire
uid 21873,0
shape (OrthoPolyLine
uid 21874,0
va (VaSet
vasetType 3
)
xt "-134000,-46000,-127750,-46000"
pts [
"-127750,-46000"
"-134000,-46000"
]
)
start &437
end &269
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21876,0
va (VaSet
isHidden 1
)
xt "-134750,-47000,-130850,-46000"
st "TX_OUT9"
blo "-134750,-46200"
tm "WireNameMgr"
)
)
on &294
)
*1014 (Wire
uid 21879,0
shape (OrthoPolyLine
uid 21880,0
va (VaSet
vasetType 3
)
xt "-134000,-45000,-127750,-45000"
pts [
"-127750,-45000"
"-134000,-45000"
]
)
start &453
end &270
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21882,0
va (VaSet
isHidden 1
)
xt "-135750,-46000,-130850,-45000"
st "TX_OUT9_N"
blo "-135750,-45200"
tm "WireNameMgr"
)
)
on &295
)
*1015 (Wire
uid 21885,0
shape (OrthoPolyLine
uid 21886,0
va (VaSet
vasetType 3
)
xt "-134000,-44000,-127750,-44000"
pts [
"-127750,-44000"
"-134000,-44000"
]
)
start &438
end &271
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21888,0
va (VaSet
isHidden 1
)
xt "-134750,-45000,-130450,-44000"
st "TX_OUT10"
blo "-134750,-44200"
tm "WireNameMgr"
)
)
on &296
)
*1016 (Wire
uid 21891,0
shape (OrthoPolyLine
uid 21892,0
va (VaSet
vasetType 3
)
xt "-134000,-43000,-127750,-43000"
pts [
"-127750,-43000"
"-134000,-43000"
]
)
start &454
end &273
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21894,0
va (VaSet
isHidden 1
)
xt "-136750,-44000,-131050,-43000"
st "TX_OUT10_N"
blo "-136750,-43200"
tm "WireNameMgr"
)
)
on &297
)
*1017 (Wire
uid 21897,0
shape (OrthoPolyLine
uid 21898,0
va (VaSet
vasetType 3
)
xt "-134000,-42000,-127750,-42000"
pts [
"-127750,-42000"
"-134000,-42000"
]
)
start &439
end &272
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21900,0
va (VaSet
isHidden 1
)
xt "-134750,-43000,-130450,-42000"
st "TX_OUT11"
blo "-134750,-42200"
tm "WireNameMgr"
)
)
on &298
)
*1018 (Wire
uid 21903,0
shape (OrthoPolyLine
uid 21904,0
va (VaSet
vasetType 3
)
xt "-134000,-41000,-127750,-41000"
pts [
"-127750,-41000"
"-134000,-41000"
]
)
start &455
end &274
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21906,0
va (VaSet
isHidden 1
)
xt "-136750,-42000,-131050,-41000"
st "TX_OUT11_N"
blo "-136750,-41200"
tm "WireNameMgr"
)
)
on &299
)
*1019 (Wire
uid 21909,0
shape (OrthoPolyLine
uid 21910,0
va (VaSet
vasetType 3
)
xt "-134000,-40000,-127750,-40000"
pts [
"-127750,-40000"
"-134000,-40000"
]
)
start &440
end &275
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21912,0
va (VaSet
isHidden 1
)
xt "-134750,-41000,-130450,-40000"
st "TX_OUT12"
blo "-134750,-40200"
tm "WireNameMgr"
)
)
on &300
)
*1020 (Wire
uid 21915,0
shape (OrthoPolyLine
uid 21916,0
va (VaSet
vasetType 3
)
xt "-134000,-39000,-127750,-39000"
pts [
"-127750,-39000"
"-134000,-39000"
]
)
start &456
end &276
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21918,0
va (VaSet
isHidden 1
)
xt "-136750,-40000,-131050,-39000"
st "TX_OUT12_N"
blo "-136750,-39200"
tm "WireNameMgr"
)
)
on &301
)
*1021 (Wire
uid 21921,0
shape (OrthoPolyLine
uid 21922,0
va (VaSet
vasetType 3
)
xt "-134000,-38000,-127750,-38000"
pts [
"-127750,-38000"
"-134000,-38000"
]
)
start &441
end &277
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21924,0
va (VaSet
isHidden 1
)
xt "-134750,-39000,-130450,-38000"
st "TX_OUT13"
blo "-134750,-38200"
tm "WireNameMgr"
)
)
on &302
)
*1022 (Wire
uid 21927,0
shape (OrthoPolyLine
uid 21928,0
va (VaSet
vasetType 3
)
xt "-134000,-37000,-127750,-37000"
pts [
"-127750,-37000"
"-134000,-37000"
]
)
start &457
end &278
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21930,0
va (VaSet
isHidden 1
)
xt "-136750,-38000,-131050,-37000"
st "TX_OUT13_N"
blo "-136750,-37200"
tm "WireNameMgr"
)
)
on &303
)
*1023 (Wire
uid 21933,0
shape (OrthoPolyLine
uid 21934,0
va (VaSet
vasetType 3
)
xt "-134000,-36000,-127750,-36000"
pts [
"-127750,-36000"
"-134000,-36000"
]
)
start &442
end &279
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21936,0
va (VaSet
isHidden 1
)
xt "-134750,-37000,-130450,-36000"
st "TX_OUT14"
blo "-134750,-36200"
tm "WireNameMgr"
)
)
on &304
)
*1024 (Wire
uid 21939,0
shape (OrthoPolyLine
uid 21940,0
va (VaSet
vasetType 3
)
xt "-134000,-35000,-127750,-35000"
pts [
"-127750,-35000"
"-134000,-35000"
]
)
start &458
end &280
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21942,0
va (VaSet
isHidden 1
)
xt "-136750,-36000,-131050,-35000"
st "TX_OUT14_N"
blo "-136750,-35200"
tm "WireNameMgr"
)
)
on &305
)
*1025 (Wire
uid 21945,0
shape (OrthoPolyLine
uid 21946,0
va (VaSet
vasetType 3
)
xt "-134000,-34000,-127750,-34000"
pts [
"-127750,-34000"
"-134000,-34000"
]
)
start &443
end &281
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21948,0
va (VaSet
isHidden 1
)
xt "-134750,-35000,-130450,-34000"
st "TX_OUT15"
blo "-134750,-34200"
tm "WireNameMgr"
)
)
on &306
)
*1026 (Wire
uid 21951,0
shape (OrthoPolyLine
uid 21952,0
va (VaSet
vasetType 3
)
xt "-134000,-33000,-127750,-33000"
pts [
"-127750,-33000"
"-134000,-33000"
]
)
start &459
end &282
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21954,0
va (VaSet
isHidden 1
)
xt "-136750,-34000,-131050,-33000"
st "TX_OUT15_N"
blo "-136750,-33200"
tm "WireNameMgr"
)
)
on &307
)
*1027 (Wire
uid 21957,0
shape (OrthoPolyLine
uid 21958,0
va (VaSet
vasetType 3
)
xt "-134000,-11000,-127750,-11000"
pts [
"-127750,-11000"
"-134000,-11000"
]
)
start &463
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21960,0
va (VaSet
isHidden 1
)
xt "-135750,-12000,-129650,-11000"
st "PIN_PERST_N"
blo "-135750,-11200"
tm "WireNameMgr"
)
)
on &152
)
*1028 (Wire
uid 21979,0
shape (OrthoPolyLine
uid 21980,0
va (VaSet
vasetType 3
)
xt "-106000,-135000,-97000,-135000"
pts [
"-106000,-135000"
"-97000,-135000"
]
)
start &148
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 21985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21986,0
va (VaSet
)
xt "-105000,-136000,-98500,-135000"
st "clk_pcie_ref_1_s"
blo "-105000,-135200"
tm "WireNameMgr"
)
)
on &311
)
*1029 (Wire
uid 21991,0
shape (OrthoPolyLine
uid 21992,0
va (VaSet
vasetType 3
)
xt "-136000,-8000,-127750,-8000"
pts [
"-136000,-8000"
"-127750,-8000"
]
)
end &465
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 21995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21996,0
va (VaSet
)
xt "-134000,-9000,-127500,-8000"
st "clk_pcie_ref_1_s"
blo "-134000,-8200"
tm "WireNameMgr"
)
)
on &311
)
*1030 (Wire
uid 21999,0
shape (OrthoPolyLine
uid 22000,0
va (VaSet
vasetType 3
)
xt "-136000,-9000,-127750,-9000"
pts [
"-136000,-9000"
"-127750,-9000"
]
)
end &464
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 22003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22004,0
va (VaSet
)
xt "-134000,-10000,-127500,-9000"
st "clk_pcie_ref_0_s"
blo "-134000,-9200"
tm "WireNameMgr"
)
)
on &310
)
*1031 (Wire
uid 22537,0
shape (OrthoPolyLine
uid 22538,0
va (VaSet
vasetType 3
)
xt "-94250,-9000,-79750,-9000"
pts [
"-79750,-9000"
"-94250,-9000"
]
)
start &313
end &467
sat 32
eat 32
st 0
tg (WTG
uid 22539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22540,0
va (VaSet
)
xt "-85000,-10000,-80000,-9000"
st "ninit_done_s"
blo "-85000,-9200"
tm "WireNameMgr"
)
)
on &317
)
*1032 (Wire
uid 22857,0
shape (OrthoPolyLine
uid 22858,0
va (VaSet
vasetType 3
)
xt "-94250,-31000,-53750,-31000"
pts [
"-94250,-31000"
"-53750,-31000"
]
)
start &461
end &760
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 22859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22860,0
va (VaSet
)
xt "-92250,-32000,-84750,-31000"
st "user_msix_ready_s"
blo "-92250,-31200"
tm "WireNameMgr"
)
)
on &318
)
*1033 (Wire
uid 22871,0
shape (OrthoPolyLine
uid 22872,0
va (VaSet
vasetType 3
)
xt "-94250,-30000,-53750,-30000"
pts [
"-94250,-30000"
"-53750,-30000"
]
)
start &460
end &758
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 22873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22874,0
va (VaSet
)
xt "-92250,-31000,-85050,-30000"
st "user_msix_valid_s"
blo "-92250,-30200"
tm "WireNameMgr"
)
)
on &319
)
*1034 (Wire
uid 22879,0
shape (OrthoPolyLine
uid 22880,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-29000,-53750,-29000"
pts [
"-94250,-29000"
"-53750,-29000"
]
)
start &462
end &759
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 22881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22882,0
va (VaSet
)
xt "-92250,-30000,-82250,-29000"
st "user_msix_data_s : (15:0)"
blo "-92250,-29200"
tm "WireNameMgr"
)
)
on &320
)
*1035 (Wire
uid 23225,0
shape (OrthoPolyLine
uid 23226,0
va (VaSet
vasetType 3
)
xt "63750,-73000,77000,-73000"
pts [
"77000,-73000"
"63750,-73000"
]
)
start &323
end &603
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23230,0
va (VaSet
isHidden 1
)
xt "63000,-74000,69800,-73000"
st "PLL_REF_CLK_1"
blo "63000,-73200"
tm "WireNameMgr"
)
)
on &324
)
*1036 (Wire
uid 23245,0
shape (OrthoPolyLine
uid 23246,0
va (VaSet
vasetType 3
)
xt "7000,-86000,23250,-86000"
pts [
"23250,-86000"
"20000,-86000"
"20250,-86000"
"7000,-86000"
]
)
start &568
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 23249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23250,0
va (VaSet
)
xt "12000,-87000,17600,-86000"
st "ddr_0_reset_s"
blo "12000,-86200"
tm "WireNameMgr"
)
)
on &737
)
*1037 (Wire
uid 23271,0
shape (OrthoPolyLine
uid 23272,0
va (VaSet
vasetType 3
)
xt "-94250,-96000,-53750,-96000"
pts [
"-53750,-96000"
"-94250,-96000"
]
)
start &756
end &395
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23274,0
va (VaSet
)
xt "-68000,-97000,-57000,-96000"
st "rxm_write_response_valid_s"
blo "-68000,-96200"
tm "WireNameMgr"
)
)
on &325
)
*1038 (Wire
uid 23279,0
shape (OrthoPolyLine
uid 23280,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-97000,-53750,-97000"
pts [
"-53750,-97000"
"-94250,-97000"
]
)
start &757
end &394
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 23281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23282,0
va (VaSet
)
xt "-68000,-98000,-58900,-97000"
st "rxm_response_s : (1:0)"
blo "-68000,-97200"
tm "WireNameMgr"
)
)
on &326
)
*1039 (Wire
uid 23291,0
shape (OrthoPolyLine
uid 23292,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-88000,-78000,-88000"
pts [
"-78000,-88000"
"-94250,-88000"
]
)
end &374
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 23295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23296,0
va (VaSet
)
xt "-93000,-89000,-81700,-88000"
st "wr_dma_0_response_s : (1:0)"
blo "-93000,-88200"
tm "WireNameMgr"
)
)
on &327
)
*1040 (Wire
uid 23301,0
shape (OrthoPolyLine
uid 23302,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-73000,-78000,-73000"
pts [
"-94250,-73000"
"-78000,-73000"
]
)
start &381
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 23305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23306,0
va (VaSet
)
xt "-93000,-74000,-81700,-73000"
st "wr_dma_1_response_s : (1:0)"
blo "-93000,-73200"
tm "WireNameMgr"
)
)
on &328
)
*1041 (Wire
uid 23327,0
shape (OrthoPolyLine
uid 23328,0
va (VaSet
vasetType 3
)
xt "-18250,-86000,-5000,-86000"
pts [
"-5000,-86000"
"-18250,-86000"
]
)
end &832
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23332,0
va (VaSet
)
xt "-16000,-87000,-9000,-86000"
st "rst_ddr_0_gbl_n_s"
blo "-16000,-86200"
tm "WireNameMgr"
)
)
on &738
)
*1042 (Wire
uid 24196,0
shape (OrthoPolyLine
uid 24197,0
va (VaSet
vasetType 3
)
xt "-123000,29000,-112000,29000"
pts [
"-123000,29000"
"-112000,29000"
]
)
start &329
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24201,0
va (VaSet
isHidden 1
)
xt "-121000,28000,-112200,29000"
st "refclk_156m_qsfpdd_p"
blo "-121000,28800"
tm "WireNameMgr"
)
)
on &330
)
*1043 (Wire
uid 27739,0
shape (OrthoPolyLine
uid 27740,0
va (VaSet
vasetType 3
)
xt "-94250,-64000,-53750,-64000"
pts [
"-94250,-64000"
"-53750,-64000"
]
)
start &468
end &801
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 27741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27742,0
va (VaSet
)
xt "-92250,-65000,-82350,-64000"
st "wr_dma_2_waitrequest_s"
blo "-92250,-64200"
tm "WireNameMgr"
)
)
on &332
)
*1044 (Wire
uid 27747,0
shape (OrthoPolyLine
uid 27748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-63000,-53750,-63000"
pts [
"-94250,-63000"
"-53750,-63000"
]
)
start &469
end &802
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27750,0
va (VaSet
)
xt "-92250,-64000,-80350,-63000"
st "wr_dma_2_readdata_s : (511:0)"
blo "-92250,-63200"
tm "WireNameMgr"
)
)
on &333
)
*1045 (Wire
uid 27755,0
shape (OrthoPolyLine
uid 27756,0
va (VaSet
vasetType 3
)
xt "-94250,-62000,-53750,-62000"
pts [
"-94250,-62000"
"-53750,-62000"
]
)
start &470
end &804
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 27757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27758,0
va (VaSet
)
xt "-92250,-63000,-81750,-62000"
st "wr_dma_2_readdatavalid_s"
blo "-92250,-62200"
tm "WireNameMgr"
)
)
on &334
)
*1046 (Wire
uid 27763,0
shape (OrthoPolyLine
uid 27764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-69000,-61000,-53750,-61000"
pts [
"-69000,-61000"
"-53750,-61000"
]
)
end &803
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27768,0
va (VaSet
)
xt "-66000,-62000,-54700,-61000"
st "wr_dma_2_address_s : (31:0)"
blo "-66000,-61200"
tm "WireNameMgr"
)
)
on &335
)
*1047 (Wire
uid 27773,0
shape (OrthoPolyLine
uid 27774,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-61000,-77000,-61000"
pts [
"-94250,-61000"
"-77000,-61000"
]
)
start &493
sat 32
eat 16
sty 1
sl "(31 DOWNTO 6)"
st 0
sf 1
si 0
tg (WTG
uid 27779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27780,0
va (VaSet
)
xt "-92000,-62000,-78700,-61000"
st "wr_dma_2_address_s(31:6) : (31:0)"
blo "-92000,-61200"
tm "WireNameMgr"
)
)
on &335
)
*1048 (Wire
uid 27791,0
shape (OrthoPolyLine
uid 27792,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-60000,-53750,-60000"
pts [
"-94250,-60000"
"-53750,-60000"
]
)
start &480
end &805
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27794,0
va (VaSet
)
xt "-92250,-61000,-80550,-60000"
st "wr_dma_2_burstcount_s : (3:0)"
blo "-92250,-60200"
tm "WireNameMgr"
)
)
on &336
)
*1049 (Wire
uid 27799,0
shape (OrthoPolyLine
uid 27800,0
va (VaSet
vasetType 3
)
xt "-94250,-59000,-53750,-59000"
pts [
"-94250,-59000"
"-53750,-59000"
]
)
start &492
end &806
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 27801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27802,0
va (VaSet
)
xt "-92250,-60000,-85150,-59000"
st "wr_dma_2_read_s"
blo "-92250,-59200"
tm "WireNameMgr"
)
)
on &337
)
*1050 (Wire
uid 27807,0
shape (OrthoPolyLine
uid 27808,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-58000,-77000,-58000"
pts [
"-94250,-58000"
"-77000,-58000"
]
)
start &471
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 27811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27812,0
va (VaSet
)
xt "-92250,-59000,-80950,-58000"
st "wr_dma_2_response_s : (1:0)"
blo "-92250,-58200"
tm "WireNameMgr"
)
)
on &338
)
*1051 (Wire
uid 27823,0
shape (OrthoPolyLine
uid 27824,0
va (VaSet
vasetType 3
)
xt "-94250,-56000,-53750,-56000"
pts [
"-94250,-56000"
"-53750,-56000"
]
)
start &472
end &789
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 27825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27826,0
va (VaSet
)
xt "-92250,-57000,-82550,-56000"
st "rd_dma_2_waitrequest_s"
blo "-92250,-56200"
tm "WireNameMgr"
)
)
on &339
)
*1052 (Wire
uid 27831,0
shape (OrthoPolyLine
uid 27832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-55000,-53750,-55000"
pts [
"-94250,-55000"
"-53750,-55000"
]
)
start &481
end &790
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27834,0
va (VaSet
)
xt "-92250,-56000,-80350,-55000"
st "rd_dma_2_writedata_s : (511:0)"
blo "-92250,-55200"
tm "WireNameMgr"
)
)
on &340
)
*1053 (Wire
uid 27839,0
shape (OrthoPolyLine
uid 27840,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-68000,-54000,-53750,-54000"
pts [
"-68000,-54000"
"-53750,-54000"
]
)
end &791
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27844,0
va (VaSet
)
xt "-67000,-55000,-55900,-54000"
st "rd_dma_2_address_s : (31:0)"
blo "-67000,-54200"
tm "WireNameMgr"
)
)
on &341
)
*1054 (Wire
uid 27849,0
shape (OrthoPolyLine
uid 27850,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-54000,-77000,-54000"
pts [
"-94250,-54000"
"-77000,-54000"
]
)
start &491
sat 32
eat 16
sty 1
sl "(31 DOWNTO 6)"
st 0
sf 1
tg (WTG
uid 27853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27854,0
va (VaSet
)
xt "-92250,-55000,-79150,-54000"
st "rd_dma_2_address_s(31:6) : (31:0)"
blo "-92250,-54200"
tm "WireNameMgr"
)
)
on &341
)
*1055 (Wire
uid 27857,0
shape (OrthoPolyLine
uid 27858,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-53000,-53750,-53000"
pts [
"-94250,-53000"
"-53750,-53000"
]
)
start &482
end &792
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27860,0
va (VaSet
)
xt "-92250,-54000,-81550,-53000"
st "rd_dma_burstcount_s : (3:0)"
blo "-92250,-53200"
tm "WireNameMgr"
)
)
on &342
)
*1056 (Wire
uid 27865,0
shape (OrthoPolyLine
uid 27866,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-52000,-53750,-52000"
pts [
"-94250,-52000"
"-53750,-52000"
]
)
start &490
end &793
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27868,0
va (VaSet
)
xt "-92250,-53000,-80250,-52000"
st "rd_dma_2_byteenable_s : (63:0)"
blo "-92250,-52200"
tm "WireNameMgr"
)
)
on &343
)
*1057 (Wire
uid 27873,0
shape (OrthoPolyLine
uid 27874,0
va (VaSet
vasetType 3
)
xt "-94250,-51000,-53750,-51000"
pts [
"-94250,-51000"
"-53750,-51000"
]
)
start &483
end &794
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 27875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27876,0
va (VaSet
)
xt "-92250,-52000,-85150,-51000"
st "rd_dma_2_write_s"
blo "-92250,-51200"
tm "WireNameMgr"
)
)
on &344
)
*1058 (Wire
uid 27881,0
shape (OrthoPolyLine
uid 27882,0
va (VaSet
vasetType 3
)
xt "-94250,-49000,-53750,-49000"
pts [
"-94250,-49000"
"-53750,-49000"
]
)
start &476
end &783
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 27883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27884,0
va (VaSet
)
xt "-92250,-50000,-82350,-49000"
st "wr_dma_3_waitrequest_s"
blo "-92250,-49200"
tm "WireNameMgr"
)
)
on &345
)
*1059 (Wire
uid 27889,0
shape (OrthoPolyLine
uid 27890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-48000,-53750,-48000"
pts [
"-94250,-48000"
"-53750,-48000"
]
)
start &477
end &782
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27892,0
va (VaSet
)
xt "-92250,-49000,-80350,-48000"
st "wr_dma_3_readdata_s : (511:0)"
blo "-92250,-48200"
tm "WireNameMgr"
)
)
on &346
)
*1060 (Wire
uid 27897,0
shape (OrthoPolyLine
uid 27898,0
va (VaSet
vasetType 3
)
xt "-94250,-47000,-53750,-47000"
pts [
"-94250,-47000"
"-53750,-47000"
]
)
start &473
end &781
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 27899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27900,0
va (VaSet
)
xt "-92250,-48000,-81750,-47000"
st "wr_dma_3_readdatavalid_s"
blo "-92250,-47200"
tm "WireNameMgr"
)
)
on &347
)
*1061 (Wire
uid 27905,0
shape (OrthoPolyLine
uid 27906,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-69000,-46000,-53750,-46000"
pts [
"-69000,-46000"
"-53750,-46000"
]
)
end &780
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27910,0
va (VaSet
)
xt "-66000,-47000,-54700,-46000"
st "wr_dma_3_address_s : (31:0)"
blo "-66000,-46200"
tm "WireNameMgr"
)
)
on &348
)
*1062 (Wire
uid 27915,0
shape (OrthoPolyLine
uid 27916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-46000,-80000,-46000"
pts [
"-94250,-46000"
"-80000,-46000"
]
)
start &478
sat 32
eat 16
sty 1
sl "(31 DOWNTO 6)"
st 0
sf 1
si 0
tg (WTG
uid 27921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27922,0
va (VaSet
)
xt "-92000,-47000,-78700,-46000"
st "wr_dma_3_address_s(31:6) : (31:0)"
blo "-92000,-46200"
tm "WireNameMgr"
)
)
on &348
)
*1063 (Wire
uid 27925,0
shape (OrthoPolyLine
uid 27926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-45000,-53750,-45000"
pts [
"-94250,-45000"
"-53750,-45000"
]
)
start &484
end &779
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27928,0
va (VaSet
)
xt "-92250,-46000,-80550,-45000"
st "wr_dma_3_burstcount_s : (3:0)"
blo "-92250,-45200"
tm "WireNameMgr"
)
)
on &349
)
*1064 (Wire
uid 27933,0
shape (OrthoPolyLine
uid 27934,0
va (VaSet
vasetType 3
)
xt "-94250,-44000,-53750,-44000"
pts [
"-94250,-44000"
"-53750,-44000"
]
)
start &489
end &778
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 27935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27936,0
va (VaSet
)
xt "-92250,-45000,-85150,-44000"
st "wr_dma_3_read_s"
blo "-92250,-44200"
tm "WireNameMgr"
)
)
on &350
)
*1065 (Wire
uid 27941,0
shape (OrthoPolyLine
uid 27942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-43000,-77000,-43000"
pts [
"-94250,-43000"
"-77000,-43000"
]
)
start &485
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 27945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27946,0
va (VaSet
)
xt "-92250,-44000,-80950,-43000"
st "wr_dma_3_response_s : (1:0)"
blo "-92250,-43200"
tm "WireNameMgr"
)
)
on &351
)
*1066 (Wire
uid 27977,0
shape (OrthoPolyLine
uid 27978,0
va (VaSet
vasetType 3
)
xt "-94250,-41000,-53750,-41000"
pts [
"-53750,-41000"
"-94250,-41000"
]
)
start &761
end &479
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 27979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27980,0
va (VaSet
)
xt "-92000,-42000,-82300,-41000"
st "rd_dma_3_waitrequest_s"
blo "-92000,-41200"
tm "WireNameMgr"
)
)
on &352
)
*1067 (Wire
uid 27985,0
shape (OrthoPolyLine
uid 27986,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-40000,-53750,-40000"
pts [
"-94250,-40000"
"-53750,-40000"
]
)
start &488
end &762
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 27987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27988,0
va (VaSet
)
xt "-92250,-41000,-80350,-40000"
st "rd_dma_3_writedata_s : (511:0)"
blo "-92250,-40200"
tm "WireNameMgr"
)
)
on &353
)
*1068 (Wire
uid 27993,0
shape (OrthoPolyLine
uid 27994,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-69000,-39000,-53750,-39000"
pts [
"-69000,-39000"
"-53750,-39000"
]
)
end &763
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 27997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27998,0
va (VaSet
)
xt "-66000,-40000,-54900,-39000"
st "rd_dma_3_address_s : (31:0)"
blo "-66000,-39200"
tm "WireNameMgr"
)
)
on &354
)
*1069 (Wire
uid 28003,0
shape (OrthoPolyLine
uid 28004,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-39000,-77000,-39000"
pts [
"-94250,-39000"
"-77000,-39000"
]
)
start &486
sat 32
eat 16
sty 1
sl "(31 DOWNTO 6)"
st 0
sf 1
si 0
tg (WTG
uid 28009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28010,0
va (VaSet
)
xt "-92000,-40000,-78900,-39000"
st "rd_dma_3_address_s(31:6) : (31:0)"
blo "-92000,-39200"
tm "WireNameMgr"
)
)
on &354
)
*1070 (Wire
uid 28021,0
shape (OrthoPolyLine
uid 28022,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-38000,-53750,-38000"
pts [
"-94250,-38000"
"-53750,-38000"
]
)
start &474
end &764
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 28023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28024,0
va (VaSet
)
xt "-92250,-39000,-80750,-38000"
st "rd_dma_3_burstcount_s : (3:0)"
blo "-92250,-38200"
tm "WireNameMgr"
)
)
on &355
)
*1071 (Wire
uid 28029,0
shape (OrthoPolyLine
uid 28030,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-94250,-37000,-53750,-37000"
pts [
"-94250,-37000"
"-53750,-37000"
]
)
start &475
end &765
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 28031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28032,0
va (VaSet
)
xt "-92250,-38000,-80250,-37000"
st "rd_dma_3_byteenable_s : (63:0)"
blo "-92250,-37200"
tm "WireNameMgr"
)
)
on &356
)
*1072 (Wire
uid 28037,0
shape (OrthoPolyLine
uid 28038,0
va (VaSet
vasetType 3
)
xt "-94250,-36000,-53750,-36000"
pts [
"-94250,-36000"
"-53750,-36000"
]
)
start &487
end &766
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 28039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28040,0
va (VaSet
)
xt "-92000,-37000,-84900,-36000"
st "rd_dma_3_write_s"
blo "-92000,-36200"
tm "WireNameMgr"
)
)
on &357
)
*1073 (Wire
uid 30015,0
shape (OrthoPolyLine
uid 30016,0
va (VaSet
vasetType 3
)
xt "63750,-26000,77000,-26000"
pts [
"63750,-26000"
"77000,-26000"
]
)
start &533
end &664
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30018,0
va (VaSet
isHidden 1
)
xt "65750,-27000,72550,-26000"
st "PLL_REF_CLK_3"
blo "65750,-26200"
tm "WireNameMgr"
)
)
on &676
)
*1074 (Wire
uid 30021,0
shape (OrthoPolyLine
uid 30022,0
va (VaSet
vasetType 3
)
xt "63750,-27000,77000,-27000"
pts [
"63750,-27000"
"77000,-27000"
]
)
start &534
end &663
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30024,0
va (VaSet
isHidden 1
)
xt "65750,-28000,71550,-27000"
st "OCT_RZQIN3"
blo "65750,-27200"
tm "WireNameMgr"
)
)
on &675
)
*1075 (Wire
uid 30027,0
shape (OrthoPolyLine
uid 30028,0
va (VaSet
vasetType 3
)
xt "63750,-49000,77000,-49000"
pts [
"63750,-49000"
"77000,-49000"
]
)
start &500
end &662
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30030,0
va (VaSet
isHidden 1
)
xt "65750,-50000,72550,-49000"
st "PLL_REF_CLK_2"
blo "65750,-49200"
tm "WireNameMgr"
)
)
on &673
)
*1076 (Wire
uid 30033,0
shape (OrthoPolyLine
uid 30034,0
va (VaSet
vasetType 3
)
xt "63750,-50000,77000,-50000"
pts [
"63750,-50000"
"77000,-50000"
]
)
start &501
end &661
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30036,0
va (VaSet
isHidden 1
)
xt "65750,-51000,71550,-50000"
st "OCT_RZQIN2"
blo "65750,-50200"
tm "WireNameMgr"
)
)
on &674
)
*1077 (Wire
uid 30047,0
shape (OrthoPolyLine
uid 30048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-66000,77000,-66000"
pts [
"63750,-66000"
"77000,-66000"
]
)
start &513
end &659
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30050,0
va (VaSet
isHidden 1
)
xt "65750,-67000,72750,-66000"
st "MEM2_ALERT_N"
blo "65750,-66200"
tm "WireNameMgr"
)
)
on &677
)
*1078 (Wire
uid 30053,0
shape (OrthoPolyLine
uid 30054,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-65000,77000,-65000"
pts [
"63750,-65000"
"77000,-65000"
]
)
start &502
end &637
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30056,0
va (VaSet
isHidden 1
)
xt "65750,-66000,69950,-65000"
st "MEM2_CK"
blo "65750,-65200"
tm "WireNameMgr"
)
)
on &678
)
*1079 (Wire
uid 30059,0
shape (OrthoPolyLine
uid 30060,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-64000,77000,-64000"
pts [
"63750,-64000"
"77000,-64000"
]
)
start &503
end &638
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30062,0
va (VaSet
isHidden 1
)
xt "65750,-65000,70950,-64000"
st "MEM2_CK_N"
blo "65750,-64200"
tm "WireNameMgr"
)
)
on &679
)
*1080 (Wire
uid 30071,0
shape (OrthoPolyLine
uid 30072,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-63000,77000,-63000"
pts [
"63750,-63000"
"77000,-63000"
]
)
start &504
end &639
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30074,0
va (VaSet
isHidden 1
)
xt "65750,-64000,69350,-63000"
st "MEM2_A"
blo "65750,-63200"
tm "WireNameMgr"
)
)
on &680
)
*1081 (Wire
uid 30077,0
shape (OrthoPolyLine
uid 30078,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-62000,77000,-62000"
pts [
"63750,-62000"
"77000,-62000"
]
)
start &505
end &640
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30080,0
va (VaSet
isHidden 1
)
xt "65750,-63000,71850,-62000"
st "MEM2_ACT_N"
blo "65750,-62200"
tm "WireNameMgr"
)
)
on &681
)
*1082 (Wire
uid 30083,0
shape (OrthoPolyLine
uid 30084,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-61000,77000,-61000"
pts [
"63750,-61000"
"77000,-61000"
]
)
start &506
end &641
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30086,0
va (VaSet
isHidden 1
)
xt "65750,-62000,69850,-61000"
st "MEM2_BA"
blo "65750,-61200"
tm "WireNameMgr"
)
)
on &682
)
*1083 (Wire
uid 30089,0
shape (OrthoPolyLine
uid 30090,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-60000,77000,-60000"
pts [
"63750,-60000"
"77000,-60000"
]
)
start &507
end &642
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30092,0
va (VaSet
isHidden 1
)
xt "65750,-61000,69950,-60000"
st "MEM2_BG"
blo "65750,-60200"
tm "WireNameMgr"
)
)
on &683
)
*1084 (Wire
uid 30107,0
shape (OrthoPolyLine
uid 30108,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-59000,77000,-59000"
pts [
"63750,-59000"
"77000,-59000"
]
)
start &508
end &643
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30110,0
va (VaSet
isHidden 1
)
xt "65750,-60000,70450,-59000"
st "MEM2_CKE"
blo "65750,-59200"
tm "WireNameMgr"
)
)
on &684
)
*1085 (Wire
uid 30113,0
shape (OrthoPolyLine
uid 30114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-58000,77000,-58000"
pts [
"63750,-58000"
"77000,-58000"
]
)
start &509
end &644
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30116,0
va (VaSet
isHidden 1
)
xt "65750,-59000,70950,-58000"
st "MEM2_CS_N"
blo "65750,-58200"
tm "WireNameMgr"
)
)
on &685
)
*1086 (Wire
uid 30119,0
shape (OrthoPolyLine
uid 30120,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-57000,77000,-57000"
pts [
"63750,-57000"
"77000,-57000"
]
)
start &510
end &645
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30122,0
va (VaSet
isHidden 1
)
xt "65750,-58000,70550,-57000"
st "MEM2_ODT"
blo "65750,-57200"
tm "WireNameMgr"
)
)
on &686
)
*1087 (Wire
uid 30125,0
shape (OrthoPolyLine
uid 30126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-56000,77000,-56000"
pts [
"63750,-56000"
"77000,-56000"
]
)
start &511
end &646
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30128,0
va (VaSet
isHidden 1
)
xt "65750,-57000,72850,-56000"
st "MEM2_RESET_N"
blo "65750,-56200"
tm "WireNameMgr"
)
)
on &687
)
*1088 (Wire
uid 30131,0
shape (OrthoPolyLine
uid 30132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-55000,77000,-55000"
pts [
"63750,-55000"
"77000,-55000"
]
)
start &512
end &647
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30134,0
va (VaSet
isHidden 1
)
xt "65750,-56000,70450,-55000"
st "MEM2_PAR"
blo "65750,-55200"
tm "WireNameMgr"
)
)
on &688
)
*1089 (Wire
uid 30137,0
shape (OrthoPolyLine
uid 30138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-54000,77000,-54000"
pts [
"63750,-54000"
"77000,-54000"
]
)
start &514
end &665
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30140,0
va (VaSet
isHidden 1
)
xt "65750,-55000,70550,-54000"
st "MEM2_DQS"
blo "65750,-54200"
tm "WireNameMgr"
)
)
on &689
)
*1090 (Wire
uid 30143,0
shape (OrthoPolyLine
uid 30144,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-53000,77000,-53000"
pts [
"63750,-53000"
"77000,-53000"
]
)
start &515
end &666
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30146,0
va (VaSet
isHidden 1
)
xt "65750,-54000,71950,-53000"
st "MEM2_DQS_N"
blo "65750,-53200"
tm "WireNameMgr"
)
)
on &690
)
*1091 (Wire
uid 30149,0
shape (OrthoPolyLine
uid 30150,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-52000,77000,-52000"
pts [
"63750,-52000"
"77000,-52000"
]
)
start &516
end &667
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30152,0
va (VaSet
isHidden 1
)
xt "65750,-53000,70050,-52000"
st "MEM2_DQ"
blo "65750,-52200"
tm "WireNameMgr"
)
)
on &691
)
*1092 (Wire
uid 30155,0
shape (OrthoPolyLine
uid 30156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-51000,77000,-51000"
pts [
"63750,-51000"
"77000,-51000"
]
)
start &517
end &668
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30158,0
va (VaSet
isHidden 1
)
xt "65750,-52000,71550,-51000"
st "MEM2_DBI_N"
blo "65750,-51200"
tm "WireNameMgr"
)
)
on &692
)
*1093 (Wire
uid 30161,0
shape (OrthoPolyLine
uid 30162,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-43000,77000,-43000"
pts [
"63750,-43000"
"77000,-43000"
]
)
start &546
end &660
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30164,0
va (VaSet
isHidden 1
)
xt "65750,-44000,72750,-43000"
st "MEM3_ALERT_N"
blo "65750,-43200"
tm "WireNameMgr"
)
)
on &693
)
*1094 (Wire
uid 30173,0
shape (OrthoPolyLine
uid 30174,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-42000,77000,-42000"
pts [
"63750,-42000"
"77000,-42000"
]
)
start &535
end &648
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30176,0
va (VaSet
isHidden 1
)
xt "65750,-43000,69950,-42000"
st "MEM3_CK"
blo "65750,-42200"
tm "WireNameMgr"
)
)
on &694
)
*1095 (Wire
uid 30179,0
shape (OrthoPolyLine
uid 30180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-41000,77000,-41000"
pts [
"63750,-41000"
"77000,-41000"
]
)
start &536
end &649
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30182,0
va (VaSet
isHidden 1
)
xt "65750,-42000,70950,-41000"
st "MEM3_CK_N"
blo "65750,-41200"
tm "WireNameMgr"
)
)
on &695
)
*1096 (Wire
uid 30185,0
shape (OrthoPolyLine
uid 30186,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-40000,77000,-40000"
pts [
"63750,-40000"
"77000,-40000"
]
)
start &537
end &650
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30188,0
va (VaSet
isHidden 1
)
xt "65750,-41000,69350,-40000"
st "MEM3_A"
blo "65750,-40200"
tm "WireNameMgr"
)
)
on &696
)
*1097 (Wire
uid 30191,0
shape (OrthoPolyLine
uid 30192,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-39000,77000,-39000"
pts [
"63750,-39000"
"77000,-39000"
]
)
start &538
end &651
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30194,0
va (VaSet
isHidden 1
)
xt "65750,-40000,71850,-39000"
st "MEM3_ACT_N"
blo "65750,-39200"
tm "WireNameMgr"
)
)
on &697
)
*1098 (Wire
uid 30197,0
shape (OrthoPolyLine
uid 30198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-38000,77000,-38000"
pts [
"63750,-38000"
"77000,-38000"
]
)
start &539
end &652
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30200,0
va (VaSet
isHidden 1
)
xt "65750,-39000,69850,-38000"
st "MEM3_BA"
blo "65750,-38200"
tm "WireNameMgr"
)
)
on &698
)
*1099 (Wire
uid 30209,0
shape (OrthoPolyLine
uid 30210,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-37000,77000,-37000"
pts [
"63750,-37000"
"77000,-37000"
]
)
start &540
end &653
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30212,0
va (VaSet
isHidden 1
)
xt "65750,-38000,69950,-37000"
st "MEM3_BG"
blo "65750,-37200"
tm "WireNameMgr"
)
)
on &699
)
*1100 (Wire
uid 30215,0
shape (OrthoPolyLine
uid 30216,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-36000,77000,-36000"
pts [
"63750,-36000"
"77000,-36000"
]
)
start &541
end &654
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30218,0
va (VaSet
isHidden 1
)
xt "65750,-37000,70450,-36000"
st "MEM3_CKE"
blo "65750,-36200"
tm "WireNameMgr"
)
)
on &700
)
*1101 (Wire
uid 30221,0
shape (OrthoPolyLine
uid 30222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-35000,77000,-35000"
pts [
"63750,-35000"
"77000,-35000"
]
)
start &542
end &655
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30224,0
va (VaSet
isHidden 1
)
xt "65750,-36000,70950,-35000"
st "MEM3_CS_N"
blo "65750,-35200"
tm "WireNameMgr"
)
)
on &701
)
*1102 (Wire
uid 30239,0
shape (OrthoPolyLine
uid 30240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-34000,77000,-34000"
pts [
"63750,-34000"
"77000,-34000"
]
)
start &543
end &656
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30242,0
va (VaSet
isHidden 1
)
xt "65750,-35000,70550,-34000"
st "MEM3_ODT"
blo "65750,-34200"
tm "WireNameMgr"
)
)
on &702
)
*1103 (Wire
uid 30245,0
shape (OrthoPolyLine
uid 30246,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-33000,77000,-33000"
pts [
"63750,-33000"
"77000,-33000"
]
)
start &544
end &657
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30248,0
va (VaSet
isHidden 1
)
xt "65750,-34000,72850,-33000"
st "MEM3_RESET_N"
blo "65750,-33200"
tm "WireNameMgr"
)
)
on &703
)
*1104 (Wire
uid 30251,0
shape (OrthoPolyLine
uid 30252,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-32000,77000,-32000"
pts [
"63750,-32000"
"77000,-32000"
]
)
start &545
end &658
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30254,0
va (VaSet
isHidden 1
)
xt "65750,-33000,70450,-32000"
st "MEM3_PAR"
blo "65750,-32200"
tm "WireNameMgr"
)
)
on &704
)
*1105 (Wire
uid 30257,0
shape (OrthoPolyLine
uid 30258,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-31000,77000,-31000"
pts [
"63750,-31000"
"77000,-31000"
]
)
start &547
end &669
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30260,0
va (VaSet
isHidden 1
)
xt "65750,-32000,70550,-31000"
st "MEM3_DQS"
blo "65750,-31200"
tm "WireNameMgr"
)
)
on &705
)
*1106 (Wire
uid 30263,0
shape (OrthoPolyLine
uid 30264,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-30000,77000,-30000"
pts [
"63750,-30000"
"77000,-30000"
]
)
start &548
end &670
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30266,0
va (VaSet
isHidden 1
)
xt "65750,-31000,71950,-30000"
st "MEM3_DQS_N"
blo "65750,-30200"
tm "WireNameMgr"
)
)
on &706
)
*1107 (Wire
uid 30269,0
shape (OrthoPolyLine
uid 30270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-29000,77000,-29000"
pts [
"63750,-29000"
"77000,-29000"
]
)
start &549
end &671
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30272,0
va (VaSet
isHidden 1
)
xt "65750,-30000,70050,-29000"
st "MEM3_DQ"
blo "65750,-29200"
tm "WireNameMgr"
)
)
on &707
)
*1108 (Wire
uid 30275,0
shape (OrthoPolyLine
uid 30276,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63750,-28000,77000,-28000"
pts [
"63750,-28000"
"77000,-28000"
]
)
start &550
end &672
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30278,0
va (VaSet
isHidden 1
)
xt "65750,-29000,71550,-28000"
st "MEM3_DBI_N"
blo "65750,-28200"
tm "WireNameMgr"
)
)
on &708
)
*1109 (Wire
uid 30417,0
shape (OrthoPolyLine
uid 30418,0
va (VaSet
vasetType 3
)
xt "-18250,-66000,-4000,-66000"
pts [
"-18250,-66000"
"-4000,-66000"
]
)
start &786
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 30421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30422,0
va (VaSet
)
xt "-15250,-67000,-5950,-66000"
st "amm_wait_request_2_s"
blo "-15250,-66200"
tm "WireNameMgr"
)
)
on &709
)
*1110 (Wire
uid 30427,0
shape (OrthoPolyLine
uid 30428,0
va (VaSet
vasetType 3
)
xt "7000,-66000,23250,-66000"
pts [
"7000,-66000"
"23250,-66000"
]
)
end &522
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30432,0
va (VaSet
)
xt "9000,-67000,15500,-66000"
st "amm_ready_2_s"
blo "9000,-66200"
tm "WireNameMgr"
)
)
on &710
)
*1111 (Wire
uid 30441,0
shape (OrthoPolyLine
uid 30442,0
va (VaSet
vasetType 3
)
xt "-18250,-52000,-2000,-52000"
pts [
"-18250,-52000"
"-2000,-52000"
]
)
start &767
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 30445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30446,0
va (VaSet
)
xt "-16250,-53000,-6950,-52000"
st "amm_wait_request_3_s"
blo "-16250,-52200"
tm "WireNameMgr"
)
)
on &711
)
*1112 (Wire
uid 30451,0
shape (OrthoPolyLine
uid 30452,0
va (VaSet
vasetType 3
)
xt "7000,-52000,23250,-52000"
pts [
"7000,-52000"
"23250,-52000"
]
)
end &555
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30456,0
va (VaSet
)
xt "9000,-53000,15500,-52000"
st "amm_ready_3_s"
blo "9000,-52200"
tm "WireNameMgr"
)
)
on &712
)
*1113 (Wire
uid 30465,0
shape (OrthoPolyLine
uid 30466,0
va (VaSet
vasetType 3
)
xt "-18250,-65000,23250,-65000"
pts [
"-18250,-65000"
"23250,-65000"
]
)
start &800
end &523
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30468,0
va (VaSet
)
xt "-16250,-66000,-10150,-65000"
st "amm_read_2_s"
blo "-16250,-65200"
tm "WireNameMgr"
)
)
on &713
)
*1114 (Wire
uid 30473,0
shape (OrthoPolyLine
uid 30474,0
va (VaSet
vasetType 3
)
xt "-18250,-51000,23250,-51000"
pts [
"-18250,-51000"
"23250,-51000"
]
)
start &772
end &556
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30476,0
va (VaSet
)
xt "-16250,-52000,-10150,-51000"
st "amm_read_3_s"
blo "-16250,-51200"
tm "WireNameMgr"
)
)
on &714
)
*1115 (Wire
uid 30495,0
shape (OrthoPolyLine
uid 30496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-64000,23250,-64000"
pts [
"-18250,-64000"
"23250,-64000"
]
)
start &787
end &526
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30500,0
va (VaSet
)
xt "-16000,-65000,-4700,-64000"
st "amm_read_data_2_s : (511:0)"
blo "-16000,-64200"
tm "WireNameMgr"
)
)
on &715
)
*1116 (Wire
uid 30521,0
shape (OrthoPolyLine
uid 30522,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-50000,23250,-50000"
pts [
"-18250,-50000"
"23250,-50000"
]
)
start &768
end &559
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30526,0
va (VaSet
)
xt "-16000,-51000,-4700,-50000"
st "amm_read_data_3_s : (511:0)"
blo "-16000,-50200"
tm "WireNameMgr"
)
)
on &716
)
*1117 (Wire
uid 30533,0
shape (OrthoPolyLine
uid 30534,0
va (VaSet
vasetType 3
)
xt "-18250,-63000,23250,-63000"
pts [
"-18250,-63000"
"23250,-63000"
]
)
start &788
end &530
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30536,0
va (VaSet
)
xt "-16250,-64000,-5950,-63000"
st "amm_read_data_valid_2_s"
blo "-16250,-63200"
tm "WireNameMgr"
)
)
on &717
)
*1118 (Wire
uid 30541,0
shape (OrthoPolyLine
uid 30542,0
va (VaSet
vasetType 3
)
xt "-18250,-49000,23250,-49000"
pts [
"-18250,-49000"
"23250,-49000"
]
)
start &769
end &563
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30544,0
va (VaSet
)
xt "-16250,-50000,-5950,-49000"
st "amm_read_data_valid_3_s"
blo "-16250,-49200"
tm "WireNameMgr"
)
)
on &718
)
*1119 (Wire
uid 30553,0
shape (OrthoPolyLine
uid 30554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-62000,-3000,-62000"
pts [
"-18250,-62000"
"-3000,-62000"
]
)
start &796
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30558,0
va (VaSet
)
xt "-15250,-63000,-4950,-62000"
st "amm_address_2_s : (31:0)"
blo "-15250,-62200"
tm "WireNameMgr"
)
)
on &719
)
*1120 (Wire
uid 30563,0
shape (OrthoPolyLine
uid 30564,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,-62000,23250,-62000"
pts [
"7000,-62000"
"23250,-62000"
]
)
end &525
sat 16
eat 32
sty 1
sl "(31 DOWNTO 6)"
st 0
sf 1
si 0
tg (WTG
uid 30567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30568,0
va (VaSet
)
xt "9000,-63000,21300,-62000"
st "amm_address_2_s(31:6) : (31:0)"
blo "9000,-62200"
tm "WireNameMgr"
)
)
on &719
)
*1121 (Wire
uid 30571,0
shape (OrthoPolyLine
uid 30572,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,-48000,23250,-48000"
pts [
"7000,-48000"
"23250,-48000"
]
)
end &558
sat 16
eat 32
sty 1
sl "(31 DOWNTO 6)"
st 0
sf 1
si 0
tg (WTG
uid 30575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30576,0
va (VaSet
)
xt "9000,-49000,21300,-48000"
st "amm_address_3_s(31:6) : (31:0)"
blo "9000,-48200"
tm "WireNameMgr"
)
)
on &720
)
*1122 (Wire
uid 30581,0
shape (OrthoPolyLine
uid 30582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-48000,-2000,-48000"
pts [
"-18250,-48000"
"-2000,-48000"
]
)
start &776
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30586,0
va (VaSet
)
xt "-16000,-49000,-5700,-48000"
st "amm_address_3_s : (31:0)"
blo "-16000,-48200"
tm "WireNameMgr"
)
)
on &720
)
*1123 (Wire
uid 30589,0
shape (OrthoPolyLine
uid 30590,0
va (VaSet
vasetType 3
)
xt "-18250,-61000,23250,-61000"
pts [
"-18250,-61000"
"23250,-61000"
]
)
start &799
end &524
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30592,0
va (VaSet
)
xt "-16250,-62000,-9950,-61000"
st "amm_write_2_s"
blo "-16250,-61200"
tm "WireNameMgr"
)
)
on &721
)
*1124 (Wire
uid 30597,0
shape (OrthoPolyLine
uid 30598,0
va (VaSet
vasetType 3
)
xt "-18250,-47000,23250,-47000"
pts [
"-18250,-47000"
"23250,-47000"
]
)
start &773
end &557
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30600,0
va (VaSet
)
xt "-16250,-48000,-9950,-47000"
st "amm_write_3_s"
blo "-16250,-47200"
tm "WireNameMgr"
)
)
on &722
)
*1125 (Wire
uid 30623,0
shape (OrthoPolyLine
uid 30624,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-60000,23250,-60000"
pts [
"-18250,-60000"
"23250,-60000"
]
)
start &795
end &527
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30628,0
va (VaSet
)
xt "-16000,-61000,-4500,-60000"
st "amm_write_data_2_s : (511:0)"
blo "-16000,-60200"
tm "WireNameMgr"
)
)
on &723
)
*1126 (Wire
uid 30641,0
shape (OrthoPolyLine
uid 30642,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-46000,23250,-46000"
pts [
"-18250,-46000"
"23250,-46000"
]
)
start &777
end &560
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30646,0
va (VaSet
)
xt "-16000,-47000,-4500,-46000"
st "amm_write_data_3_s : (511:0)"
blo "-16000,-46200"
tm "WireNameMgr"
)
)
on &724
)
*1127 (Wire
uid 30667,0
shape (OrthoPolyLine
uid 30668,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-59000,23250,-59000"
pts [
"-18250,-59000"
"23250,-59000"
]
)
start &798
end &529
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30672,0
va (VaSet
)
xt "-16000,-60000,-5800,-59000"
st "amm_byte_en_2_s : (63:0)"
blo "-16000,-59200"
tm "WireNameMgr"
)
)
on &725
)
*1128 (Wire
uid 30687,0
shape (OrthoPolyLine
uid 30688,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-45000,23250,-45000"
pts [
"-18250,-45000"
"23250,-45000"
]
)
start &774
end &562
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30692,0
va (VaSet
)
xt "-16000,-46000,-5800,-45000"
st "amm_byte_en_3_s : (63:0)"
blo "-16000,-45200"
tm "WireNameMgr"
)
)
on &726
)
*1129 (Wire
uid 30707,0
shape (OrthoPolyLine
uid 30708,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-58000,23250,-58000"
pts [
"-18250,-58000"
"23250,-58000"
]
)
start &797
end &528
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30710,0
va (VaSet
)
xt "-16250,-59000,-5550,-58000"
st "amm_burstcount_2_s : (6:0)"
blo "-16250,-58200"
tm "WireNameMgr"
)
)
on &727
)
*1130 (Wire
uid 30715,0
shape (OrthoPolyLine
uid 30716,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-18250,-44000,23250,-44000"
pts [
"-18250,-44000"
"23250,-44000"
]
)
start &775
end &561
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 30717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30718,0
va (VaSet
)
xt "-16250,-45000,-5550,-44000"
st "amm_burstcount_3_s : (6:0)"
blo "-16250,-44200"
tm "WireNameMgr"
)
)
on &728
)
*1131 (Wire
uid 30723,0
shape (OrthoPolyLine
uid 30724,0
va (VaSet
vasetType 3
)
xt "-18250,-56000,23250,-56000"
pts [
"-18250,-56000"
"23250,-56000"
]
)
start &784
end &521
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30726,0
va (VaSet
)
xt "-16250,-57000,-11750,-56000"
st "clk_ddr2_s"
blo "-16250,-56200"
tm "WireNameMgr"
)
)
on &729
)
*1132 (Wire
uid 30731,0
shape (OrthoPolyLine
uid 30732,0
va (VaSet
vasetType 3
)
xt "-18250,-42000,23250,-42000"
pts [
"23250,-42000"
"-18250,-42000"
]
)
start &554
end &770
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30734,0
va (VaSet
)
xt "-16000,-43000,-11500,-42000"
st "clk_ddr3_s"
blo "-16000,-42200"
tm "WireNameMgr"
)
)
on &730
)
*1133 (Wire
uid 30751,0
shape (OrthoPolyLine
uid 30752,0
va (VaSet
vasetType 3
)
xt "-18250,-55000,23250,-55000"
pts [
"-18250,-55000"
"23250,-55000"
]
)
start &785
end &520
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30754,0
va (VaSet
)
xt "-16250,-56000,-11050,-55000"
st "rst_ddr2_n_s"
blo "-16250,-55200"
tm "WireNameMgr"
)
)
on &731
)
*1134 (Wire
uid 30759,0
shape (OrthoPolyLine
uid 30760,0
va (VaSet
vasetType 3
)
xt "-18250,-41000,23250,-41000"
pts [
"-18250,-41000"
"23250,-41000"
]
)
start &771
end &553
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30762,0
va (VaSet
)
xt "-16250,-42000,-11850,-41000"
st "rst_ddr3_s"
blo "-16250,-41200"
tm "WireNameMgr"
)
)
on &732
)
*1135 (Wire
uid 30767,0
shape (OrthoPolyLine
uid 30768,0
va (VaSet
vasetType 3
)
xt "-18250,-39000,-5000,-39000"
pts [
"-18250,-39000"
"-5000,-39000"
]
)
start &844
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 30771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30772,0
va (VaSet
)
xt "-16000,-40000,-9000,-39000"
st "rst_ddr_2_gbl_n_s"
blo "-16000,-39200"
tm "WireNameMgr"
)
)
on &855
)
*1136 (Wire
uid 30785,0
shape (OrthoPolyLine
uid 30786,0
va (VaSet
vasetType 3
)
xt "7000,-39000,23250,-39000"
pts [
"7000,-39000"
"23250,-39000"
]
)
end &498
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30788,0
va (VaSet
)
xt "18000,-40000,23600,-39000"
st "ddr_2_reset_s"
blo "18000,-39200"
tm "WireNameMgr"
)
)
on &856
)
*1137 (Wire
uid 30825,0
shape (OrthoPolyLine
uid 30826,0
va (VaSet
vasetType 3
)
xt "-18250,-83000,23250,-83000"
pts [
"23250,-83000"
"-18250,-83000"
]
)
start &569
end &830
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30830,0
va (VaSet
)
xt "-16000,-84000,-8400,-83000"
st "ddr_0_reset_done_s"
blo "-16000,-83200"
tm "WireNameMgr"
)
)
on &322
)
*1138 (Wire
uid 30833,0
shape (OrthoPolyLine
uid 30834,0
va (VaSet
vasetType 3
)
xt "-18250,-36000,23250,-36000"
pts [
"23250,-36000"
"-18250,-36000"
]
)
start &499
end &841
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30838,0
va (VaSet
)
xt "-15750,-37000,-8150,-36000"
st "ddr_2_reset_done_s"
blo "-15750,-36200"
tm "WireNameMgr"
)
)
on &733
)
*1139 (Wire
uid 30843,0
shape (OrthoPolyLine
uid 30844,0
va (VaSet
vasetType 3
)
xt "-18250,-35000,23250,-35000"
pts [
"23250,-35000"
"-18250,-35000"
]
)
start &532
end &842
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30848,0
va (VaSet
)
xt "-15750,-36000,-8150,-35000"
st "ddr_3_reset_done_s"
blo "-15750,-35200"
tm "WireNameMgr"
)
)
on &734
)
*1140 (Wire
uid 30869,0
shape (OrthoPolyLine
uid 30870,0
va (VaSet
vasetType 3
)
xt "-18250,-30000,23250,-30000"
pts [
"23250,-30000"
"-18250,-30000"
]
)
start &518
end &837
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30874,0
va (VaSet
)
xt "-16750,-31000,-8650,-30000"
st "ddr_2_cal_success_s"
blo "-16750,-30200"
tm "WireNameMgr"
)
)
on &859
)
*1141 (Wire
uid 30879,0
shape (OrthoPolyLine
uid 30880,0
va (VaSet
vasetType 3
)
xt "-18250,-29000,23250,-29000"
pts [
"23250,-29000"
"-18250,-29000"
]
)
start &551
end &838
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30884,0
va (VaSet
)
xt "-16750,-30000,-8650,-29000"
st "ddr_3_cal_success_s"
blo "-16750,-29200"
tm "WireNameMgr"
)
)
on &860
)
*1142 (Wire
uid 30909,0
shape (OrthoPolyLine
uid 30910,0
va (VaSet
vasetType 3
)
xt "-18250,-33000,23250,-33000"
pts [
"-18250,-33000"
"23250,-33000"
]
)
start &836
end &519
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30914,0
va (VaSet
)
xt "-16000,-34000,-9700,-33000"
st "ddr_2_cal_fail_s"
blo "-16000,-33200"
tm "WireNameMgr"
)
)
on &735
)
*1143 (Wire
uid 30919,0
shape (OrthoPolyLine
uid 30920,0
va (VaSet
vasetType 3
)
xt "-18250,-32000,23250,-32000"
pts [
"-18250,-32000"
"23250,-32000"
]
)
start &839
end &552
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30924,0
va (VaSet
)
xt "-16000,-33000,-9700,-32000"
st "ddr_3_cal_fail_s"
blo "-16000,-32200"
tm "WireNameMgr"
)
)
on &736
)
*1144 (Wire
uid 33974,0
shape (OrthoPolyLine
uid 33975,0
va (VaSet
vasetType 3
)
xt "-18250,-82000,23250,-82000"
pts [
"23250,-82000"
"-18250,-82000"
]
)
start &602
end &840
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33977,0
va (VaSet
)
xt "-16000,-83000,-8400,-82000"
st "ddr_1_reset_done_s"
blo "-16000,-82200"
tm "WireNameMgr"
)
)
on &849
)
*1145 (Wire
uid 33982,0
shape (OrthoPolyLine
uid 33983,0
va (VaSet
vasetType 3
)
xt "-18250,-79000,23250,-79000"
pts [
"23250,-79000"
"-18250,-79000"
]
)
start &622
end &834
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33985,0
va (VaSet
)
xt "-16000,-80000,-9700,-79000"
st "ddr_1_cal_fail_s"
blo "-16000,-79200"
tm "WireNameMgr"
)
)
on &850
)
*1146 (Wire
uid 33992,0
shape (OrthoPolyLine
uid 33993,0
va (VaSet
vasetType 3
)
xt "-18250,-76000,23250,-76000"
pts [
"23250,-76000"
"-18250,-76000"
]
)
start &621
end &835
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33995,0
va (VaSet
)
xt "-16000,-77000,-7900,-76000"
st "ddr_1_cal_success_s"
blo "-16000,-76200"
tm "WireNameMgr"
)
)
on &852
)
*1147 (Wire
uid 34000,0
shape (OrthoPolyLine
uid 34001,0
va (VaSet
vasetType 3
)
xt "7000,-85000,23250,-85000"
pts [
"23250,-85000"
"7000,-85000"
]
)
start &601
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 34004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34005,0
va (VaSet
)
xt "12250,-86000,17850,-85000"
st "ddr_1_reset_s"
blo "12250,-85200"
tm "WireNameMgr"
)
)
on &853
)
*1148 (Wire
uid 34010,0
shape (OrthoPolyLine
uid 34011,0
va (VaSet
vasetType 3
)
xt "-18250,-85000,-5000,-85000"
pts [
"-18250,-85000"
"-5000,-85000"
]
)
start &843
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 34014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34015,0
va (VaSet
)
xt "-16000,-86000,-9000,-85000"
st "rst_ddr_1_gbl_n_s"
blo "-16000,-85200"
tm "WireNameMgr"
)
)
on &854
)
*1149 (Wire
uid 34024,0
shape (OrthoPolyLine
uid 34025,0
va (VaSet
vasetType 3
)
xt "-18250,-38000,-5000,-38000"
pts [
"-18250,-38000"
"-5000,-38000"
]
)
start &845
ss 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 34030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34031,0
va (VaSet
)
xt "-16000,-39000,-9000,-38000"
st "rst_ddr_3_gbl_n_s"
blo "-16000,-38200"
tm "WireNameMgr"
)
)
on &857
)
*1150 (Wire
uid 34036,0
shape (OrthoPolyLine
uid 34037,0
va (VaSet
vasetType 3
)
xt "7000,-38000,23250,-38000"
pts [
"7000,-38000"
"23250,-38000"
]
)
end &531
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 34042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34043,0
va (VaSet
)
xt "18000,-39000,23600,-38000"
st "ddr_3_reset_s"
blo "18000,-38200"
tm "WireNameMgr"
)
)
on &858
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *1151 (PackageList
uid 56,0
stg "VerticalLayoutStrategy"
textVec [
*1152 (Text
uid 57,0
va (VaSet
font "arial,8,1"
)
xt "-198000,-101000,-192600,-100000"
st "Package List"
blo "-198000,-100200"
)
*1153 (MLText
uid 58,0
va (VaSet
)
xt "-198000,-100000,-187600,-95000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library fdas_core_lib;
library fdas_top_lib;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 59,0
stg "VerticalLayoutStrategy"
textVec [
*1154 (Text
uid 60,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*1155 (Text
uid 61,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*1156 (MLText
uid 62,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1157 (Text
uid 63,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*1158 (MLText
uid 64,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*1159 (Text
uid 65,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*1160 (MLText
uid 66,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1276,-4,2564,988"
viewArea "-68535,-86026,47552,5930"
cachedDiagramExtent "-198000,-152000,98000,127600"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-199000,-200000"
lastUid 34073,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1161 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*1162 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*1163 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1164 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*1165 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*1166 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1167 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1168 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1169 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1170 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*1171 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*1172 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1173 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*1174 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1175 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1176 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*1177 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1178 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*1179 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1180 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*1181 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-198000,-92200,-192600,-91200"
st "Declarations"
blo "-198000,-91400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-198000,-91200,-195300,-90200"
st "Ports:"
blo "-198000,-90400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-198000,-92200,-194200,-91200"
st "Pre User:"
blo "-198000,-91400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-198000,-92200,-198000,-92200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-198000,21800,-190900,22800"
st "Diagram Signals:"
blo "-198000,22600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-198000,-92200,-193300,-91200"
st "Post User:"
blo "-198000,-91400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-198000,-92200,-198000,-92200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 714,0
usingSuid 1
emptyRow *1182 (LEmptyRow
)
uid 69,0
optionalChildren [
*1183 (RefLabelRowHdr
)
*1184 (TitleRowHdr
)
*1185 (FilterRowHdr
)
*1186 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1187 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1188 (GroupColHdr
tm "GroupColHdrMgr"
)
*1189 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1190 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1191 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1192 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1193 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1194 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1195 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rxm_address_s"
t "std_logic_vector"
b "(21 downto 0)"
eolc "-- rxm.address"
preAdd 0
posAdd 0
o 228
suid 25,0
)
)
uid 1108,0
)
*1196 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rxm_read_s"
t "std_logic"
eolc "-- .read"
preAdd 0
posAdd 0
o 230
suid 27,0
)
)
uid 1110,0
)
*1197 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rxm_write_s"
t "std_logic"
eolc "-- .write"
preAdd 0
posAdd 0
o 236
suid 28,0
)
)
uid 1112,0
)
*1198 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rxm_writedata_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- .writedata"
preAdd 0
posAdd 0
o 237
suid 29,0
)
)
uid 1114,0
)
*1199 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rxm_byteenable_s"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- .byteenable"
preAdd 0
posAdd 0
o 229
suid 39,0
)
)
uid 1128,0
)
*1200 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk_pcie_s"
t "std_logic"
eolc "-- pcie_hard_ip_macro_17_0_clock_bridge_0_out_clk.clk"
posAdd 0
o 184
suid 45,0
)
)
uid 1134,0
)
*1201 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rxm_readdata_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- .readdata"
preAdd 0
posAdd 0
o 231
suid 56,0
i "(others => '0')"
)
)
uid 1220,0
)
*1202 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rxm_readdatavalid_s"
t "std_logic"
eolc "-- .readdatavalid"
preAdd 0
posAdd 0
o 232
suid 57,0
i "'0'"
)
)
uid 1222,0
)
*1203 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rxm_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 234
suid 58,0
i "'0'"
)
)
uid 1224,0
)
*1204 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_0_readdata_s"
t "std_logic_vector"
b "(511 downto 0)"
eolc "-- .readdata"
preAdd 0
posAdd 0
o 246
suid 94,0
i "(others => '0')"
)
)
uid 2977,0
)
*1205 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_0_readdatavalid_s"
t "std_logic"
eolc "-- .readdatavalid"
preAdd 0
posAdd 0
o 247
suid 95,0
i "'0'"
)
)
uid 2979,0
)
*1206 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_0_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 249
suid 96,0
i "'0'"
)
)
uid 2981,0
)
*1207 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_0_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 204
suid 97,0
i "'0'"
)
)
uid 2983,0
)
*1208 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_0_address_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- wr_dma.address"
preAdd 0
posAdd 0
o 243
suid 98,0
)
)
uid 2985,0
)
*1209 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_0_burstcount_s"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- .burstcount"
preAdd 0
posAdd 0
o 244
suid 99,0
)
)
uid 2987,0
)
*1210 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_0_read_s"
t "std_logic"
eolc "-- .read"
preAdd 0
posAdd 0
o 245
suid 100,0
)
)
uid 2989,0
)
*1211 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_0_address_s"
t "std_logic_vector"
b "(31 downto 0)"
eolc "-- rd_dma.address"
preAdd 0
posAdd 0
o 201
suid 101,0
)
)
uid 2991,0
)
*1212 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_0_burstcount_s"
t "std_logic_vector"
b "(3 downto 0)"
eolc "-- .burstcount"
preAdd 0
posAdd 0
o 202
suid 102,0
)
)
uid 2993,0
)
*1213 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_0_byteenable_s"
t "std_logic_vector"
b "(63 downto 0)"
eolc "-- .byteenable"
preAdd 0
posAdd 0
o 203
suid 103,0
)
)
uid 2995,0
)
*1214 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_0_write_s"
t "std_logic"
eolc "-- .write"
preAdd 0
posAdd 0
o 205
suid 104,0
)
)
uid 2997,0
)
*1215 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_0_writedata_s"
t "std_logic_vector"
b "(511 downto 0)"
eolc "-- .writedata"
preAdd 0
posAdd 0
o 206
suid 105,0
)
)
uid 2999,0
)
*1216 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_1_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 207
suid 114,0
i "'0'"
)
)
uid 3017,0
)
*1217 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_1_readdata_s"
t "std_logic_vector"
b "(511 downto 0)"
eolc "-- .readdata"
preAdd 0
posAdd 0
o 250
suid 115,0
i "(others => '0')"
)
)
uid 3019,0
)
*1218 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_1_readdatavalid_s"
t "std_logic"
eolc "-- .readdatavalid"
preAdd 0
posAdd 0
o 251
suid 116,0
i "'0'"
)
)
uid 3021,0
)
*1219 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_1_waitrequest_s"
t "std_logic"
eolc "-- .waitrequest"
preAdd 0
posAdd 0
o 253
suid 117,0
i "'0'"
)
)
uid 3023,0
)
*1220 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_wait_request_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 167
suid 121,0
)
)
uid 3696,0
)
*1221 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_read_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 154
suid 130,0
)
)
uid 3698,0
)
*1222 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_read_data_0_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 158
suid 131,0
)
)
uid 3700,0
)
*1223 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_address_0_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 142
suid 133,0
)
)
uid 3702,0
)
*1224 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_write_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 170
suid 134,0
)
)
uid 3704,0
)
*1225 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_write_data_0_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 174
suid 135,0
)
)
uid 3706,0
)
*1226 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_read_data_valid_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 161
suid 136,0
)
)
uid 3708,0
)
*1227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_byte_en_0_s"
t "std_logic_vector"
b "(63 downto 0)"
o 150
suid 137,0
)
)
uid 3710,0
)
*1228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_burstcount_0_s"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 146
suid 138,0
)
)
uid 3712,0
)
*1229 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_read_1_s"
t "std_logic"
preAdd 0
posAdd 0
o 155
suid 140,0
)
)
uid 3716,0
)
*1230 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_address_1_s"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 143
suid 143,0
)
)
uid 3722,0
)
*1231 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_write_1_s"
t "std_logic"
preAdd 0
posAdd 0
o 171
suid 144,0
)
)
uid 3724,0
)
*1232 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_write_data_1_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 175
suid 145,0
)
)
uid 3726,0
)
*1233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_byte_en_1_s"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 151
suid 146,0
)
)
uid 3728,0
)
*1234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_burstcount_1_s"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 147
suid 147,0
)
)
uid 3730,0
)
*1235 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MEM0_ALERT_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_alert_n"
preAdd 0
posAdd 0
o 3
suid 182,0
i "(others => '0')"
)
)
uid 4280,0
)
*1236 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_CK"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--              mem.mem_ck"
preAdd 0
posAdd 0
o 53
suid 183,0
)
)
uid 4282,0
)
*1237 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_CK_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_ck_n"
preAdd 0
posAdd 0
o 55
suid 184,0
)
)
uid 4284,0
)
*1238 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_A"
t "std_logic_vector"
b "(16 downto 0)"
eolc "--                 .mem_a"
preAdd 0
posAdd 0
o 49
suid 185,0
)
)
uid 4286,0
)
*1239 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_ACT_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_act_n"
preAdd 0
posAdd 0
o 50
suid 186,0
)
)
uid 4288,0
)
*1240 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_BA"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--                 .mem_ba"
preAdd 0
posAdd 0
o 51
suid 187,0
)
)
uid 4290,0
)
*1241 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_BG"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--                 .mem_bg"
preAdd 0
posAdd 0
o 52
suid 188,0
)
)
uid 4292,0
)
*1242 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_CKE"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_cke"
preAdd 0
posAdd 0
o 54
suid 189,0
)
)
uid 4294,0
)
*1243 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_CS_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_cs_n"
preAdd 0
posAdd 0
o 56
suid 190,0
)
)
uid 4296,0
)
*1244 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_ODT"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_odt"
preAdd 0
posAdd 0
o 57
suid 191,0
)
)
uid 4298,0
)
*1245 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_RESET_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_reset_n"
preAdd 0
posAdd 0
o 59
suid 192,0
)
)
uid 4300,0
)
*1246 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM0_PAR"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_par"
preAdd 0
posAdd 0
o 58
suid 193,0
)
)
uid 4302,0
)
*1247 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM0_DQS"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dqs"
preAdd 0
posAdd 0
o 127
suid 194,0
i "(others => '0')"
)
)
uid 4304,0
)
*1248 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM0_DQS_N"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dqs_n"
preAdd 0
posAdd 0
o 128
suid 195,0
i "(others => '0')"
)
)
uid 4306,0
)
*1249 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM0_DQ"
t "std_logic_vector"
b "(71 downto 0)"
eolc "--                 .mem_dq"
preAdd 0
posAdd 0
o 126
suid 196,0
i "(others => '0')"
)
)
uid 4308,0
)
*1250 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM0_DBI_N"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dbi_n"
preAdd 0
posAdd 0
o 125
suid 197,0
i "(others => '0')"
)
)
uid 4310,0
)
*1251 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MEM1_ALERT_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_alert_n"
preAdd 0
posAdd 0
o 4
suid 214,0
i "(others => '0')"
)
)
uid 4312,0
)
*1252 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_CK"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--              mem.mem_ck"
preAdd 0
posAdd 0
o 64
suid 215,0
)
)
uid 4314,0
)
*1253 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_CK_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_ck_n"
preAdd 0
posAdd 0
o 66
suid 216,0
)
)
uid 4316,0
)
*1254 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_A"
t "std_logic_vector"
b "(16 downto 0)"
eolc "--                 .mem_a"
preAdd 0
posAdd 0
o 60
suid 217,0
)
)
uid 4318,0
)
*1255 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_ACT_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_act_n"
preAdd 0
posAdd 0
o 61
suid 218,0
)
)
uid 4320,0
)
*1256 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_BA"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--                 .mem_ba"
preAdd 0
posAdd 0
o 62
suid 219,0
)
)
uid 4322,0
)
*1257 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_BG"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--                 .mem_bg"
preAdd 0
posAdd 0
o 63
suid 220,0
)
)
uid 4324,0
)
*1258 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_CKE"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_cke"
preAdd 0
posAdd 0
o 65
suid 221,0
)
)
uid 4326,0
)
*1259 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_CS_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_cs_n"
preAdd 0
posAdd 0
o 67
suid 222,0
)
)
uid 4328,0
)
*1260 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_ODT"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_odt"
preAdd 0
posAdd 0
o 68
suid 223,0
)
)
uid 4330,0
)
*1261 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_RESET_N"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_reset_n"
preAdd 0
posAdd 0
o 70
suid 224,0
)
)
uid 4332,0
)
*1262 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM1_PAR"
t "std_logic_vector"
b "(0 downto 0)"
eolc "--                 .mem_par"
preAdd 0
posAdd 0
o 69
suid 225,0
)
)
uid 4334,0
)
*1263 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM1_DQS"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dqs"
preAdd 0
posAdd 0
o 131
suid 226,0
i "(others => '0')"
)
)
uid 4336,0
)
*1264 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM1_DQS_N"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dqs_n"
preAdd 0
posAdd 0
o 132
suid 227,0
i "(others => '0')"
)
)
uid 4338,0
)
*1265 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM1_DQ"
t "std_logic_vector"
b "(71 downto 0)"
eolc "--                 .mem_dq"
preAdd 0
posAdd 0
o 130
suid 228,0
i "(others => '0')"
)
)
uid 4340,0
)
*1266 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM1_DBI_N"
t "std_logic_vector"
b "(8 downto 0)"
eolc "--                 .mem_dbi_n"
preAdd 0
posAdd 0
o 129
suid 229,0
i "(others => '0')"
)
)
uid 4342,0
)
*1267 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk_ddr0_s"
t "std_logic"
preAdd 0
posAdd 0
o 178
suid 234,0
)
)
uid 4472,0
)
*1268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddr0_n_s"
t "std_logic"
o 220
suid 235,0
)
)
uid 4474,0
)
*1269 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "OCT_RZQIN0"
t "std_logic"
eolc "--              oct.oct_rzqin"
preAdd 0
posAdd 0
o 7
suid 245,0
i "'0'"
)
)
uid 4486,0
)
*1270 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "OCT_RZQIN1"
t "std_logic"
eolc "--              oct.oct_rzqin"
preAdd 0
posAdd 0
o 8
suid 247,0
i "'0'"
)
)
uid 4488,0
)
*1271 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_0_cal_fail_s"
t "std_logic"
eolc "--                 .local_cal_fail"
preAdd 0
posAdd 0
o 186
suid 263,0
)
)
uid 5432,0
)
*1272 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "PIN_PERST_N"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 278,0
i "'0'"
)
)
uid 7997,0
)
*1273 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk_sys_s"
t "std_logic"
preAdd 0
posAdd 0
o 185
suid 283,0
)
)
uid 8029,0
)
*1274 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk_mc_s"
t "std_logic"
preAdd 0
posAdd 0
o 181
suid 299,0
)
)
uid 8749,0
)
*1275 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_mc_n_s"
t "std_logic"
preAdd 0
posAdd 0
o 225
suid 300,0
)
)
uid 8751,0
)
*1276 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_pcie_n_s"
t "std_logic"
eolc "-- pcie_hard_ip_macro_17_0_reset_bridge_0_out_reset.reset"
posAdd 0
o 226
suid 302,0
)
)
uid 9047,0
)
*1277 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "CLK_SYS"
t "std_logic"
eolc "--       ctrl_amm_0.waitrequest_n"
preAdd 0
posAdd 0
o 141
suid 307,0
)
)
uid 9373,0
)
*1278 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rst_pcie_s"
t "std_logic"
eolc "-- pcie_hard_ip_macro_17_0_reset_bridge_0_out_reset.reset"
posAdd 0
o 227
suid 311,0
)
)
uid 11302,0
)
*1279 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_ready_0_s"
t "std_logic"
eolc "--       ctrl_amm_0.waitrequest_n"
preAdd 0
posAdd 0
o 164
suid 313,0
)
)
uid 11854,0
)
*1280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "top_version_s"
t "std_logic_vector"
b "(15 downto 0)"
o 239
suid 350,0
)
)
uid 19991,0
)
*1281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "top_revision_s"
t "std_logic_vector"
b "(15 downto 0)"
o 238
suid 351,0
)
)
uid 19993,0
)
*1282 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN0"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 352,0
i "'0'"
)
)
uid 21221,0
)
*1283 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN0_N"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 353,0
i "'0'"
)
)
uid 21223,0
)
*1284 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN1"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 354,0
i "'0'"
)
)
uid 21225,0
)
*1285 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN1_N"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 355,0
i "'0'"
)
)
uid 21227,0
)
*1286 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN2"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 356,0
i "'0'"
)
)
uid 21229,0
)
*1287 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN2_N"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 357,0
i "'0'"
)
)
uid 21231,0
)
*1288 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN3"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 358,0
i "'0'"
)
)
uid 21233,0
)
*1289 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN3_N"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 359,0
i "'0'"
)
)
uid 21235,0
)
*1290 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN4"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 361,0
i "'0'"
)
)
uid 21591,0
)
*1291 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN4_N"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 362,0
i "'0'"
)
)
uid 21593,0
)
*1292 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN5_N"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 363,0
i "'0'"
)
)
uid 21595,0
)
*1293 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN5"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 364,0
i "'0'"
)
)
uid 21597,0
)
*1294 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN6"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 365,0
i "'0'"
)
)
uid 21599,0
)
*1295 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN6_N"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 366,0
i "'0'"
)
)
uid 21601,0
)
*1296 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN7"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 367,0
i "'0'"
)
)
uid 21603,0
)
*1297 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN7_N"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 368,0
i "'0'"
)
)
uid 21605,0
)
*1298 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN8_N"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 369,0
i "'0'"
)
)
uid 21607,0
)
*1299 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN8"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 370,0
i "'0'"
)
)
uid 21609,0
)
*1300 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN9"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 371,0
i "'0'"
)
)
uid 21611,0
)
*1301 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN9_N"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 372,0
i "'0'"
)
)
uid 21613,0
)
*1302 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN10"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 373,0
i "'0'"
)
)
uid 21615,0
)
*1303 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN10_N"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 374,0
i "'0'"
)
)
uid 21617,0
)
*1304 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN11"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 375,0
i "'0'"
)
)
uid 21619,0
)
*1305 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN11_N"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 376,0
i "'0'"
)
)
uid 21621,0
)
*1306 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN12"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 377,0
i "'0'"
)
)
uid 21623,0
)
*1307 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN12_N"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 378,0
i "'0'"
)
)
uid 21625,0
)
*1308 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN13"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 379,0
i "'0'"
)
)
uid 21627,0
)
*1309 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN13_N"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 380,0
i "'0'"
)
)
uid 21629,0
)
*1310 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN14"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 381,0
i "'0'"
)
)
uid 21631,0
)
*1311 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN14_N"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 383,0
i "'0'"
)
)
uid 21633,0
)
*1312 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN15"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 384,0
i "'0'"
)
)
uid 21635,0
)
*1313 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "RX_IN15_N"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 385,0
i "'0'"
)
)
uid 21637,0
)
*1314 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT0"
t "std_logic"
preAdd 0
posAdd 0
o 93
suid 387,0
)
)
uid 21639,0
)
*1315 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT0_N"
t "std_logic"
preAdd 0
posAdd 0
o 94
suid 388,0
)
)
uid 21641,0
)
*1316 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT1"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 389,0
)
)
uid 21643,0
)
*1317 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT1_N"
t "std_logic"
preAdd 0
posAdd 0
o 108
suid 390,0
)
)
uid 21645,0
)
*1318 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT2"
t "std_logic"
preAdd 0
posAdd 0
o 109
suid 391,0
)
)
uid 21647,0
)
*1319 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT2_N"
t "std_logic"
preAdd 0
posAdd 0
o 110
suid 392,0
)
)
uid 21649,0
)
*1320 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT3"
t "std_logic"
preAdd 0
posAdd 0
o 111
suid 393,0
)
)
uid 21651,0
)
*1321 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT3_N"
t "std_logic"
preAdd 0
posAdd 0
o 112
suid 395,0
)
)
uid 22005,0
)
*1322 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT4"
t "std_logic"
preAdd 0
posAdd 0
o 113
suid 396,0
)
)
uid 22007,0
)
*1323 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT4_N"
t "std_logic"
preAdd 0
posAdd 0
o 114
suid 397,0
)
)
uid 22009,0
)
*1324 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT5"
t "std_logic"
preAdd 0
posAdd 0
o 115
suid 398,0
)
)
uid 22011,0
)
*1325 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT5_N"
t "std_logic"
preAdd 0
posAdd 0
o 116
suid 399,0
)
)
uid 22013,0
)
*1326 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT6"
t "std_logic"
preAdd 0
posAdd 0
o 117
suid 400,0
)
)
uid 22015,0
)
*1327 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT6_N"
t "std_logic"
preAdd 0
posAdd 0
o 118
suid 401,0
)
)
uid 22017,0
)
*1328 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT7"
t "std_logic"
preAdd 0
posAdd 0
o 119
suid 402,0
)
)
uid 22019,0
)
*1329 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT7_N"
t "std_logic"
preAdd 0
posAdd 0
o 120
suid 404,0
)
)
uid 22021,0
)
*1330 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT8"
t "std_logic"
preAdd 0
posAdd 0
o 121
suid 405,0
)
)
uid 22023,0
)
*1331 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT8_N"
t "std_logic"
preAdd 0
posAdd 0
o 122
suid 406,0
)
)
uid 22025,0
)
*1332 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT9"
t "std_logic"
preAdd 0
posAdd 0
o 123
suid 407,0
)
)
uid 22027,0
)
*1333 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT9_N"
t "std_logic"
preAdd 0
posAdd 0
o 124
suid 408,0
)
)
uid 22029,0
)
*1334 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT10"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 409,0
)
)
uid 22031,0
)
*1335 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT10_N"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 410,0
)
)
uid 22033,0
)
*1336 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT11"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 411,0
)
)
uid 22035,0
)
*1337 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT11_N"
t "std_logic"
preAdd 0
posAdd 0
o 99
suid 412,0
)
)
uid 22037,0
)
*1338 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT12"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 413,0
)
)
uid 22039,0
)
*1339 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT12_N"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 414,0
)
)
uid 22041,0
)
*1340 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT13"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 415,0
)
)
uid 22043,0
)
*1341 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT13_N"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 416,0
)
)
uid 22045,0
)
*1342 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT14"
t "std_logic"
preAdd 0
posAdd 0
o 104
suid 417,0
)
)
uid 22047,0
)
*1343 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT14_N"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 418,0
)
)
uid 22049,0
)
*1344 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT15"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 419,0
)
)
uid 22051,0
)
*1345 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "TX_OUT15_N"
t "std_logic"
preAdd 0
posAdd 0
o 107
suid 420,0
)
)
uid 22053,0
)
*1346 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_PCIE_REF_0"
t "std_logic"
eolc "-- refclk.clk"
preAdd 0
posAdd 0
o 1
suid 422,0
i "'0'"
)
)
uid 22055,0
)
*1347 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "CLK_PCIE_REF_1"
t "std_logic"
eolc "-- refclk.clk"
preAdd 0
posAdd 0
o 2
suid 423,0
i "'0'"
)
)
uid 22057,0
)
*1348 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "clk_pcie_ref_0_s"
t "std_logic"
preAdd 0
posAdd 0
o 182
suid 424,0
)
)
uid 22059,0
)
*1349 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "clk_pcie_ref_1_s"
t "std_logic"
preAdd 0
posAdd 0
o 183
suid 427,0
)
)
uid 22061,0
)
*1350 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ninit_done_s"
t "std_logic"
eolc "-- ninit_done"
preAdd 0
posAdd 0
o 200
suid 431,0
)
)
uid 22543,0
)
*1351 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "user_msix_ready_s"
t "std_logic"
preAdd 0
posAdd 0
o 241
suid 433,0
)
)
uid 22885,0
)
*1352 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "user_msix_valid_s"
t "std_logic"
preAdd 0
posAdd 0
o 242
suid 436,0
)
)
uid 22887,0
)
*1353 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "user_msix_data_s"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 240
suid 438,0
)
)
uid 22889,0
)
*1354 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "PLL_REF_CLK_0"
t "std_logic"
eolc "--      pll_ref_clk_0.clk"
preAdd 0
posAdd 0
o 12
suid 439,0
i "'0'"
)
)
uid 23069,0
)
*1355 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_0_reset_done_s"
t "std_logic"
preAdd 0
posAdd 0
o 188
suid 443,0
)
)
uid 23073,0
)
*1356 (LeafLogPort
port (LogicalPort
decl (Decl
n "PLL_REF_CLK_1"
t "std_logic"
eolc "--      pll_ref_clk_1.clk"
o 13
suid 445,0
i "'0'"
)
)
uid 23261,0
)
*1357 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxm_write_response_valid_s"
t "std_logic"
o 235
suid 453,0
)
)
uid 23285,0
)
*1358 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxm_response_s"
t "std_logic_vector"
b "(1 downto 0)"
o 233
suid 455,0
)
)
uid 23287,0
)
*1359 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "wr_dma_0_response_s"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 248
suid 457,0
)
)
uid 23309,0
)
*1360 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "wr_dma_1_response_s"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 252
suid 459,0
)
)
uid 23311,0
)
*1361 (LeafLogPort
port (LogicalPort
decl (Decl
n "refclk_156m_qsfpdd_p"
t "std_logic"
o 48
suid 465,0
i "'0'"
)
)
uid 24207,0
)
*1362 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_2_waitrequest_s"
t "std_logic"
o 260
suid 467,0
)
)
uid 27781,0
)
*1363 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_2_readdata_s"
t "std_logic_vector"
b "(511DOWNTO 0)"
o 257
suid 469,0
)
)
uid 27783,0
)
*1364 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_2_readdatavalid_s"
t "std_logic"
o 258
suid 471,0
)
)
uid 27785,0
)
*1365 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_2_address_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 254
suid 473,0
)
)
uid 27787,0
)
*1366 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_2_burstcount_s"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 255
suid 476,0
)
)
uid 27815,0
)
*1367 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_2_read_s"
t "std_logic"
o 256
suid 478,0
)
)
uid 27817,0
)
*1368 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_2_response_s"
t "std_logIc_vector"
b "(1 DOWNTO 0)"
o 259
suid 480,0
)
)
uid 27819,0
)
*1369 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_2_waitrequest_s"
t "std_logic"
o 210
suid 482,0
)
)
uid 27949,0
)
*1370 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_2_writedata_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 212
suid 484,0
)
)
uid 27951,0
)
*1371 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_2_address_s"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 208
suid 486,0
)
)
uid 27953,0
)
*1372 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_burstcount_s"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 219
suid 489,0
)
)
uid 27955,0
)
*1373 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_2_byteenable_s"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 209
suid 491,0
)
)
uid 27957,0
)
*1374 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_2_write_s"
t "std_logic"
o 211
suid 493,0
)
)
uid 27959,0
)
*1375 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_3_waitrequest_s"
t "std_logic"
o 267
suid 495,0
)
)
uid 27961,0
)
*1376 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_3_readdata_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 264
suid 497,0
)
)
uid 27963,0
)
*1377 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_3_readdatavalid_s"
t "std_logic"
o 265
suid 499,0
)
)
uid 27965,0
)
*1378 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr_dma_3_address_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 261
suid 501,0
)
)
uid 27967,0
)
*1379 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_3_burstcount_s"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 262
suid 504,0
)
)
uid 27969,0
)
*1380 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_3_read_s"
t "std_logic"
o 263
suid 506,0
)
)
uid 27971,0
)
*1381 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_dma_3_response_s"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 266
suid 508,0
)
)
uid 27973,0
)
*1382 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_3_waitrequest_s"
t "std_logic"
preAdd 0
posAdd 0
o 216
suid 510,0
)
)
uid 28043,0
)
*1383 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_3_writedata_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 218
suid 512,0
)
)
uid 28045,0
)
*1384 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rd_dma_3_address_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 213
suid 514,0
)
)
uid 28047,0
)
*1385 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_3_burstcount_s"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 214
suid 519,0
)
)
uid 28049,0
)
*1386 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_3_byteenable_s"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 215
suid 521,0
)
)
uid 28051,0
)
*1387 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_dma_3_write_s"
t "std_logic"
o 217
suid 523,0
)
)
uid 28053,0
)
*1388 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "PLL_REF_CLK_2"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 528,0
i "'0'"
)
)
uid 30343,0
)
*1389 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "OCT_RZQIN2"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 529,0
i "'0'"
)
)
uid 30345,0
)
*1390 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "OCT_RZQIN3"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 530,0
i "'0'"
)
)
uid 30347,0
)
*1391 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "PLL_REF_CLK_3"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 531,0
i "'0'"
)
)
uid 30349,0
)
*1392 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MEM2_ALERT_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 5
suid 571,0
i "(others => '0')"
)
)
uid 30351,0
)
*1393 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_CK"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 75
suid 572,0
)
)
uid 30353,0
)
*1394 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_CK_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 77
suid 573,0
)
)
uid 30355,0
)
*1395 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_A"
t "std_logic_vector"
b "(16 downto 0)"
preAdd 0
posAdd 0
o 71
suid 574,0
)
)
uid 30357,0
)
*1396 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_ACT_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 72
suid 575,0
)
)
uid 30359,0
)
*1397 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_BA"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 73
suid 576,0
)
)
uid 30361,0
)
*1398 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_BG"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 74
suid 577,0
)
)
uid 30363,0
)
*1399 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_CKE"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 76
suid 578,0
)
)
uid 30365,0
)
*1400 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_CS_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 78
suid 579,0
)
)
uid 30367,0
)
*1401 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_ODT"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 79
suid 580,0
)
)
uid 30369,0
)
*1402 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_RESET_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 81
suid 581,0
)
)
uid 30371,0
)
*1403 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM2_PAR"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 80
suid 582,0
)
)
uid 30373,0
)
*1404 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM2_DQS"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 135
suid 583,0
i "(others => '0')"
)
)
uid 30375,0
)
*1405 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM2_DQS_N"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 136
suid 584,0
i "(others => '0')"
)
)
uid 30377,0
)
*1406 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM2_DQ"
t "std_logic_vector"
b "(71 downto 0)"
preAdd 0
posAdd 0
o 134
suid 585,0
i "(others => '0')"
)
)
uid 30379,0
)
*1407 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM2_DBI_N"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 133
suid 586,0
i "(others => '0')"
)
)
uid 30381,0
)
*1408 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MEM3_ALERT_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 6
suid 587,0
i "(others => '0')"
)
)
uid 30383,0
)
*1409 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_CK"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 86
suid 588,0
)
)
uid 30385,0
)
*1410 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_CK_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 88
suid 589,0
)
)
uid 30387,0
)
*1411 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_A"
t "std_logic_vector"
b "(16 downto 0)"
preAdd 0
posAdd 0
o 82
suid 590,0
)
)
uid 30389,0
)
*1412 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_ACT_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 83
suid 591,0
)
)
uid 30391,0
)
*1413 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_BA"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 84
suid 592,0
)
)
uid 30393,0
)
*1414 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_BG"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 85
suid 593,0
)
)
uid 30395,0
)
*1415 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_CKE"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 87
suid 594,0
)
)
uid 30397,0
)
*1416 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_CS_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 89
suid 595,0
)
)
uid 30399,0
)
*1417 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_ODT"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 90
suid 596,0
)
)
uid 30401,0
)
*1418 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_RESET_N"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 92
suid 597,0
)
)
uid 30403,0
)
*1419 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MEM3_PAR"
t "std_logic_vector"
b "(0 downto 0)"
preAdd 0
posAdd 0
o 91
suid 598,0
)
)
uid 30405,0
)
*1420 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM3_DQS"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 139
suid 599,0
i "(others => '0')"
)
)
uid 30407,0
)
*1421 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM3_DQS_N"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 140
suid 600,0
i "(others => '0')"
)
)
uid 30409,0
)
*1422 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM3_DQ"
t "std_logic_vector"
b "(71 downto 0)"
preAdd 0
posAdd 0
o 138
suid 601,0
i "(others => '0')"
)
)
uid 30411,0
)
*1423 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "MEM3_DBI_N"
t "std_logic_vector"
b "(8 downto 0)"
preAdd 0
posAdd 0
o 137
suid 602,0
i "(others => '0')"
)
)
uid 30413,0
)
*1424 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_wait_request_2_s"
t "std_logic"
o 168
suid 604,0
)
)
uid 30435,0
)
*1425 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_ready_2_s"
t "std_logic"
preAdd 0
posAdd 0
o 165
suid 606,0
)
)
uid 30437,0
)
*1426 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_wait_request_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 169
suid 608,0
)
)
uid 30459,0
)
*1427 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_ready_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 166
suid 610,0
)
)
uid 30461,0
)
*1428 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_read_2_s"
t "std_logic"
o 156
suid 612,0
)
)
uid 30479,0
)
*1429 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_read_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 157
suid 614,0
)
)
uid 30481,0
)
*1430 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_read_data_2_s"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 159
suid 616,0
)
)
uid 30527,0
)
*1431 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_read_data_3_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 160
suid 619,0
)
)
uid 30529,0
)
*1432 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_read_data_valid_2_s"
t "std_logic"
o 162
suid 623,0
)
)
uid 30547,0
)
*1433 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_read_data_valid_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 163
suid 625,0
)
)
uid 30549,0
)
*1434 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_address_2_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 144
suid 627,0
i "(others => '0')"
)
)
uid 30603,0
)
*1435 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_address_3_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 145
suid 630,0
i "(others => '0')"
)
)
uid 30605,0
)
*1436 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_write_2_s"
t "std_logic"
o 172
suid 633,0
)
)
uid 30607,0
)
*1437 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_write_3_s"
t "std_logic"
preAdd 0
posAdd 0
o 173
suid 635,0
)
)
uid 30609,0
)
*1438 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_write_data_2_s"
t "std_logic_vector"
b "(511 downto 0)"
o 176
suid 637,0
)
)
uid 30649,0
)
*1439 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_write_data_3_s"
t "std_logic_vector"
b "(511 downto 0)"
preAdd 0
posAdd 0
o 177
suid 642,0
)
)
uid 30653,0
)
*1440 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_byte_en_2_s"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 152
suid 645,0
i "(others => '0')"
)
)
uid 30737,0
)
*1441 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "amm_byte_en_3_s"
t "std_logic_vector"
b "(63 downto 0)"
preAdd 0
posAdd 0
o 153
suid 648,0
i "(others => '0')"
)
)
uid 30739,0
)
*1442 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_burstcount_2_s"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 148
suid 651,0
)
)
uid 30741,0
)
*1443 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amm_burstcount_3_s"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 149
suid 653,0
)
)
uid 30743,0
)
*1444 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_ddr2_s"
t "std_logic"
o 179
suid 655,0
)
)
uid 30745,0
)
*1445 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk_ddr3_s"
t "std_logic"
preAdd 0
posAdd 0
o 180
suid 657,0
)
)
uid 30747,0
)
*1446 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddr2_n_s"
t "std_logic"
o 221
suid 659,0
)
)
uid 30797,0
)
*1447 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddr3_s"
t "std_logic"
o 222
suid 661,0
)
)
uid 30799,0
)
*1448 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_2_reset_done_s"
t "std_logic"
preAdd 0
posAdd 0
o 196
suid 671,0
)
)
uid 30853,0
)
*1449 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_3_reset_done_s"
t "std_logic"
preAdd 0
posAdd 0
o 199
suid 673,0
)
)
uid 30855,0
)
*1450 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_2_cal_fail_s"
t "std_logic"
preAdd 0
posAdd 0
o 194
suid 684,0
)
)
uid 30929,0
)
*1451 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_3_cal_fail_s"
t "std_logic"
preAdd 0
posAdd 0
o 197
suid 686,0
)
)
uid 30931,0
)
*1452 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_0_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 189
suid 694,0
i "'0'"
)
)
uid 31803,0
)
*1453 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddr_0_gbl_n_s"
t "std_logic"
o 223
suid 695,0
)
)
uid 31805,0
)
*1454 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddr_1_reset_done_s"
t "std_logic"
preAdd 0
posAdd 0
o 268
suid 697,0
)
)
uid 34050,0
)
*1455 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddr_1_cal_fail_s"
t "std_logic"
preAdd 0
posAdd 0
o 269
suid 699,0
)
)
uid 34052,0
)
*1456 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_0_cal_success_s"
t "std_logic"
eolc "--           status.local_cal_success"
preAdd 0
posAdd 0
o 187
suid 700,0
)
)
uid 34054,0
)
*1457 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddr_1_cal_success_s"
t "std_logic"
preAdd 0
posAdd 0
o 270
suid 702,0
)
)
uid 34056,0
)
*1458 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddr_1_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 271
suid 704,0
i "'0'"
)
)
uid 34058,0
)
*1459 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddr_1_gbl_n_s"
t "std_logic"
o 223
suid 706,0
)
)
uid 34060,0
)
*1460 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddr_2_gbl_n_s"
t "std_logic"
o 224
suid 707,0
)
)
uid 34062,0
)
*1461 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_2_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 193
suid 708,0
i "'0'"
)
)
uid 34064,0
)
*1462 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ddr_3_gbl_n_s"
t "std_logic"
o 273
suid 710,0
)
)
uid 34066,0
)
*1463 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_3_reset_s"
t "std_logic"
o 274
suid 712,0
)
)
uid 34068,0
)
*1464 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_2_cal_success_s"
t "std_logic"
preAdd 0
posAdd 0
o 195
suid 713,0
)
)
uid 34070,0
)
*1465 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ddr_3_cal_success_s"
t "std_logic"
preAdd 0
posAdd 0
o 198
suid 714,0
)
)
uid 34072,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 82,0
optionalChildren [
*1466 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1467 (MRCItem
litem &1182
pos 271
dimension 20
)
uid 84,0
optionalChildren [
*1468 (MRCItem
litem &1183
pos 0
dimension 20
uid 85,0
)
*1469 (MRCItem
litem &1184
pos 1
dimension 23
uid 86,0
)
*1470 (MRCItem
litem &1185
pos 2
hidden 1
dimension 20
uid 87,0
)
*1471 (MRCItem
litem &1195
pos 140
dimension 20
uid 1109,0
)
*1472 (MRCItem
litem &1196
pos 141
dimension 20
uid 1111,0
)
*1473 (MRCItem
litem &1197
pos 142
dimension 20
uid 1113,0
)
*1474 (MRCItem
litem &1198
pos 143
dimension 20
uid 1115,0
)
*1475 (MRCItem
litem &1199
pos 144
dimension 20
uid 1129,0
)
*1476 (MRCItem
litem &1200
pos 145
dimension 20
uid 1135,0
)
*1477 (MRCItem
litem &1201
pos 146
dimension 20
uid 1221,0
)
*1478 (MRCItem
litem &1202
pos 147
dimension 20
uid 1223,0
)
*1479 (MRCItem
litem &1203
pos 148
dimension 20
uid 1225,0
)
*1480 (MRCItem
litem &1204
pos 149
dimension 20
uid 2978,0
)
*1481 (MRCItem
litem &1205
pos 150
dimension 20
uid 2980,0
)
*1482 (MRCItem
litem &1206
pos 151
dimension 20
uid 2982,0
)
*1483 (MRCItem
litem &1207
pos 152
dimension 20
uid 2984,0
)
*1484 (MRCItem
litem &1208
pos 153
dimension 20
uid 2986,0
)
*1485 (MRCItem
litem &1209
pos 154
dimension 20
uid 2988,0
)
*1486 (MRCItem
litem &1210
pos 155
dimension 20
uid 2990,0
)
*1487 (MRCItem
litem &1211
pos 156
dimension 20
uid 2992,0
)
*1488 (MRCItem
litem &1212
pos 157
dimension 20
uid 2994,0
)
*1489 (MRCItem
litem &1213
pos 158
dimension 20
uid 2996,0
)
*1490 (MRCItem
litem &1214
pos 159
dimension 20
uid 2998,0
)
*1491 (MRCItem
litem &1215
pos 160
dimension 20
uid 3000,0
)
*1492 (MRCItem
litem &1216
pos 161
dimension 20
uid 3018,0
)
*1493 (MRCItem
litem &1217
pos 162
dimension 20
uid 3020,0
)
*1494 (MRCItem
litem &1218
pos 163
dimension 20
uid 3022,0
)
*1495 (MRCItem
litem &1219
pos 164
dimension 20
uid 3024,0
)
*1496 (MRCItem
litem &1220
pos 165
dimension 20
uid 3697,0
)
*1497 (MRCItem
litem &1221
pos 166
dimension 20
uid 3699,0
)
*1498 (MRCItem
litem &1222
pos 167
dimension 20
uid 3701,0
)
*1499 (MRCItem
litem &1223
pos 168
dimension 20
uid 3703,0
)
*1500 (MRCItem
litem &1224
pos 169
dimension 20
uid 3705,0
)
*1501 (MRCItem
litem &1225
pos 170
dimension 20
uid 3707,0
)
*1502 (MRCItem
litem &1226
pos 171
dimension 20
uid 3709,0
)
*1503 (MRCItem
litem &1227
pos 172
dimension 20
uid 3711,0
)
*1504 (MRCItem
litem &1228
pos 173
dimension 20
uid 3713,0
)
*1505 (MRCItem
litem &1229
pos 174
dimension 20
uid 3717,0
)
*1506 (MRCItem
litem &1230
pos 175
dimension 20
uid 3723,0
)
*1507 (MRCItem
litem &1231
pos 176
dimension 20
uid 3725,0
)
*1508 (MRCItem
litem &1232
pos 177
dimension 20
uid 3727,0
)
*1509 (MRCItem
litem &1233
pos 178
dimension 20
uid 3729,0
)
*1510 (MRCItem
litem &1234
pos 179
dimension 20
uid 3731,0
)
*1511 (MRCItem
litem &1235
pos 0
dimension 20
uid 4281,0
)
*1512 (MRCItem
litem &1236
pos 1
dimension 20
uid 4283,0
)
*1513 (MRCItem
litem &1237
pos 2
dimension 20
uid 4285,0
)
*1514 (MRCItem
litem &1238
pos 3
dimension 20
uid 4287,0
)
*1515 (MRCItem
litem &1239
pos 4
dimension 20
uid 4289,0
)
*1516 (MRCItem
litem &1240
pos 5
dimension 20
uid 4291,0
)
*1517 (MRCItem
litem &1241
pos 6
dimension 20
uid 4293,0
)
*1518 (MRCItem
litem &1242
pos 7
dimension 20
uid 4295,0
)
*1519 (MRCItem
litem &1243
pos 8
dimension 20
uid 4297,0
)
*1520 (MRCItem
litem &1244
pos 9
dimension 20
uid 4299,0
)
*1521 (MRCItem
litem &1245
pos 10
dimension 20
uid 4301,0
)
*1522 (MRCItem
litem &1246
pos 11
dimension 20
uid 4303,0
)
*1523 (MRCItem
litem &1247
pos 12
dimension 20
uid 4305,0
)
*1524 (MRCItem
litem &1248
pos 13
dimension 20
uid 4307,0
)
*1525 (MRCItem
litem &1249
pos 14
dimension 20
uid 4309,0
)
*1526 (MRCItem
litem &1250
pos 15
dimension 20
uid 4311,0
)
*1527 (MRCItem
litem &1251
pos 16
dimension 20
uid 4313,0
)
*1528 (MRCItem
litem &1252
pos 17
dimension 20
uid 4315,0
)
*1529 (MRCItem
litem &1253
pos 18
dimension 20
uid 4317,0
)
*1530 (MRCItem
litem &1254
pos 19
dimension 20
uid 4319,0
)
*1531 (MRCItem
litem &1255
pos 20
dimension 20
uid 4321,0
)
*1532 (MRCItem
litem &1256
pos 21
dimension 20
uid 4323,0
)
*1533 (MRCItem
litem &1257
pos 22
dimension 20
uid 4325,0
)
*1534 (MRCItem
litem &1258
pos 23
dimension 20
uid 4327,0
)
*1535 (MRCItem
litem &1259
pos 24
dimension 20
uid 4329,0
)
*1536 (MRCItem
litem &1260
pos 25
dimension 20
uid 4331,0
)
*1537 (MRCItem
litem &1261
pos 26
dimension 20
uid 4333,0
)
*1538 (MRCItem
litem &1262
pos 27
dimension 20
uid 4335,0
)
*1539 (MRCItem
litem &1263
pos 28
dimension 20
uid 4337,0
)
*1540 (MRCItem
litem &1264
pos 29
dimension 20
uid 4339,0
)
*1541 (MRCItem
litem &1265
pos 30
dimension 20
uid 4341,0
)
*1542 (MRCItem
litem &1266
pos 31
dimension 20
uid 4343,0
)
*1543 (MRCItem
litem &1267
pos 180
dimension 20
uid 4473,0
)
*1544 (MRCItem
litem &1268
pos 181
dimension 20
uid 4475,0
)
*1545 (MRCItem
litem &1269
pos 32
dimension 20
uid 4487,0
)
*1546 (MRCItem
litem &1270
pos 33
dimension 20
uid 4489,0
)
*1547 (MRCItem
litem &1271
pos 182
dimension 20
uid 5433,0
)
*1548 (MRCItem
litem &1272
pos 34
dimension 20
uid 7998,0
)
*1549 (MRCItem
litem &1273
pos 183
dimension 20
uid 8030,0
)
*1550 (MRCItem
litem &1274
pos 184
dimension 20
uid 8750,0
)
*1551 (MRCItem
litem &1275
pos 185
dimension 20
uid 8752,0
)
*1552 (MRCItem
litem &1276
pos 186
dimension 20
uid 9048,0
)
*1553 (MRCItem
litem &1277
pos 187
dimension 20
uid 9374,0
)
*1554 (MRCItem
litem &1278
pos 188
dimension 20
uid 11303,0
)
*1555 (MRCItem
litem &1279
pos 189
dimension 20
uid 11855,0
)
*1556 (MRCItem
litem &1280
pos 190
dimension 20
uid 19992,0
)
*1557 (MRCItem
litem &1281
pos 191
dimension 20
uid 19994,0
)
*1558 (MRCItem
litem &1282
pos 35
dimension 20
uid 21222,0
)
*1559 (MRCItem
litem &1283
pos 36
dimension 20
uid 21224,0
)
*1560 (MRCItem
litem &1284
pos 37
dimension 20
uid 21226,0
)
*1561 (MRCItem
litem &1285
pos 38
dimension 20
uid 21228,0
)
*1562 (MRCItem
litem &1286
pos 39
dimension 20
uid 21230,0
)
*1563 (MRCItem
litem &1287
pos 40
dimension 20
uid 21232,0
)
*1564 (MRCItem
litem &1288
pos 41
dimension 20
uid 21234,0
)
*1565 (MRCItem
litem &1289
pos 42
dimension 20
uid 21236,0
)
*1566 (MRCItem
litem &1290
pos 43
dimension 20
uid 21592,0
)
*1567 (MRCItem
litem &1291
pos 44
dimension 20
uid 21594,0
)
*1568 (MRCItem
litem &1292
pos 45
dimension 20
uid 21596,0
)
*1569 (MRCItem
litem &1293
pos 46
dimension 20
uid 21598,0
)
*1570 (MRCItem
litem &1294
pos 47
dimension 20
uid 21600,0
)
*1571 (MRCItem
litem &1295
pos 48
dimension 20
uid 21602,0
)
*1572 (MRCItem
litem &1296
pos 49
dimension 20
uid 21604,0
)
*1573 (MRCItem
litem &1297
pos 50
dimension 20
uid 21606,0
)
*1574 (MRCItem
litem &1298
pos 51
dimension 20
uid 21608,0
)
*1575 (MRCItem
litem &1299
pos 52
dimension 20
uid 21610,0
)
*1576 (MRCItem
litem &1300
pos 53
dimension 20
uid 21612,0
)
*1577 (MRCItem
litem &1301
pos 54
dimension 20
uid 21614,0
)
*1578 (MRCItem
litem &1302
pos 55
dimension 20
uid 21616,0
)
*1579 (MRCItem
litem &1303
pos 56
dimension 20
uid 21618,0
)
*1580 (MRCItem
litem &1304
pos 57
dimension 20
uid 21620,0
)
*1581 (MRCItem
litem &1305
pos 58
dimension 20
uid 21622,0
)
*1582 (MRCItem
litem &1306
pos 59
dimension 20
uid 21624,0
)
*1583 (MRCItem
litem &1307
pos 60
dimension 20
uid 21626,0
)
*1584 (MRCItem
litem &1308
pos 61
dimension 20
uid 21628,0
)
*1585 (MRCItem
litem &1309
pos 62
dimension 20
uid 21630,0
)
*1586 (MRCItem
litem &1310
pos 63
dimension 20
uid 21632,0
)
*1587 (MRCItem
litem &1311
pos 64
dimension 20
uid 21634,0
)
*1588 (MRCItem
litem &1312
pos 65
dimension 20
uid 21636,0
)
*1589 (MRCItem
litem &1313
pos 66
dimension 20
uid 21638,0
)
*1590 (MRCItem
litem &1314
pos 67
dimension 20
uid 21640,0
)
*1591 (MRCItem
litem &1315
pos 68
dimension 20
uid 21642,0
)
*1592 (MRCItem
litem &1316
pos 69
dimension 20
uid 21644,0
)
*1593 (MRCItem
litem &1317
pos 70
dimension 20
uid 21646,0
)
*1594 (MRCItem
litem &1318
pos 71
dimension 20
uid 21648,0
)
*1595 (MRCItem
litem &1319
pos 72
dimension 20
uid 21650,0
)
*1596 (MRCItem
litem &1320
pos 73
dimension 20
uid 21652,0
)
*1597 (MRCItem
litem &1321
pos 74
dimension 20
uid 22006,0
)
*1598 (MRCItem
litem &1322
pos 75
dimension 20
uid 22008,0
)
*1599 (MRCItem
litem &1323
pos 76
dimension 20
uid 22010,0
)
*1600 (MRCItem
litem &1324
pos 77
dimension 20
uid 22012,0
)
*1601 (MRCItem
litem &1325
pos 78
dimension 20
uid 22014,0
)
*1602 (MRCItem
litem &1326
pos 79
dimension 20
uid 22016,0
)
*1603 (MRCItem
litem &1327
pos 80
dimension 20
uid 22018,0
)
*1604 (MRCItem
litem &1328
pos 81
dimension 20
uid 22020,0
)
*1605 (MRCItem
litem &1329
pos 82
dimension 20
uid 22022,0
)
*1606 (MRCItem
litem &1330
pos 83
dimension 20
uid 22024,0
)
*1607 (MRCItem
litem &1331
pos 84
dimension 20
uid 22026,0
)
*1608 (MRCItem
litem &1332
pos 85
dimension 20
uid 22028,0
)
*1609 (MRCItem
litem &1333
pos 86
dimension 20
uid 22030,0
)
*1610 (MRCItem
litem &1334
pos 87
dimension 20
uid 22032,0
)
*1611 (MRCItem
litem &1335
pos 88
dimension 20
uid 22034,0
)
*1612 (MRCItem
litem &1336
pos 89
dimension 20
uid 22036,0
)
*1613 (MRCItem
litem &1337
pos 90
dimension 20
uid 22038,0
)
*1614 (MRCItem
litem &1338
pos 91
dimension 20
uid 22040,0
)
*1615 (MRCItem
litem &1339
pos 92
dimension 20
uid 22042,0
)
*1616 (MRCItem
litem &1340
pos 93
dimension 20
uid 22044,0
)
*1617 (MRCItem
litem &1341
pos 94
dimension 20
uid 22046,0
)
*1618 (MRCItem
litem &1342
pos 95
dimension 20
uid 22048,0
)
*1619 (MRCItem
litem &1343
pos 96
dimension 20
uid 22050,0
)
*1620 (MRCItem
litem &1344
pos 97
dimension 20
uid 22052,0
)
*1621 (MRCItem
litem &1345
pos 98
dimension 20
uid 22054,0
)
*1622 (MRCItem
litem &1346
pos 99
dimension 20
uid 22056,0
)
*1623 (MRCItem
litem &1347
pos 100
dimension 20
uid 22058,0
)
*1624 (MRCItem
litem &1348
pos 192
dimension 20
uid 22060,0
)
*1625 (MRCItem
litem &1349
pos 193
dimension 20
uid 22062,0
)
*1626 (MRCItem
litem &1350
pos 194
dimension 20
uid 22544,0
)
*1627 (MRCItem
litem &1351
pos 195
dimension 20
uid 22886,0
)
*1628 (MRCItem
litem &1352
pos 196
dimension 20
uid 22888,0
)
*1629 (MRCItem
litem &1353
pos 197
dimension 20
uid 22890,0
)
*1630 (MRCItem
litem &1354
pos 101
dimension 20
uid 23070,0
)
*1631 (MRCItem
litem &1355
pos 198
dimension 20
uid 23074,0
)
*1632 (MRCItem
litem &1356
pos 102
dimension 20
uid 23262,0
)
*1633 (MRCItem
litem &1357
pos 199
dimension 20
uid 23286,0
)
*1634 (MRCItem
litem &1358
pos 200
dimension 20
uid 23288,0
)
*1635 (MRCItem
litem &1359
pos 201
dimension 20
uid 23310,0
)
*1636 (MRCItem
litem &1360
pos 202
dimension 20
uid 23312,0
)
*1637 (MRCItem
litem &1361
pos 103
dimension 20
uid 24208,0
)
*1638 (MRCItem
litem &1362
pos 203
dimension 20
uid 27782,0
)
*1639 (MRCItem
litem &1363
pos 204
dimension 20
uid 27784,0
)
*1640 (MRCItem
litem &1364
pos 205
dimension 20
uid 27786,0
)
*1641 (MRCItem
litem &1365
pos 206
dimension 20
uid 27788,0
)
*1642 (MRCItem
litem &1366
pos 207
dimension 20
uid 27816,0
)
*1643 (MRCItem
litem &1367
pos 208
dimension 20
uid 27818,0
)
*1644 (MRCItem
litem &1368
pos 209
dimension 20
uid 27820,0
)
*1645 (MRCItem
litem &1369
pos 210
dimension 20
uid 27950,0
)
*1646 (MRCItem
litem &1370
pos 211
dimension 20
uid 27952,0
)
*1647 (MRCItem
litem &1371
pos 212
dimension 20
uid 27954,0
)
*1648 (MRCItem
litem &1372
pos 213
dimension 20
uid 27956,0
)
*1649 (MRCItem
litem &1373
pos 214
dimension 20
uid 27958,0
)
*1650 (MRCItem
litem &1374
pos 215
dimension 20
uid 27960,0
)
*1651 (MRCItem
litem &1375
pos 216
dimension 20
uid 27962,0
)
*1652 (MRCItem
litem &1376
pos 217
dimension 20
uid 27964,0
)
*1653 (MRCItem
litem &1377
pos 218
dimension 20
uid 27966,0
)
*1654 (MRCItem
litem &1378
pos 219
dimension 20
uid 27968,0
)
*1655 (MRCItem
litem &1379
pos 220
dimension 20
uid 27970,0
)
*1656 (MRCItem
litem &1380
pos 221
dimension 20
uid 27972,0
)
*1657 (MRCItem
litem &1381
pos 222
dimension 20
uid 27974,0
)
*1658 (MRCItem
litem &1382
pos 223
dimension 20
uid 28044,0
)
*1659 (MRCItem
litem &1383
pos 224
dimension 20
uid 28046,0
)
*1660 (MRCItem
litem &1384
pos 225
dimension 20
uid 28048,0
)
*1661 (MRCItem
litem &1385
pos 226
dimension 20
uid 28050,0
)
*1662 (MRCItem
litem &1386
pos 227
dimension 20
uid 28052,0
)
*1663 (MRCItem
litem &1387
pos 228
dimension 20
uid 28054,0
)
*1664 (MRCItem
litem &1388
pos 104
dimension 20
uid 30344,0
)
*1665 (MRCItem
litem &1389
pos 105
dimension 20
uid 30346,0
)
*1666 (MRCItem
litem &1390
pos 106
dimension 20
uid 30348,0
)
*1667 (MRCItem
litem &1391
pos 107
dimension 20
uid 30350,0
)
*1668 (MRCItem
litem &1392
pos 108
dimension 20
uid 30352,0
)
*1669 (MRCItem
litem &1393
pos 109
dimension 20
uid 30354,0
)
*1670 (MRCItem
litem &1394
pos 110
dimension 20
uid 30356,0
)
*1671 (MRCItem
litem &1395
pos 111
dimension 20
uid 30358,0
)
*1672 (MRCItem
litem &1396
pos 112
dimension 20
uid 30360,0
)
*1673 (MRCItem
litem &1397
pos 113
dimension 20
uid 30362,0
)
*1674 (MRCItem
litem &1398
pos 114
dimension 20
uid 30364,0
)
*1675 (MRCItem
litem &1399
pos 115
dimension 20
uid 30366,0
)
*1676 (MRCItem
litem &1400
pos 116
dimension 20
uid 30368,0
)
*1677 (MRCItem
litem &1401
pos 117
dimension 20
uid 30370,0
)
*1678 (MRCItem
litem &1402
pos 118
dimension 20
uid 30372,0
)
*1679 (MRCItem
litem &1403
pos 119
dimension 20
uid 30374,0
)
*1680 (MRCItem
litem &1404
pos 120
dimension 20
uid 30376,0
)
*1681 (MRCItem
litem &1405
pos 121
dimension 20
uid 30378,0
)
*1682 (MRCItem
litem &1406
pos 122
dimension 20
uid 30380,0
)
*1683 (MRCItem
litem &1407
pos 123
dimension 20
uid 30382,0
)
*1684 (MRCItem
litem &1408
pos 124
dimension 20
uid 30384,0
)
*1685 (MRCItem
litem &1409
pos 125
dimension 20
uid 30386,0
)
*1686 (MRCItem
litem &1410
pos 126
dimension 20
uid 30388,0
)
*1687 (MRCItem
litem &1411
pos 127
dimension 20
uid 30390,0
)
*1688 (MRCItem
litem &1412
pos 128
dimension 20
uid 30392,0
)
*1689 (MRCItem
litem &1413
pos 129
dimension 20
uid 30394,0
)
*1690 (MRCItem
litem &1414
pos 130
dimension 20
uid 30396,0
)
*1691 (MRCItem
litem &1415
pos 131
dimension 20
uid 30398,0
)
*1692 (MRCItem
litem &1416
pos 132
dimension 20
uid 30400,0
)
*1693 (MRCItem
litem &1417
pos 133
dimension 20
uid 30402,0
)
*1694 (MRCItem
litem &1418
pos 134
dimension 20
uid 30404,0
)
*1695 (MRCItem
litem &1419
pos 135
dimension 20
uid 30406,0
)
*1696 (MRCItem
litem &1420
pos 136
dimension 20
uid 30408,0
)
*1697 (MRCItem
litem &1421
pos 137
dimension 20
uid 30410,0
)
*1698 (MRCItem
litem &1422
pos 138
dimension 20
uid 30412,0
)
*1699 (MRCItem
litem &1423
pos 139
dimension 20
uid 30414,0
)
*1700 (MRCItem
litem &1424
pos 229
dimension 20
uid 30436,0
)
*1701 (MRCItem
litem &1425
pos 230
dimension 20
uid 30438,0
)
*1702 (MRCItem
litem &1426
pos 231
dimension 20
uid 30460,0
)
*1703 (MRCItem
litem &1427
pos 232
dimension 20
uid 30462,0
)
*1704 (MRCItem
litem &1428
pos 233
dimension 20
uid 30480,0
)
*1705 (MRCItem
litem &1429
pos 234
dimension 20
uid 30482,0
)
*1706 (MRCItem
litem &1430
pos 235
dimension 20
uid 30528,0
)
*1707 (MRCItem
litem &1431
pos 236
dimension 20
uid 30530,0
)
*1708 (MRCItem
litem &1432
pos 237
dimension 20
uid 30548,0
)
*1709 (MRCItem
litem &1433
pos 238
dimension 20
uid 30550,0
)
*1710 (MRCItem
litem &1434
pos 239
dimension 20
uid 30604,0
)
*1711 (MRCItem
litem &1435
pos 240
dimension 20
uid 30606,0
)
*1712 (MRCItem
litem &1436
pos 241
dimension 20
uid 30608,0
)
*1713 (MRCItem
litem &1437
pos 242
dimension 20
uid 30610,0
)
*1714 (MRCItem
litem &1438
pos 243
dimension 20
uid 30650,0
)
*1715 (MRCItem
litem &1439
pos 244
dimension 20
uid 30654,0
)
*1716 (MRCItem
litem &1440
pos 245
dimension 20
uid 30738,0
)
*1717 (MRCItem
litem &1441
pos 246
dimension 20
uid 30740,0
)
*1718 (MRCItem
litem &1442
pos 247
dimension 20
uid 30742,0
)
*1719 (MRCItem
litem &1443
pos 248
dimension 20
uid 30744,0
)
*1720 (MRCItem
litem &1444
pos 249
dimension 20
uid 30746,0
)
*1721 (MRCItem
litem &1445
pos 250
dimension 20
uid 30748,0
)
*1722 (MRCItem
litem &1446
pos 251
dimension 20
uid 30798,0
)
*1723 (MRCItem
litem &1447
pos 252
dimension 20
uid 30800,0
)
*1724 (MRCItem
litem &1448
pos 253
dimension 20
uid 30854,0
)
*1725 (MRCItem
litem &1449
pos 254
dimension 20
uid 30856,0
)
*1726 (MRCItem
litem &1450
pos 255
dimension 20
uid 30930,0
)
*1727 (MRCItem
litem &1451
pos 256
dimension 20
uid 30932,0
)
*1728 (MRCItem
litem &1452
pos 257
dimension 20
uid 31804,0
)
*1729 (MRCItem
litem &1453
pos 258
dimension 20
uid 31806,0
)
*1730 (MRCItem
litem &1454
pos 259
dimension 20
uid 34051,0
)
*1731 (MRCItem
litem &1455
pos 260
dimension 20
uid 34053,0
)
*1732 (MRCItem
litem &1456
pos 261
dimension 20
uid 34055,0
)
*1733 (MRCItem
litem &1457
pos 262
dimension 20
uid 34057,0
)
*1734 (MRCItem
litem &1458
pos 263
dimension 20
uid 34059,0
)
*1735 (MRCItem
litem &1459
pos 264
dimension 20
uid 34061,0
)
*1736 (MRCItem
litem &1460
pos 265
dimension 20
uid 34063,0
)
*1737 (MRCItem
litem &1461
pos 266
dimension 20
uid 34065,0
)
*1738 (MRCItem
litem &1462
pos 267
dimension 20
uid 34067,0
)
*1739 (MRCItem
litem &1463
pos 268
dimension 20
uid 34069,0
)
*1740 (MRCItem
litem &1464
pos 269
dimension 20
uid 34071,0
)
*1741 (MRCItem
litem &1465
pos 270
dimension 20
uid 34073,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 88,0
optionalChildren [
*1742 (MRCItem
litem &1186
pos 0
dimension 20
uid 89,0
)
*1743 (MRCItem
litem &1188
pos 1
dimension 50
uid 90,0
)
*1744 (MRCItem
litem &1189
pos 2
dimension 100
uid 91,0
)
*1745 (MRCItem
litem &1190
pos 3
dimension 50
uid 92,0
)
*1746 (MRCItem
litem &1191
pos 4
dimension 100
uid 93,0
)
*1747 (MRCItem
litem &1192
pos 5
dimension 100
uid 94,0
)
*1748 (MRCItem
litem &1193
pos 6
dimension 50
uid 95,0
)
*1749 (MRCItem
litem &1194
pos 7
dimension 80
uid 96,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 83,0
vaOverrides [
]
)
]
)
uid 68,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1750 (LEmptyRow
)
uid 98,0
optionalChildren [
*1751 (RefLabelRowHdr
)
*1752 (TitleRowHdr
)
*1753 (FilterRowHdr
)
*1754 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1755 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1756 (GroupColHdr
tm "GroupColHdrMgr"
)
*1757 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1758 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1759 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1760 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1761 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1762 (LogGeneric
generic (GiElement
name "ddr_g"
type "integer"
value "1"
)
uid 6818,0
)
*1763 (LogGeneric
generic (GiElement
name "fft_g"
type "integer"
value "1024"
)
uid 6820,0
)
*1764 (LogGeneric
generic (GiElement
name "fft_abits_g"
type "integer"
value "10"
)
uid 6822,0
)
*1765 (LogGeneric
generic (GiElement
name "product_id_g"
type "integer"
value "0"
)
uid 6824,0
)
*1766 (LogGeneric
generic (GiElement
name "ifft_g"
type "integer"
value "1"
)
uid 7391,0
)
*1767 (LogGeneric
generic (GiElement
name "ifft_loop_g"
type "integer"
value "1"
)
uid 7393,0
)
*1768 (LogGeneric
generic (GiElement
name "ifft_loop_bits_g"
type "integer"
value "1"
)
uid 7395,0
)
*1769 (LogGeneric
generic (GiElement
name "summer_g"
type "integer"
value "1"
)
uid 12524,0
)
*1770 (LogGeneric
generic (GiElement
name "harmonic_g"
type "integer"
value "8"
)
uid 15391,0
)
*1771 (LogGeneric
generic (GiElement
name "top_version_g"
type "integer"
value "0"
)
uid 19533,0
)
*1772 (LogGeneric
generic (GiElement
name "top_revision_g"
type "integer"
value "0"
)
uid 19535,0
)
*1773 (LogGeneric
generic (GiElement
name "core_version_g"
type "integer"
value "0"
)
uid 19537,0
)
*1774 (LogGeneric
generic (GiElement
name "core_revision_g"
type "integer"
value "0"
)
uid 19539,0
)
*1775 (LogGeneric
generic (GiElement
name "res_pages_g"
type "integer"
value "0"
)
uid 32789,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 110,0
optionalChildren [
*1776 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1777 (MRCItem
litem &1750
pos 14
dimension 20
)
uid 112,0
optionalChildren [
*1778 (MRCItem
litem &1751
pos 0
dimension 20
uid 113,0
)
*1779 (MRCItem
litem &1752
pos 1
dimension 23
uid 114,0
)
*1780 (MRCItem
litem &1753
pos 2
hidden 1
dimension 20
uid 115,0
)
*1781 (MRCItem
litem &1762
pos 0
dimension 20
uid 6819,0
)
*1782 (MRCItem
litem &1763
pos 1
dimension 20
uid 6821,0
)
*1783 (MRCItem
litem &1764
pos 2
dimension 20
uid 6823,0
)
*1784 (MRCItem
litem &1765
pos 8
dimension 20
uid 6825,0
)
*1785 (MRCItem
litem &1766
pos 3
dimension 20
uid 7392,0
)
*1786 (MRCItem
litem &1767
pos 4
dimension 20
uid 7394,0
)
*1787 (MRCItem
litem &1768
pos 5
dimension 20
uid 7396,0
)
*1788 (MRCItem
litem &1769
pos 6
dimension 20
uid 12523,0
)
*1789 (MRCItem
litem &1770
pos 7
dimension 20
uid 15390,0
)
*1790 (MRCItem
litem &1771
pos 9
dimension 20
uid 19532,0
)
*1791 (MRCItem
litem &1772
pos 10
dimension 20
uid 19534,0
)
*1792 (MRCItem
litem &1773
pos 11
dimension 20
uid 19536,0
)
*1793 (MRCItem
litem &1774
pos 12
dimension 20
uid 19538,0
)
*1794 (MRCItem
litem &1775
pos 13
dimension 20
uid 32788,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 116,0
optionalChildren [
*1795 (MRCItem
litem &1754
pos 0
dimension 20
uid 117,0
)
*1796 (MRCItem
litem &1756
pos 1
dimension 50
uid 118,0
)
*1797 (MRCItem
litem &1757
pos 2
dimension 100
uid 119,0
)
*1798 (MRCItem
litem &1758
pos 3
dimension 100
uid 120,0
)
*1799 (MRCItem
litem &1759
pos 4
dimension 50
uid 121,0
)
*1800 (MRCItem
litem &1760
pos 5
dimension 50
uid 122,0
)
*1801 (MRCItem
litem &1761
pos 6
dimension 80
uid 123,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 111,0
vaOverrides [
]
)
]
)
uid 97,0
type 1
)
activeModelName "BlockDiag"
)
