
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 433.863 ; gain = 164.824
Command: read_checkpoint -auto_incremental -incremental {C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/utils_1/imports/synth_1/DPWM_dead_time_circuit.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/utils_1/imports/synth_1/DPWM_dead_time_circuit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19424
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/PI_controller.v:85]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.926 ; gain = 410.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/clock_generator.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (0#1) [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/clock_generator.v:28]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.runs/synth_1/.Xil/Vivado-11880-NIKHIL_TYAGI/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.runs/synth_1/.Xil/Vivado-11880-NIKHIL_TYAGI/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'reset_in' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:48]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:48]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 17 connections declared, but only 15 given [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:48]
INFO: [Synth 8-6157] synthesizing module 'PI_controller' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/PI_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PI_controller' (0#1) [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/PI_controller.v:57]
INFO: [Synth 8-6157] synthesizing module 'DPWM_dead_time_circuit' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/DPWM_dead_time_circuit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DPWM_dead_time_circuit' (0#1) [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/DPWM_dead_time_circuit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:116]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.runs/synth_1/.Xil/Vivado-11880-NIKHIL_TYAGI/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.runs/synth_1/.Xil/Vivado-11880-NIKHIL_TYAGI/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-6014] Unused sequential element N_int_temp3_reg was removed.  [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/PI_controller.v:83]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ul'. This will prevent further optimization [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_capture'. This will prevent further optimization [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'XLXI_7'. This will prevent further optimization [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:48]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u2'. This will prevent further optimization [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:105]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'D1'. This will prevent further optimization [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v:108]
WARNING: [Synth 8-7129] Port f_pwm in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[4] in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[3] in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[2] in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[1] in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[0] in module DPWM_dead_time_circuit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.566 ; gain = 504.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.566 ; gain = 504.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.566 ; gain = 504.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1373.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [c:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [c:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_capture'
Finished Parsing XDC File [c:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_capture'
Parsing XDC File [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/constrs_1/new/basys.xdc]
Finished Parsing XDC File [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/constrs_1/new/basys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/constrs_1/new/basys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1463.633 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for XLXI_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_capture. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'N_der_temp_reg' and it is trimmed from '20' to '19' bits. [C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/PI_controller.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   15 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP N_der_temp_reg, operation Mode is: ((D-A2)*B)'.
DSP Report: register N_con is absorbed into DSP N_der_temp_reg.
DSP Report: register N_der_temp_reg is absorbed into DSP N_der_temp_reg.
DSP Report: operator N_der_temp0 is absorbed into DSP N_der_temp_reg.
DSP Report: operator N_der_temp1 is absorbed into DSP N_der_temp_reg.
WARNING: [Synth 8-7129] Port f_pwm in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[4] in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[3] in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[2] in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[1] in module DPWM_dead_time_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_out[0] in module DPWM_dead_time_circuit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PI_controller | ((D-A2)*B)' | 11     | 10     | -      | 10     | 29     | 1    | 0    | -    | 0    | 0     | 1    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin reset_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DPWM_dead_time_circuit | pwm_delay_reg | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PI_controller | (D-A'*B)'   | 30     | 0      | -      | 25     | 19     | 1    | 0    | -    | 0    | 0     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila      |     1|
|2     |xadc_wiz |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    75|
|5     |DSP48E1  |     1|
|6     |LUT1     |    22|
|7     |LUT2     |   117|
|8     |LUT3     |    51|
|9     |LUT4     |    55|
|10    |LUT5     |     4|
|11    |LUT6     |     8|
|12    |SRL16E   |     1|
|13    |FDRE     |    78|
|14    |FDSE     |    15|
|15    |IBUF     |     5|
|16    |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1463.633 ; gain = 594.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.633 ; gain = 504.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1463.633 ; gain = 594.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1463.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b0425912
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1463.633 ; gain = 976.477
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 30 10:40:09 2023...
