// Seed: 125132249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign (strong1, strong0) id_6 = 1;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  always begin
    if (1);
    else begin
      id_1 <= 1;
    end
    id_1 <= 1;
  end
  supply1 id_2, id_3, id_4, id_5, id_6, id_7 = id_6;
  module_0(
      id_4, id_6, id_7, id_3, id_6, id_4, id_2, id_2, id_3, id_6, id_4, id_3, id_7, id_7
  );
  assign id_7 = 1;
endmodule
