INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Hassan/CS223 Digital design/Project/projected/projected.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Hassan/CS223 Digital design/Project/projected/projected.srcs/sources_1/new/display_8x8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_8x8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Hassan/CS223 Digital design/Project/projected/projected.srcs/sources_1/new/keypad4x4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad4X4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Hassan/CS223 Digital design/Project/projected/projected.srcs/sources_1/new/topModule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [VRFC 10-2458] undeclared symbol key_valid, assumed default net type wire [F:/Hassan/CS223 Digital design/Project/projected/projected.srcs/sources_1/new/topModule.sv:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hassan/CS223 Digital design/Project/projected/projected.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
