# SystemVerilogTestBench
Designed and Developed SystemVerilog testbench for communication and bus protocols with and without UVM(1.2)
