

================================================================
== Vivado HLS Report for 'relu_R1'
================================================================
* Date:           Thu Mar 19 22:49:56 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution_baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  19165|  19165|  19165|  19165|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- OFM     |  19164|  19164|      3194|          -|          -|     6|    no    |
        | + ROW    |   3192|   3192|       114|          -|          -|    28|    no    |
        |  ++ COL  |    112|    112|         4|          -|          -|    28|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    207|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     77|    -|
|Register         |        -|      -|     132|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     198|    523|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_fcmp_32ns_3eOg_U10  |lenet_fcmp_32ns_3eOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln17_1_fu_236_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln17_fu_185_p2     |     +    |      0|  0|  14|          10|          10|
    |c_fu_226_p2            |     +    |      0|  0|  15|           5|           1|
    |ofm_fu_129_p2          |     +    |      0|  0|  12|           3|           1|
    |r_fu_175_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln17_1_fu_214_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln17_fu_159_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln18_fu_281_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_123_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln15_fu_169_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln16_fu_220_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln18_1_fu_269_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln18_fu_263_p2    |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |or_ln18_fu_275_p2      |    or    |      0|  0|   2|           1|           1|
    |data_4_fu_287_p3       |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 207|         108|          99|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  41|          8|    1|          8|
    |ap_done       |   9|          2|    1|          2|
    |c_0_reg_106   |   9|          2|    5|         10|
    |ofm_0_reg_84  |   9|          2|    3|          6|
    |r_0_reg_95    |   9|          2|    5|         10|
    +--------------+----+-----------+-----+-----------+
    |Total         |  77|         16|   15|         36|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |c_0_reg_106          |   5|   0|    5|          0|
    |c_reg_323            |   5|   0|    5|          0|
    |data_4_reg_345       |  32|   0|   32|          0|
    |data_reg_338         |  32|   0|   32|          0|
    |ofm_0_reg_84         |   3|   0|    3|          0|
    |ofm_reg_297          |   3|   0|    3|          0|
    |r_0_reg_95           |   5|   0|    5|          0|
    |r_reg_310            |   5|   0|    5|          0|
    |sext_ln17_reg_302    |   8|   0|   10|          2|
    |sub_ln17_1_reg_315   |  12|   0|   14|          2|
    |zext_ln17_4_reg_328  |  14|   0|   64|         50|
    +---------------------+----+----+-----+-----------+
    |Total                | 132|   0|  186|         54|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    relu_R1   | return value |
|in_r_address0   | out |   13|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   13|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

