<!DOCTYPE html>
<html>

<head>
    <title>Diganta Sen - Portfolio</title>
</head>

<body style="font-family: Arial, sans-serif; margin: 20px;">

    <center>
        <img src="Diganta Sen.jpg" alt="Profile Photo" width="150" style="border-radius: 50%;">
        <h1>Diganta Sen</h1>
        <p>Email: digantasen2002@gmail.com | Phone: +91-9382802098</p>
        <p>
            <a href="https://www.linkedin.com/in/diganta-sen-b9173620b/" target="_blank">LinkedIn</a> |
            <a href="https://leetcode.com/digantasen" target="_blank">LeetCode</a> |
            <a href="https://github.com/DigantaSen" target="_blank">GitHub</a>
        </p>
    </center>
    <hr>

    <h2>About Me</h2>
    <p>I am a passionate Computer Science engineer with strong interests in software development,
        RTL-to-Netlist synthesis, and full-stack web applications. I enjoy problem solving,
        contributing to impactful projects, and continuously learning new technologies.</p>

    <h2>Education</h2>
    <ul>
        <li><b>M.Tech in Computer Science and Engineering</b>, IIIT Hyderabad (July 2025 – Present) | CGPA: 8.21</li>
        <li><b>B.Tech in Mathematics and Computing</b>, Delhi Technological University (Nov 2020 – May 2024) | CGPA:
            8.21</li>
    </ul>

    <h2>Work Experience</h2>
    <ul>
        <li><b>Software Intern</b> at Siemens EDA (Jan 2024 – Jan 2025)
            <ul>
                <li>Resolved Formal Verification failures for 550+ UPF test cases.</li>
                <li>Built 3 debug utility tools used by 15+ team members, boosting productivity.</li>
                <li>Verified Verilog/SystemVerilog language support with 100+ test cases.</li>
                <li>Enhanced unification naming styles for inferred modules.</li>
                <li>Worked mainly with Verilog, SystemVerilog, Tcl, and C++.</li>
            </ul>
        </li>
    </ul>

    <h2>Projects</h2>
    <ul>
        <li><b>Gen-Letter</b> (<a href="https://github.com/DigantaSen/Gen-letter" target="_blank">GitHub</a>)
            – MERN app for resume & offer letter generation with Google OAuth & PDF download.</li>
        <li><b>Dev-Room</b> (<a href="https://devroom-application.netlify.app" target="_blank">Live</a>,
            <a href="https://github.com/DigantaSen/Devroom" target="_blank">GitHub</a>)
            – MERN platform for developers to network, showcase work, and connect securely.
        </li>
    </ul>

    <h2>Skills</h2>
    <p><b>Languages:</b> C, C++, Verilog, SystemVerilog, Tcl, Shell</p>
    <p><b>Web Development:</b> HTML, CSS, JavaScript, ReactJs, NodeJS, ExpressJs, SQL, MongoDB</p>
    <p><b>Tools:</b> Git, SVN, GitHub, GitLab, JIRA, Confluence</p>
    <p><b>OS:</b> Windows, Linux/Ubuntu, Visual Studio</p>

    <h2>Achievements</h2>
    <ul>
        <li>Solved 400+ DSA questions on LeetCode.</li>
        <li>2nd Rank in Verilog/SystemVerilog quiz at Siemens EDA (2024).</li>
    </ul>

    <h2>Extra-Curricular</h2>
    <ul>
        <li><b>President</b>, Drama Team (2018 – 2020), Bankura Banga Vidyalaya – Directed and guided 20+ students in
            school drama productions.</li>
        <li><b>Mentor</b>, ‘Desh Ke Mentor’ Program (2021 – 2022), Delhi Govt – Mentored 5 students, improved their
            study efficiency by 30%.</li>
    </ul>

    <hr>
    <center>
        <p>© 2025 Diganta Sen | Made with ❤ in HTML</p>
    </center>

    <!-- Q6: Event Tracking Integration -->
    <script src="../Q6/eventTracker.js"></script>
</body>

</html>