Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  9 19:08:32 2019
| Host         : Jerry running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file voting_machine_fpga_timing_summary_routed.rpt -pb voting_machine_fpga_timing_summary_routed.pb -rpx voting_machine_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : voting_machine_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.217        0.000                      0                   33        0.266        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.217        0.000                      0                   33        0.266        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 2.291ns (47.503%)  route 2.532ns (52.497%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.522    CLK/count20_carry__4_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.639    CLK/count20_carry__5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.962 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.962    CLK/p_0_in[30]
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    CLK/CLK
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 2.207ns (46.572%)  route 2.532ns (53.428%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.522    CLK/count20_carry__4_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.639    CLK/count20_carry__5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.878 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.878    CLK/p_0_in[31]
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    CLK/CLK
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 2.187ns (46.346%)  route 2.532ns (53.654%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.522    CLK/count20_carry__4_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.639 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.639    CLK/count20_carry__5_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.858 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.858    CLK/p_0_in[29]
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    CLK/CLK
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 2.174ns (46.198%)  route 2.532ns (53.802%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.522    CLK/count20_carry__4_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.845 r  CLK/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.845    CLK/p_0_in[26]
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    CLK/CLK
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[26]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    CLK/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 2.166ns (46.106%)  route 2.532ns (53.894%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.522    CLK/count20_carry__4_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.837 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.837    CLK/p_0_in[28]
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    CLK/CLK
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 2.090ns (45.220%)  route 2.532ns (54.780%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.522    CLK/count20_carry__4_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.761 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.761    CLK/p_0_in[27]
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    CLK/CLK
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 2.070ns (44.982%)  route 2.532ns (55.018%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.513 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.522    CLK/count20_carry__4_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.741 r  CLK/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.741    CLK/p_0_in[25]
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    CLK/CLK
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[25]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    CLK/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 2.057ns (44.914%)  route 2.523ns (55.086%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.719 r  CLK/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.719    CLK/p_0_in[22]
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[22]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.213    CLK/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.049ns (44.818%)  route 2.523ns (55.182%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.711 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.711    CLK/p_0_in[24]
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.213    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.973ns (43.885%)  route 2.523ns (56.115%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.618     5.139    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.837     6.494    CLK/count2[24]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  CLK/count20_carry_i_9/O
                         net (fo=1, routed)           0.895     7.513    CLK/count20_carry_i_9_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.637 r  CLK/count20_carry_i_5/O
                         net (fo=6, routed)           0.791     8.428    CLK/count20_carry_i_5_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.552    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.928 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.928    CLK/count20_carry_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.045    CLK/count20_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.162 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.162    CLK/count20_carry__1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.279    CLK/count20_carry__2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.396    CLK/count20_carry__3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.635 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.635    CLK/p_0_in[23]
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.213    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    CLK/CLK
    SLICE_X64Y22         FDRE                                         r  CLK/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CLK/count2_reg[15]/Q
                         net (fo=2, routed)           0.126     1.758    CLK/count2[15]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  CLK/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.868    CLK/p_0_in[15]
    SLICE_X64Y22         FDRE                                         r  CLK/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    CLK/CLK
    SLICE_X64Y22         FDRE                                         r  CLK/count2_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    CLK/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    CLK/CLK
    SLICE_X64Y23         FDRE                                         r  CLK/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CLK/count2_reg[19]/Q
                         net (fo=2, routed)           0.127     1.757    CLK/count2[19]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  CLK/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.867    CLK/p_0_in[19]
    SLICE_X64Y23         FDRE                                         r  CLK/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    CLK/CLK
    SLICE_X64Y23         FDRE                                         r  CLK/count2_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    CLK/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.756    CLK/count2[23]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.866    CLK/p_0_in[23]
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    CLK/CLK
    SLICE_X64Y24         FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    CLK/CLK
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.756    CLK/count2[27]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.866    CLK/p_0_in[27]
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    CLK/CLK
    SLICE_X64Y25         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    CLK/CLK
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  CLK/count2_reg[31]/Q
                         net (fo=2, routed)           0.127     1.757    CLK/count2[31]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.867    CLK/p_0_in[31]
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    CLK/CLK
    SLICE_X64Y26         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    CLK/CLK
    SLICE_X64Y19         FDRE                                         r  CLK/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  CLK/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.761    CLK/count2[3]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  CLK/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.871    CLK/p_0_in[3]
    SLICE_X64Y19         FDRE                                         r  CLK/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    CLK/CLK
    SLICE_X64Y19         FDRE                                         r  CLK/count2_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    CLK/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    CLK/CLK
    SLICE_X64Y20         FDRE                                         r  CLK/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  CLK/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.760    CLK/count2[7]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  CLK/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.870    CLK/p_0_in[7]
    SLICE_X64Y20         FDRE                                         r  CLK/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    CLK/CLK
    SLICE_X64Y20         FDRE                                         r  CLK/count2_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    CLK/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 CLK/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    CLK/CLK
    SLICE_X64Y20         FDRE                                         r  CLK/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  CLK/count2_reg[8]/Q
                         net (fo=2, routed)           0.149     1.782    CLK/count2[8]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  CLK/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.827    CLK/count2_0[8]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  CLK/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.891    CLK/p_0_in[8]
    SLICE_X64Y20         FDRE                                         r  CLK/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    CLK/CLK
    SLICE_X64Y20         FDRE                                         r  CLK/count2_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    CLK/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 CLK/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    CLK/CLK
    SLICE_X64Y19         FDRE                                         r  CLK/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  CLK/count2_reg[4]/Q
                         net (fo=2, routed)           0.149     1.783    CLK/count2[4]
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.828    CLK/count2_0[4]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.892 r  CLK/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.892    CLK/p_0_in[4]
    SLICE_X64Y19         FDRE                                         r  CLK/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    CLK/CLK
    SLICE_X64Y19         FDRE                                         r  CLK/count2_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    CLK/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CLK/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    CLK/CLK
    SLICE_X64Y22         FDRE                                         r  CLK/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CLK/count2_reg[15]/Q
                         net (fo=2, routed)           0.126     1.758    CLK/count2[15]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.904 r  CLK/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.904    CLK/p_0_in[16]
    SLICE_X64Y22         FDRE                                         r  CLK/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    CLK/CLK
    SLICE_X64Y22         FDRE                                         r  CLK/count2_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    CLK/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   CLK/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   CLK/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   CLK/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   CLK/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   CLK/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   CLK/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   CLK/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   CLK/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   CLK/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   CLK/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   CLK/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   CLK/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   CLK/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   CLK/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   CLK/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   CLK/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   CLK/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   CLK/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   CLK/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   CLK/count2_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   CLK/count2_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   CLK/count2_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   CLK/count2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   CLK/count2_reg[22]/C



