<profile>

<section name = "Vitis HLS Report for 'compute_edge_embedding'" level="0">
<item name = "Date">Wed Apr 14 23:04:08 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.954 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">48723, 48963, 0.487 ms, 0.490 ms, 48723, 48963, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12000, 12000, 1, 1, 1, 12000, yes</column>
<column name="- VITIS_LOOP_180_1_VITIS_LOOP_181_2">36720, 36960, 306 ~ 308, -, -, 120, no</column>
<column name=" + VITIS_LOOP_167_1">0, 2, 1, 1, 1, 0 ~ 2, yes</column>
<column name=" + VITIS_LOOP_183_3">300, 300, 2, 1, 1, 300, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 354, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 161, -</column>
<column name="Memory">-, -, 3, 149, 5</column>
<column name="Multiplexer">-, -, -, 159, -</column>
<column name="Register">-, -, 161, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 1</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_3ns_5ns_7_1_1_U16">mul_3ns_5ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="mul_6ns_10ns_15_1_1_U17">mul_6ns_10ns_15_1_1, 0, 0, 0, 62, 0</column>
<column name="mul_7ns_10ns_15_1_1_U19">mul_7ns_10ns_15_1_1, 0, 0, 0, 62, 0</column>
<column name="mux_42_32_1_1_U18">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="edge_embedding_table_V_U">compute_edge_embedding_edge_embedding_table_V, 0, 3, 149, 5, 19500, 32, 1, 624000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add5_fu_424_p2">+, 0, 0, 16, 7, 7</column>
<column name="add_ln167_fu_376_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln180_1_fu_256_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln180_fu_290_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln181_fu_482_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln182_fu_352_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln183_fu_439_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln186_fu_465_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln703_38_fu_455_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln703_fu_475_p2">+, 0, 0, 39, 32, 32</column>
<column name="addr_2_fu_409_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_59_fu_234_p2">+, 0, 0, 21, 14, 1</column>
<column name="tmp_fu_419_p2">+, 0, 0, 16, 7, 7</column>
<column name="empty_61_fu_278_p2">-, 0, 0, 16, 9, 9</column>
<column name="p_mid1_fu_334_p2">-, 0, 0, 16, 9, 9</column>
<column name="exitcond537_fu_240_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln167_fu_382_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln180_fu_284_p2">icmp, 0, 0, 10, 7, 5</column>
<column name="icmp_ln181_fu_296_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln183_fu_445_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="select_ln180_1_fu_310_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln180_2_fu_340_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln180_fu_302_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addr_reg_207">9, 2, 32, 64</column>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_enable_reg_pp2_iter1">14, 3, 1, 3</column>
<column name="dim_reg_219">9, 2, 9, 18</column>
<column name="e_reg_174">9, 2, 6, 12</column>
<column name="edge_embedding_V_address1">14, 3, 18, 54</column>
<column name="edge_embedding_V_d1">14, 3, 32, 96</column>
<column name="ef_reg_185">9, 2, 2, 4</column>
<column name="empty_reg_152">9, 2, 14, 28</column>
<column name="i_reg_196">9, 2, 2, 4</column>
<column name="indvar_flatten_reg_163">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln180_1_reg_505">7, 0, 7, 0</column>
<column name="addr_reg_207">32, 0, 32, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="dim_reg_219">9, 0, 9, 0</column>
<column name="e_reg_174">6, 0, 6, 0</column>
<column name="edge_embedding_V_addr_1_reg_567">15, 0, 18, 3</column>
<column name="ef_reg_185">2, 0, 2, 0</column>
<column name="empty_reg_152">14, 0, 14, 0</column>
<column name="i_reg_196">2, 0, 2, 0</column>
<column name="icmp_ln183_reg_563">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_163">7, 0, 7, 0</column>
<column name="layer_cast_reg_487">3, 0, 7, 4</column>
<column name="mul_i_reg_500">7, 0, 7, 0</column>
<column name="mul_ln183_reg_553">15, 0, 15, 0</column>
<column name="mul_ln703_reg_530">15, 0, 15, 0</column>
<column name="select_ln180_1_reg_519">6, 0, 6, 0</column>
<column name="select_ln180_reg_513">2, 0, 2, 0</column>
<column name="trunc_ln182_reg_535">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_edge_embedding, return value</column>
<column name="layer">in, 3, ap_none, layer, scalar</column>
<column name="edge_embedding_V_address0">out, 18, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_ce0">out, 1, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_q0">in, 32, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_address1">out, 18, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_ce1">out, 1, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_we1">out, 1, ap_memory, edge_embedding_V, array</column>
<column name="edge_embedding_V_d1">out, 32, ap_memory, edge_embedding_V, array</column>
<column name="edge_attr_address0">out, 11, ap_memory, edge_attr, array</column>
<column name="edge_attr_ce0">out, 1, ap_memory, edge_attr, array</column>
<column name="edge_attr_q0">in, 32, ap_memory, edge_attr, array</column>
</table>
</item>
</section>
</profile>
