{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715034451693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715034451693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 23:27:31 2024 " "Processing started: Mon May 06 23:27:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715034451693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715034451693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off incri01 -c incri01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off incri01 -c incri01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715034451694 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715034451933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incri01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incri01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incri01-code " "Found design unit 1: incri01-code" {  } { { "incri01.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/incri01.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452188 ""} { "Info" "ISGN_ENTITY_NAME" "1 incri01 " "Found entity 1: incri01" {  } { { "incri01.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/incri01.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715034452188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "incri01 " "Elaborating entity \"incri01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715034452205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.vhd 2 1 " "Using design file test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-code " "Found design unit 1: test-code" {  } { { "test.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452223 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715034452223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test test:test1 " "Elaborating entity \"test\" for hierarchy \"test:test1\"" {  } { { "incri01.vhd" "test1" { Text "C:/Users/user/Desktop/electronic_enigma/incri01.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715034452224 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signal_entree_int test.vhd(18) " "VHDL Process Statement warning at test.vhd(18): signal \"signal_entree_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/test.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715034452224 "|incri01|test:test1"}
{ "Warning" "WSGN_SEARCH_FILE" "incri.vhd 2 1 " "Using design file incri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incri-code " "Found design unit 1: incri-code" {  } { { "incri.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/incri.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452236 ""} { "Info" "ISGN_ENTITY_NAME" "1 incri " "Found entity 1: incri" {  } { { "incri.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/incri.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452236 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715034452236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incri incri:op1 " "Elaborating entity \"incri\" for hierarchy \"incri:op1\"" {  } { { "incri01.vhd" "op1" { Text "C:/Users/user/Desktop/electronic_enigma/incri01.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715034452237 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_bit incri.vhd(37) " "VHDL Process Statement warning at incri.vhd(37): signal \"test_bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "incri.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/incri.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715034452237 "|incri01|incri:op1"}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-code " "Found design unit 1: RAM-code" {  } { { "ram.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452250 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715034452250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_11 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_11\"" {  } { { "incri01.vhd" "RAM_11" { Text "C:/Users/user/Desktop/electronic_enigma/incri01.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715034452251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_1bit.vhd 2 1 " "Using design file ram_1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1bit-code " "Found design unit 1: RAM_1bit-code" {  } { { "ram_1bit.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/ram_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452263 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1bit " "Found entity 1: RAM_1bit" {  } { { "ram_1bit.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/ram_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715034452263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1bit RAM:RAM_11\|RAM_1bit:bit1 " "Elaborating entity \"RAM_1bit\" for hierarchy \"RAM:RAM_11\|RAM_1bit:bit1\"" {  } { { "ram.vhd" "bit1" { Text "C:/Users/user/Desktop/electronic_enigma/ram.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715034452264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_1bit.vhd 2 1 " "Using design file mux_1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1bit-code " "Found design unit 1: mux_1bit-code" {  } { { "mux_1bit.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/mux_1bit.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452275 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1bit " "Found entity 1: mux_1bit" {  } { { "mux_1bit.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/mux_1bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715034452275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1bit RAM:RAM_11\|RAM_1bit:bit1\|mux_1bit:pass1 " "Elaborating entity \"mux_1bit\" for hierarchy \"RAM:RAM_11\|RAM_1bit:bit1\|mux_1bit:pass1\"" {  } { { "ram_1bit.vhd" "pass1" { Text "C:/Users/user/Desktop/electronic_enigma/ram_1bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715034452276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoire.vhd 2 1 " "Using design file memoire.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire-code " "Found design unit 1: memoire-code" {  } { { "memoire.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/memoire.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452288 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoire " "Found entity 1: memoire" {  } { { "memoire.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/memoire.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452288 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715034452288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoire RAM:RAM_11\|RAM_1bit:bit1\|memoire:pass2 " "Elaborating entity \"memoire\" for hierarchy \"RAM:RAM_11\|RAM_1bit:bit1\|memoire:pass2\"" {  } { { "ram_1bit.vhd" "pass2" { Text "C:/Users/user/Desktop/electronic_enigma/ram_1bit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715034452288 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN memoire.vhd(20) " "VHDL Process Statement warning at memoire.vhd(20): signal \"DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoire.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/memoire.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715034452289 "|incri01|RAM:RAM_11|RAM_1bit:bit1|memoire:pass2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D memoire.vhd(20) " "VHDL Process Statement warning at memoire.vhd(20): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoire.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/memoire.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715034452289 "|incri01|RAM:RAM_11|RAM_1bit:bit1|memoire:pass2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D memoire.vhd(27) " "VHDL Process Statement warning at memoire.vhd(27): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoire.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/memoire.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715034452289 "|incri01|RAM:RAM_11|RAM_1bit:bit1|memoire:pass2"}
{ "Warning" "WSGN_SEARCH_FILE" "bascul.vhd 2 1 " "Using design file bascul.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascul-code " "Found design unit 1: bascul-code" {  } { { "bascul.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/bascul.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452299 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascul " "Found entity 1: bascul" {  } { { "bascul.vhd" "" { Text "C:/Users/user/Desktop/electronic_enigma/bascul.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715034452299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1715034452299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascul RAM:RAM_11\|RAM_1bit:bit1\|memoire:pass2\|bascul:U1 " "Elaborating entity \"bascul\" for hierarchy \"RAM:RAM_11\|RAM_1bit:bit1\|memoire:pass2\|bascul:U1\"" {  } { { "memoire.vhd" "U1" { Text "C:/Users/user/Desktop/electronic_enigma/memoire.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715034452300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715034452733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715034452953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715034452953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715034452989 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715034452989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715034452989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715034452989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715034453005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 23:27:33 2024 " "Processing ended: Mon May 06 23:27:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715034453005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715034453005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715034453005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715034453005 ""}
