{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:53:03 2011 " "Info: Processing started: Wed Nov 30 21:53:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DSPJTAG -c DSPJTAG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_12M " "Info: Assuming node \"CLK_12M\" is an undefined clock" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_12M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_12M register COUNTER\[0\] register kickoff_num_CDCL6010\[2\] 43.86 MHz 22.802 ns Internal " "Info: Clock \"CLK_12M\" has Internal fmax of 43.86 MHz between source register \"COUNTER\[0\]\" and destination register \"kickoff_num_CDCL6010\[2\]\" (period= 22.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.093 ns + Longest register register " "Info: + Longest register to register delay is 22.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER\[0\] 1 REG LC_X5_Y3_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N4; Fanout = 6; REG Node = 'COUNTER\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[0] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.511 ns) 2.451 ns LessThan0~2 2 COMB LC_X4_Y3_N0 1 " "Info: 2: + IC(1.940 ns) + CELL(0.511 ns) = 2.451 ns; Loc. = LC_X4_Y3_N0; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { COUNTER[0] LessThan0~2 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.200 ns) 3.800 ns LessThan0~3 3 COMB LC_X4_Y3_N9 5 " "Info: 3: + IC(1.149 ns) + CELL(0.200 ns) = 3.800 ns; Loc. = LC_X4_Y3_N9; Fanout = 5; COMB Node = 'LessThan0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { LessThan0~2 LessThan0~3 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.740 ns) 5.270 ns LessThan0~4 4 COMB LC_X4_Y3_N7 22 " "Info: 4: + IC(0.730 ns) + CELL(0.740 ns) = 5.270 ns; Loc. = LC_X4_Y3_N7; Fanout = 22; COMB Node = 'LessThan0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.200 ns) 7.311 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[4\]~3 5 COMB LC_X5_Y2_N8 5 " "Info: 5: + IC(1.841 ns) + CELL(0.200 ns) = 7.311 ns; Loc. = LC_X5_Y2_N8; Fanout = 5; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[4\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 } "NODE_NAME" } } { "multcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.310 ns) + CELL(0.747 ns) 10.368 ns Add3~37 6 COMB LC_X3_Y3_N2 2 " "Info: 6: + IC(2.310 ns) + CELL(0.747 ns) = 10.368 ns; Loc. = LC_X3_Y3_N2; Fanout = 2; COMB Node = 'Add3~37'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 Add3~37 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.491 ns Add3~32 7 COMB LC_X3_Y3_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 10.491 ns; Loc. = LC_X3_Y3_N3; Fanout = 2; COMB Node = 'Add3~32'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add3~37 Add3~32 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 10.752 ns Add3~27 8 COMB LC_X3_Y3_N4 5 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 10.752 ns; Loc. = LC_X3_Y3_N4; Fanout = 5; COMB Node = 'Add3~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Add3~32 Add3~27 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 11.727 ns Add3~10 9 COMB LC_X3_Y3_N7 2 " "Info: 9: + IC(0.000 ns) + CELL(0.975 ns) = 11.727 ns; Loc. = LC_X3_Y3_N7; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add3~27 Add3~10 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(0.747 ns) 15.324 ns LessThan4~12 10 COMB LC_X7_Y2_N3 1 " "Info: 10: + IC(2.850 ns) + CELL(0.747 ns) = 15.324 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'LessThan4~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { Add3~10 LessThan4~12 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 15.585 ns LessThan4~7 11 COMB LC_X7_Y2_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.261 ns) = 15.585 ns; Loc. = LC_X7_Y2_N4; Fanout = 1; COMB Node = 'LessThan4~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { LessThan4~12 LessThan4~7 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 16.560 ns LessThan4~0 12 COMB LC_X7_Y2_N5 4 " "Info: 12: + IC(0.000 ns) + CELL(0.975 ns) = 16.560 ns; Loc. = LC_X7_Y2_N5; Fanout = 4; COMB Node = 'LessThan4~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan4~7 LessThan4~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 17.837 ns Add4~0 13 COMB LC_X7_Y2_N7 3 " "Info: 13: + IC(0.766 ns) + CELL(0.511 ns) = 17.837 ns; Loc. = LC_X7_Y2_N7; Fanout = 3; COMB Node = 'Add4~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { LessThan4~0 Add4~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.200 ns) 19.762 ns kickoff_num_CDCL6010~2 14 COMB LC_X7_Y1_N0 1 " "Info: 14: + IC(1.725 ns) + CELL(0.200 ns) = 19.762 ns; Loc. = LC_X7_Y1_N0; Fanout = 1; COMB Node = 'kickoff_num_CDCL6010~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { Add4~0 kickoff_num_CDCL6010~2 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.591 ns) 22.093 ns kickoff_num_CDCL6010\[2\] 15 REG LC_X7_Y2_N8 9 " "Info: 15: + IC(1.740 ns) + CELL(0.591 ns) = 22.093 ns; Loc. = LC_X7_Y2_N8; Fanout = 9; REG Node = 'kickoff_num_CDCL6010\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { kickoff_num_CDCL6010~2 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.042 ns ( 31.87 % ) " "Info: Total cell delay = 7.042 ns ( 31.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.051 ns ( 68.13 % ) " "Info: Total interconnect delay = 15.051 ns ( 68.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.093 ns" { COUNTER[0] LessThan0~2 LessThan0~3 LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 Add3~37 Add3~32 Add3~27 Add3~10 LessThan4~12 LessThan4~7 LessThan4~0 Add4~0 kickoff_num_CDCL6010~2 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.093 ns" { COUNTER[0] {} LessThan0~2 {} LessThan0~3 {} LessThan0~4 {} lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 {} Add3~37 {} Add3~32 {} Add3~27 {} Add3~10 {} LessThan4~12 {} LessThan4~7 {} LessThan4~0 {} Add4~0 {} kickoff_num_CDCL6010~2 {} kickoff_num_CDCL6010[2] {} } { 0.000ns 1.940ns 1.149ns 0.730ns 1.841ns 2.310ns 0.000ns 0.000ns 0.000ns 2.850ns 0.000ns 0.000ns 0.766ns 1.725ns 1.740ns } { 0.000ns 0.511ns 0.200ns 0.740ns 0.200ns 0.747ns 0.123ns 0.261ns 0.975ns 0.747ns 0.261ns 0.975ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns kickoff_num_CDCL6010\[2\] 2 REG LC_X7_Y2_N8 9 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y2_N8; Fanout = 9; REG Node = 'kickoff_num_CDCL6010\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLK_12M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns COUNTER\[0\] 2 REG LC_X5_Y3_N4 6 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y3_N4; Fanout = 6; REG Node = 'COUNTER\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M COUNTER[0] } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.093 ns" { COUNTER[0] LessThan0~2 LessThan0~3 LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 Add3~37 Add3~32 Add3~27 Add3~10 LessThan4~12 LessThan4~7 LessThan4~0 Add4~0 kickoff_num_CDCL6010~2 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.093 ns" { COUNTER[0] {} LessThan0~2 {} LessThan0~3 {} LessThan0~4 {} lpm_mult:Mult0|multcore:mult_core|romout[0][4]~3 {} Add3~37 {} Add3~32 {} Add3~27 {} Add3~10 {} LessThan4~12 {} LessThan4~7 {} LessThan4~0 {} Add4~0 {} kickoff_num_CDCL6010~2 {} kickoff_num_CDCL6010[2] {} } { 0.000ns 1.940ns 1.149ns 0.730ns 1.841ns 2.310ns 0.000ns 0.000ns 0.000ns 2.850ns 0.000ns 0.000ns 0.766ns 1.725ns 1.740ns } { 0.000ns 0.511ns 0.200ns 0.740ns 0.200ns 0.747ns 0.123ns 0.261ns 0.975ns 0.747ns 0.261ns 0.975ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SDATA_D SDATA_CDCL6010 CLK_12M 2.416 ns register " "Info: tsu for register \"SDATA_D\" (data pin = \"SDATA_CDCL6010\", clock pin = \"CLK_12M\") is 2.416 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.431 ns + Longest pin register " "Info: + Longest pin to register delay is 5.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDATA_CDCL6010 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'SDATA_CDCL6010'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDATA_CDCL6010 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SDATA_CDCL6010~0 2 COMB IOC_X4_Y5_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X4_Y5_N1; Fanout = 1; COMB Node = 'SDATA_CDCL6010~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.740 ns) 4.535 ns SDATA_D~0 3 COMB LC_X6_Y4_N1 1 " "Info: 3: + IC(2.663 ns) + CELL(0.740 ns) = 4.535 ns; Loc. = LC_X6_Y4_N1; Fanout = 1; COMB Node = 'SDATA_D~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { SDATA_CDCL6010~0 SDATA_D~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 5.431 ns SDATA_D 4 REG LC_X6_Y4_N2 2 " "Info: 4: + IC(0.305 ns) + CELL(0.591 ns) = 5.431 ns; Loc. = LC_X6_Y4_N2; Fanout = 2; REG Node = 'SDATA_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { SDATA_D~0 SDATA_D } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 45.35 % ) " "Info: Total cell delay = 2.463 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.968 ns ( 54.65 % ) " "Info: Total interconnect delay = 2.968 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 SDATA_D~0 SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.431 ns" { SDATA_CDCL6010 {} SDATA_CDCL6010~0 {} SDATA_D~0 {} SDATA_D {} } { 0.000ns 0.000ns 2.663ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns SDATA_D 2 REG LC_X6_Y4_N2 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N2; Fanout = 2; REG Node = 'SDATA_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_D {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 SDATA_D~0 SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.431 ns" { SDATA_CDCL6010 {} SDATA_CDCL6010~0 {} SDATA_D~0 {} SDATA_D {} } { 0.000ns 0.000ns 2.663ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_D {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_12M F1_TRST F1_TRST~reg0 8.772 ns register " "Info: tco from clock \"CLK_12M\" to destination pin \"F1_TRST\" through register \"F1_TRST~reg0\" is 8.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns F1_TRST~reg0 2 REG LC_X5_Y1_N6 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; REG Node = 'F1_TRST~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M F1_TRST~reg0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M F1_TRST~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} F1_TRST~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.048 ns + Longest register pin " "Info: + Longest register to pin delay is 5.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_TRST~reg0 1 REG LC_X5_Y1_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; REG Node = 'F1_TRST~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_TRST~reg0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.726 ns) + CELL(2.322 ns) 5.048 ns F1_TRST 2 PIN PIN_96 0 " "Info: 2: + IC(2.726 ns) + CELL(2.322 ns) = 5.048 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'F1_TRST'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { F1_TRST~reg0 F1_TRST } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.00 % ) " "Info: Total cell delay = 2.322 ns ( 46.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.726 ns ( 54.00 % ) " "Info: Total interconnect delay = 2.726 ns ( 54.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { F1_TRST~reg0 F1_TRST } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { F1_TRST~reg0 {} F1_TRST {} } { 0.000ns 2.726ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M F1_TRST~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} F1_TRST~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { F1_TRST~reg0 F1_TRST } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { F1_TRST~reg0 {} F1_TRST {} } { 0.000ns 2.726ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "EXT_EMU1~reg0 F1_EMU1 CLK_12M -1.121 ns register " "Info: th for register \"EXT_EMU1~reg0\" (data pin = \"F1_EMU1\", clock pin = \"CLK_12M\") is -1.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 70 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 70; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns EXT_EMU1~reg0 2 REG LC_X5_Y1_N8 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N8; Fanout = 2; REG Node = 'EXT_EMU1~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M EXT_EMU1~reg0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M EXT_EMU1~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} EXT_EMU1~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.690 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_EMU1 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'F1_EMU1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_EMU1 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns F1_EMU1~0 2 COMB IOC_X8_Y2_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y2_N2; Fanout = 1; COMB Node = 'F1_EMU1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { F1_EMU1 F1_EMU1~0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(1.183 ns) 4.690 ns EXT_EMU1~reg0 3 REG LC_X5_Y1_N8 2 " "Info: 3: + IC(2.375 ns) + CELL(1.183 ns) = 4.690 ns; Loc. = LC_X5_Y1_N8; Fanout = 2; REG Node = 'EXT_EMU1~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { F1_EMU1~0 EXT_EMU1~reg0 } "NODE_NAME" } } { "DSPJTAG.vhd" "" { Text "D:/altera/91/quartus/TIMENET/DSPJTAG/DSPJTAG.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 49.36 % ) " "Info: Total cell delay = 2.315 ns ( 49.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.375 ns ( 50.64 % ) " "Info: Total interconnect delay = 2.375 ns ( 50.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { F1_EMU1 F1_EMU1~0 EXT_EMU1~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { F1_EMU1 {} F1_EMU1~0 {} EXT_EMU1~reg0 {} } { 0.000ns 0.000ns 2.375ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M EXT_EMU1~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} EXT_EMU1~reg0 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.690 ns" { F1_EMU1 F1_EMU1~0 EXT_EMU1~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.690 ns" { F1_EMU1 {} F1_EMU1~0 {} EXT_EMU1~reg0 {} } { 0.000ns 0.000ns 2.375ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:53:04 2011 " "Info: Processing ended: Wed Nov 30 21:53:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
