TimeQuest Timing Analyzer report for S4PU-16
Sat Oct 27 00:43:02 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Recovery: 'CLOCK_50'
 15. Slow Model Removal: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Hold: 'CLOCK_50'
 28. Fast Model Recovery: 'CLOCK_50'
 29. Fast Model Removal: 'CLOCK_50'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Multicorner Timing Analysis Summary
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; S4PU-16                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; SDC File List                                                                             ;
+-------------------------------------------------------+--------+--------------------------+
; SDC File Path                                         ; Status ; Read at                  ;
+-------------------------------------------------------+--------+--------------------------+
; S4PU-16.out.sdc                                       ; OK     ; Sat Oct 27 00:43:02 2018 ;
; qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Oct 27 00:43:02 2018 ;
+-------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 41.74 MHz ; 41.74 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -3.959 ; -42.537       ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 7.369 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.038 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; CLOCK_50 ; 7.500 ; 0.000               ;
+----------+-------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_we_reg         ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_we_reg         ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg0   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg1   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg3   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg5   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg6   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg7   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg8   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg9   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg10  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg11  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg0   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg1   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg3   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg5   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg6   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg7   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg8   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg9   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg10  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.959 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg11  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 23.948     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.954 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 23.926     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.901 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 23.869     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_we_reg        ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_we_reg        ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg0  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg1  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg2  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg3  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg4  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg5  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg6  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg7  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg8  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg9  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg10 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg11 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg0  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg1  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg2  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg3  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg4  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg5  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg6  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
; -3.840 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg7  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 23.822     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]      ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]      ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                         ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                          ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]   ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator|read_accepted                                                       ; integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator|read_accepted                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]   ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                         ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                          ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]               ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]               ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[13]                                                                                               ; integration:u0|integration_pio_led:pio_led|data_out[13]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[7]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[8]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[14]                                                                                               ; integration:u0|integration_pio_led:pio_led|data_out[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.534 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.542 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[4]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.559 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.559 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.560 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                           ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.560 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]    ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.562 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[11]                                                                                               ; integration:u0|integration_pio_led:pio_led|data_out[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.828      ;
; 0.564 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]    ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.650 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[15]                                                                                               ; integration:u0|integration_pio_led:pio_led|data_out[15]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.650 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[0]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.653 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                         ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.661 ; integration:u0|integration_pio_sw:pio_sw|readdata[7]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; integration:u0|integration_pio_sw:pio_sw|readdata[6]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; integration:u0|integration_pio_sw:pio_sw|readdata[3]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; integration:u0|integration_pio_sw:pio_sw|readdata[13]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; integration:u0|integration_pio_sw:pio_sw|readdata[1]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; integration:u0|integration_pio_sw:pio_sw|readdata[14]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[14]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; integration:u0|integration_pio_sw:pio_sw|readdata[15]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; integration:u0|integration_pio_sw:pio_sw|readdata[2]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; integration:u0|integration_pio_sw:pio_sw|readdata[5]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; integration:u0|integration_pio_sw:pio_sw|readdata[10]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; integration:u0|integration_pio_sw:pio_sw|readdata[12]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; integration:u0|integration_pio_sw:pio_sw|readdata[4]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.672 ; integration:u0|integration_pio_sw:pio_sw|readdata[9]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.938      ;
; 0.677 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.943      ;
; 0.779 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]      ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.045      ;
; 0.789 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                                                           ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.055      ;
; 0.794 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                          ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.807 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[9]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[9]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.812 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.817 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.824 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[1]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.090      ;
; 0.825 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                              ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.825 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]   ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.827 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[5]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.831 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                              ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.835 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[6]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.102      ;
; 0.838 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; integration:u0|integration_pio_sw:pio_sw|readdata[8]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; integration:u0|integration_pio_sw:pio_sw|readdata[0]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.850 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.850 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.853 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.859 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.125      ;
; 0.861 ; integration:u0|integration_pio_sw:pio_sw|readdata[11]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.864 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.130      ;
; 0.866 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.132      ;
; 0.925 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                         ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.191      ;
; 0.935 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[1]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.201      ;
; 0.935 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]          ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[15]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.201      ;
; 0.938 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[8]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.204      ;
; 0.938 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                          ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.204      ;
; 0.940 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[5]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[5]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.206      ;
; 0.941 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]          ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[11]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.207      ;
; 0.941 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[9]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[9]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.207      ;
; 0.943 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]          ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[12]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.945 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]          ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[10]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.211      ;
; 0.947 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.212      ;
; 0.976 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[2]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.242      ;
; 0.979 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.245      ;
; 0.984 ; integration:u0|integration_pio_led:pio_led|data_out[12]                                                                                               ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.256      ;
; 0.985 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.251      ;
; 1.014 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[3]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.280      ;
; 1.030 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.296      ;
; 1.036 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.053 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                              ; S4PU_Daughterboard:U1|Reg:ADDR_REG|curr_state[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.315      ;
; 1.056 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0] ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.322      ;
; 1.069 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[11]       ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[11]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.335      ;
; 1.072 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[12]       ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[12]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.338      ;
; 1.072 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[10]       ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[10]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.338      ;
; 1.093 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.121 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[2]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.387      ;
; 1.124 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[3]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.390      ;
; 1.137 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[9]                                                                                                 ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.429      ;
; 1.137 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[8]                                                                                                 ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.429      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.369 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.617     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.375 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.607     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.380 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.585     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
; 7.433 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.528     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.038 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator|read_accepted                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.229 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.496      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.488 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.760      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.705 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.977      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.742 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.993      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 1.745 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.002      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.025 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.291      ;
; 2.101 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 2.374      ;
; 2.101 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 2.374      ;
; 2.101 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 2.374      ;
; 2.101 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 2.374      ;
; 2.101 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 2.374      ;
; 2.101 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 2.374      ;
; 2.101 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 2.374      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.123 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 2.391      ;
; 2.266 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.525      ;
; 2.266 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.525      ;
; 2.266 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.525      ;
; 2.266 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.525      ;
; 2.266 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.525      ;
; 2.266 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.525      ;
; 2.266 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.525      ;
; 2.266 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.525      ;
; 2.427 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                            ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 2.704      ;
; 2.427 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                            ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 2.704      ;
; 2.573 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                            ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 2.850      ;
; 2.573 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                            ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 2.850      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 8.107  ; 8.107  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 8.107  ; 8.107  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.104 ; 10.104 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.637  ; 0.637  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.438  ; 0.438  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.275  ; 0.275  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.145 ; -0.145 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.324  ; 0.324  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.028 ; -0.028 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.219 ; -0.219 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.705  ; 0.705  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 1.046  ; 1.046  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.581  ; 0.581  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.611  ; 0.611  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.386  ; 0.386  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.736  ; 0.736  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.277  ; 4.277  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 3.817  ; 3.817  ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 3.764  ; 3.764  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 10.104 ; 10.104 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.310 ; -4.310 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -4.310 ; -4.310 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.449  ; 0.449  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.407 ; -0.407 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.208 ; -0.208 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.045 ; -0.045 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.375  ; 0.375  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.094 ; -0.094 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.258  ; 0.258  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.449  ; 0.449  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; -0.475 ; -0.475 ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.816 ; -0.816 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; -0.351 ; -0.351 ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; -0.381 ; -0.381 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.156 ; -0.156 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.506 ; -0.506 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -4.047 ; -4.047 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -3.587 ; -3.587 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -3.534 ; -3.534 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -6.054 ; -6.054 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 9.950  ; 9.950  ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 9.916  ; 9.916  ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 9.678  ; 9.678  ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 9.659  ; 9.659  ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.537  ; 8.537  ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 9.588  ; 9.588  ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.360  ; 8.360  ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 7.706  ; 7.706  ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 7.718  ; 7.718  ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.495  ; 7.495  ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 7.507  ; 7.507  ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 7.516  ; 7.516  ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.512  ; 7.512  ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.272  ; 7.272  ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.273  ; 7.273  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 7.272  ; 7.272  ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 9.950  ; 9.950  ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 9.916  ; 9.916  ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 9.678  ; 9.678  ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 9.659  ; 9.659  ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.537  ; 8.537  ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 9.588  ; 9.588  ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.360  ; 8.360  ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 7.706  ; 7.706  ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 7.718  ; 7.718  ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.495  ; 7.495  ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 7.507  ; 7.507  ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 7.516  ; 7.516  ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.512  ; 7.512  ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.272  ; 7.272  ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.273  ; 7.273  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 8.485 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 13.583 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.583 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; CLOCK_50 ; 7.500 ; 0.000               ;
+----------+-------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.485 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.478     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.486 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.477     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.496 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.464     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.497 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.463     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_we_reg        ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg0  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg1  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg2  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg3  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg4  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg5  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg6  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg7  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg8  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg9  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg10 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.539 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg11 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.434     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_we_reg         ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_we_reg        ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg0   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg1   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg3   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg5   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg6   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg7   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg8   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg9   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg10  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg11  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.439     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg0  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg1  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg2  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg3  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg4  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg5  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg6  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg7  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg8  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg9  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg10 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.540 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg11 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 11.433     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_we_reg         ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg0   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg1   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg3   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg5   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg6   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
; 8.541 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg7   ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.438     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]      ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]      ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                         ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                          ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]   ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator|read_accepted                                                       ; integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator|read_accepted                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]   ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                         ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                          ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]               ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]               ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[13]                                                                                               ; integration:u0|integration_pio_led:pio_led|data_out[13]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[7]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[7]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[8]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[8]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[14]                                                                                               ; integration:u0|integration_pio_led:pio_led|data_out[14]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.245 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.252 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[4]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[4]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.260 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.262 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]    ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                                                           ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[11]                                                                                               ; integration:u0|integration_pio_led:pio_led|data_out[11]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]    ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
; 0.287 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[15]                                                                                               ; integration:u0|integration_pio_led:pio_led|data_out[15]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.439      ;
; 0.288 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[0]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                         ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.443      ;
; 0.314 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.326 ; integration:u0|integration_pio_sw:pio_sw|readdata[6]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; integration:u0|integration_pio_sw:pio_sw|readdata[7]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; integration:u0|integration_pio_sw:pio_sw|readdata[3]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; integration:u0|integration_pio_sw:pio_sw|readdata[1]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; integration:u0|integration_pio_sw:pio_sw|readdata[14]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[14]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; integration:u0|integration_pio_sw:pio_sw|readdata[13]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; integration:u0|integration_pio_sw:pio_sw|readdata[15]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; integration:u0|integration_pio_sw:pio_sw|readdata[2]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; integration:u0|integration_pio_sw:pio_sw|readdata[5]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; integration:u0|integration_pio_sw:pio_sw|readdata[10]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; integration:u0|integration_pio_sw:pio_sw|readdata[12]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; integration:u0|integration_pio_sw:pio_sw|readdata[4]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; integration:u0|integration_pio_sw:pio_sw|readdata[9]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.361 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[1]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[9]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[9]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[5]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[5]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]      ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[6]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[6]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.378 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                                                           ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]   ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                          ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                              ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.391 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                              ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.391 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.544      ;
; 0.406 ; integration:u0|integration_pio_sw:pio_sw|readdata[8]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.558      ;
; 0.417 ; integration:u0|integration_pio_sw:pio_sw|readdata[0]                                                                                                  ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.419 ; integration:u0|integration_pio_sw:pio_sw|readdata[11]                                                                                                 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.571      ;
; 0.434 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.585      ;
; 0.438 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.442 ; integration:u0|integration_pio_led:pio_led|data_out[12]                                                                                               ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.600      ;
; 0.442 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[2]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[2]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.594      ;
; 0.453 ; S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG|curr_state[3]                                                                                                ; integration:u0|integration_pio_led:pio_led|data_out[3]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.605      ;
; 0.458 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.462 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.614      ;
; 0.465 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                         ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.617      ;
; 0.468 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]          ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[15]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.620      ;
; 0.472 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[8]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[1]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.625      ;
; 0.473 ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                          ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.625      ;
; 0.474 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[5]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[5]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.626      ;
; 0.475 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]          ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[11]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[9]           ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[9]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.627      ;
; 0.476 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]          ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[10]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.628      ;
; 0.478 ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]          ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[12]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.630      ;
; 0.478 ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0] ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.630      ;
; 0.483 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[9]                                                                                                 ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.661      ;
; 0.483 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[8]                                                                                                 ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.661      ;
; 0.483 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[5]                                                                                                 ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.661      ;
; 0.483 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[4]                                                                                                 ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.661      ;
; 0.484 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                                                              ; S4PU_Daughterboard:U1|Reg:ADDR_REG|curr_state[14]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.632      ;
; 0.489 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[15]                                                                                                ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 0.661      ;
; 0.489 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[14]                                                                                                ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 0.661      ;
; 0.489 ; S4PU_Daughterboard:U1|Reg:AVALON_IN_REG|curr_state[1]                                                                                                 ; S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG|curr_state[10]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 0.661      ;
; 0.499 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                  ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_we_reg        ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg0  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg1  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg2  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg3  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg4  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg5  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg6  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg7  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg8  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg9  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg10 ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.583 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a11~porta_address_reg11 ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.373      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.594 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.359      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_we_reg         ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg0   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg1   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg3   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg4   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg5   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg6   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg7   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg8   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg9   ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg10  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.634 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg11  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.340      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_we_reg        ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_we_reg        ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg0  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg1  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg2  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg3  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg4  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg5  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg6  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg7  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg8  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg9  ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg10 ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg11 ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg0  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg1  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg2  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg3  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg4  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg5  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg6  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
; 13.637 ; S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a59~porta_address_reg7  ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.329      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.583 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator|read_accepted                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.735      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.670 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.823      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[13]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.792 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 0.950      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[10]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[12]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[11]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.885 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.044      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[14]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[15]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.904 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.047      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[8]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw:pio_sw|readdata[9]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 0.925 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 1.062      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.036 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.189      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.242      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.242      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.242      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.242      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.242      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.242      ;
; 1.083 ; integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; integration:u0|integration_pio_led:pio_led|data_out[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.242      ;
; 1.133 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.280      ;
; 1.133 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.280      ;
; 1.133 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.280      ;
; 1.133 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.280      ;
; 1.133 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.280      ;
; 1.133 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.280      ;
; 1.133 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.280      ;
; 1.133 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP                                                                 ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.280      ;
; 1.221 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                            ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.383      ;
; 1.221 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                            ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.383      ;
; 1.257 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                            ; S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG|curr_state[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.419      ;
; 1.257 ; integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                            ; S4PU_Daughterboard:U1|Reg:AVALON_READ_REG|curr_state[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.419      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.087  ; 4.087  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.087  ; 4.087  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.931  ; 4.931  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.041  ; 0.041  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.033 ; -0.033 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.140 ; -0.140 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.352 ; -0.352 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.127 ; -0.127 ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.291 ; -0.291 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.086  ; 0.086  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 0.259  ; 0.259  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.065  ; 0.065  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.006  ; 0.006  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.090 ; -0.090 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.069  ; 0.069  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 2.294  ; 2.294  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 2.069  ; 2.069  ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 2.037  ; 2.037  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 4.931  ; 4.931  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.391 ; -2.391 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.391 ; -2.391 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.525  ; 0.525  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.079  ; 0.079  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.153  ; 0.153  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.260  ; 0.260  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.472  ; 0.472  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.247  ; 0.247  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.411  ; 0.411  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.525  ; 0.525  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.034  ; 0.034  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.139 ; -0.139 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.055  ; 0.055  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.114  ; 0.114  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.210  ; 0.210  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.051  ; 0.051  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.174 ; -2.174 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -1.949 ; -1.949 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -1.917 ; -1.917 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -3.055 ; -3.055 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 5.884 ; 5.884 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 5.330 ; 5.330 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 5.309 ; 5.309 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 5.884 ; 5.884 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 5.180 ; 5.180 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 5.180 ; 5.180 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.738 ; 4.738 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 5.263 ; 5.263 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.262 ; 4.262 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.176 ; 4.176 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.186 ; 4.186 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.195 ; 4.195 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.190 ; 4.190 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.087 ; 4.087 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.088 ; 4.088 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 4.087 ; 4.087 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 5.330 ; 5.330 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 5.309 ; 5.309 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 5.884 ; 5.884 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 5.180 ; 5.180 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 5.180 ; 5.180 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.738 ; 4.738 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 5.263 ; 5.263 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.262 ; 4.262 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.176 ; 4.176 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.186 ; 4.186 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.195 ; 4.195 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.190 ; 4.190 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.087 ; 4.087 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.088 ; 4.088 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.959  ; 0.215 ; 7.369    ; 0.583   ; 7.500               ;
;  CLOCK_50        ; -3.959  ; 0.215 ; 7.369    ; 0.583   ; 7.500               ;
; Design-wide TNS  ; -42.537 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; -42.537 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 8.107  ; 8.107  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 8.107  ; 8.107  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.104 ; 10.104 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.637  ; 0.637  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.438  ; 0.438  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.275  ; 0.275  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.145 ; -0.145 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.324  ; 0.324  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; -0.028 ; -0.028 ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; -0.219 ; -0.219 ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.705  ; 0.705  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; 1.046  ; 1.046  ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.581  ; 0.581  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.611  ; 0.611  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.386  ; 0.386  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.736  ; 0.736  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 4.277  ; 4.277  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 3.817  ; 3.817  ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 3.764  ; 3.764  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 10.104 ; 10.104 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.391 ; -2.391 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.391 ; -2.391 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.525  ; 0.525  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.079  ; 0.079  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.153  ; 0.153  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.260  ; 0.260  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 0.472  ; 0.472  ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 0.247  ; 0.247  ; Rise       ; CLOCK_50        ;
;  SW[5]    ; CLOCK_50   ; 0.411  ; 0.411  ; Rise       ; CLOCK_50        ;
;  SW[6]    ; CLOCK_50   ; 0.525  ; 0.525  ; Rise       ; CLOCK_50        ;
;  SW[7]    ; CLOCK_50   ; 0.034  ; 0.034  ; Rise       ; CLOCK_50        ;
;  SW[8]    ; CLOCK_50   ; -0.139 ; -0.139 ; Rise       ; CLOCK_50        ;
;  SW[9]    ; CLOCK_50   ; 0.055  ; 0.055  ; Rise       ; CLOCK_50        ;
;  SW[10]   ; CLOCK_50   ; 0.114  ; 0.114  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.210  ; 0.210  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.051  ; 0.051  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.174 ; -2.174 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -1.949 ; -1.949 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -1.917 ; -1.917 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -3.055 ; -3.055 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 9.950  ; 9.950  ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 9.916  ; 9.916  ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 10.828 ; 10.828 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 9.678  ; 9.678  ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 9.659  ; 9.659  ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 8.537  ; 8.537  ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 9.588  ; 9.588  ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 8.360  ; 8.360  ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 7.706  ; 7.706  ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 7.718  ; 7.718  ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 7.495  ; 7.495  ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 7.507  ; 7.507  ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 7.516  ; 7.516  ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 7.512  ; 7.512  ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 7.272  ; 7.272  ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 7.273  ; 7.273  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; CLOCK_50   ; 4.087 ; 4.087 ; Rise       ; CLOCK_50        ;
;  LEDR[0]  ; CLOCK_50   ; 5.330 ; 5.330 ; Rise       ; CLOCK_50        ;
;  LEDR[1]  ; CLOCK_50   ; 5.309 ; 5.309 ; Rise       ; CLOCK_50        ;
;  LEDR[2]  ; CLOCK_50   ; 5.884 ; 5.884 ; Rise       ; CLOCK_50        ;
;  LEDR[3]  ; CLOCK_50   ; 5.180 ; 5.180 ; Rise       ; CLOCK_50        ;
;  LEDR[4]  ; CLOCK_50   ; 5.180 ; 5.180 ; Rise       ; CLOCK_50        ;
;  LEDR[5]  ; CLOCK_50   ; 4.738 ; 4.738 ; Rise       ; CLOCK_50        ;
;  LEDR[6]  ; CLOCK_50   ; 5.263 ; 5.263 ; Rise       ; CLOCK_50        ;
;  LEDR[7]  ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50        ;
;  LEDR[8]  ; CLOCK_50   ; 4.262 ; 4.262 ; Rise       ; CLOCK_50        ;
;  LEDR[9]  ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50        ;
;  LEDR[10] ; CLOCK_50   ; 4.176 ; 4.176 ; Rise       ; CLOCK_50        ;
;  LEDR[11] ; CLOCK_50   ; 4.186 ; 4.186 ; Rise       ; CLOCK_50        ;
;  LEDR[12] ; CLOCK_50   ; 4.195 ; 4.195 ; Rise       ; CLOCK_50        ;
;  LEDR[13] ; CLOCK_50   ; 4.190 ; 4.190 ; Rise       ; CLOCK_50        ;
;  LEDR[14] ; CLOCK_50   ; 4.087 ; 4.087 ; Rise       ; CLOCK_50        ;
;  LEDR[15] ; CLOCK_50   ; 4.088 ; 4.088 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 38727147 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 38727147 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 3540     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 3540     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 71    ; 71   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 27 00:43:00 2018
Info: Command: quartus_sta S4PU-16 -c S4PU-16
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'S4PU-16.out.sdc'
Warning (332174): Ignored filter at S4PU-16.out.sdc(41): clock could not be matched with a port
Warning (332049): Ignored create_clock at S4PU-16.out.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clock} -period 20.000 [get_ports { clock }]
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/altera_reset_controller.sdc'
Warning (332125): Found combinational loop of 425 nodes
    Warning (332126): Node "U1|cpu_readdata[0]~36|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|combout"
    Warning (332126): Node "U1|Add0~0|dataa"
    Warning (332126): Node "U1|Add0~0|combout"
    Warning (332126): Node "U1|address_range~1|datad"
    Warning (332126): Node "U1|address_range~1|combout"
    Warning (332126): Node "U1|Add1~0|dataa"
    Warning (332126): Node "U1|Add1~0|combout"
    Warning (332126): Node "U1|Equal0~0|datad"
    Warning (332126): Node "U1|Equal0~0|combout"
    Warning (332126): Node "U1|Equal0~4|datab"
    Warning (332126): Node "U1|Equal0~4|combout"
    Warning (332126): Node "U1|LessThan3~0|datab"
    Warning (332126): Node "U1|LessThan3~0|combout"
    Warning (332126): Node "U1|cpu_readdata[14]~4|dataa"
    Warning (332126): Node "U1|cpu_readdata[14]~4|combout"
    Warning (332126): Node "U1|cpu_readdata[2]~31|dataa"
    Warning (332126): Node "U1|cpu_readdata[2]~31|combout"
    Warning (332126): Node "U1|cpu_readdata[2]~32|dataa"
    Warning (332126): Node "U1|cpu_readdata[2]~32|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|combout"
    Warning (332126): Node "U1|Add0~4|dataa"
    Warning (332126): Node "U1|Add0~4|combout"
    Warning (332126): Node "U1|Add1~4|dataa"
    Warning (332126): Node "U1|Add1~4|combout"
    Warning (332126): Node "U1|Equal0~0|datac"
    Warning (332126): Node "U1|Add1~4|cout"
    Warning (332126): Node "U1|Add1~6|cin"
    Warning (332126): Node "U1|Add1~6|combout"
    Warning (332126): Node "U1|Equal0~0|dataa"
    Warning (332126): Node "U1|Add1~6|cout"
    Warning (332126): Node "U1|Add1~8|cin"
    Warning (332126): Node "U1|Add1~8|combout"
    Warning (332126): Node "U1|Equal0~1|datad"
    Warning (332126): Node "U1|Equal0~1|combout"
    Warning (332126): Node "U1|Equal0~4|dataa"
    Warning (332126): Node "U1|Add1~8|cout"
    Warning (332126): Node "U1|Add1~10|cin"
    Warning (332126): Node "U1|Add1~10|combout"
    Warning (332126): Node "U1|Equal0~1|datab"
    Warning (332126): Node "U1|Add1~10|cout"
    Warning (332126): Node "U1|Add1~12|cin"
    Warning (332126): Node "U1|Add1~12|combout"
    Warning (332126): Node "U1|Equal0~1|dataa"
    Warning (332126): Node "U1|Add1~12|cout"
    Warning (332126): Node "U1|Add1~14|cin"
    Warning (332126): Node "U1|Add1~14|combout"
    Warning (332126): Node "U1|Equal0~1|datac"
    Warning (332126): Node "U1|Add1~14|cout"
    Warning (332126): Node "U1|Add1~16|cin"
    Warning (332126): Node "U1|Add1~16|cout"
    Warning (332126): Node "U1|Add1~18|cin"
    Warning (332126): Node "U1|Add1~18|combout"
    Warning (332126): Node "U1|Equal0~2|datab"
    Warning (332126): Node "U1|Equal0~2|combout"
    Warning (332126): Node "U1|Equal0~4|datad"
    Warning (332126): Node "U1|Add1~18|cout"
    Warning (332126): Node "U1|Add1~20|cin"
    Warning (332126): Node "U1|Add1~20|cout"
    Warning (332126): Node "U1|Add1~22|cin"
    Warning (332126): Node "U1|Add1~22|cout"
    Warning (332126): Node "U1|Add1~24|cin"
    Warning (332126): Node "U1|Add1~24|cout"
    Warning (332126): Node "U1|Add1~26|cin"
    Warning (332126): Node "U1|Add1~26|combout"
    Warning (332126): Node "U1|Equal0~3|dataa"
    Warning (332126): Node "U1|Equal0~3|combout"
    Warning (332126): Node "U1|Equal0~4|datac"
    Warning (332126): Node "U1|Add1~26|cout"
    Warning (332126): Node "U1|Add1~28|cin"
    Warning (332126): Node "U1|Add1~28|cout"
    Warning (332126): Node "U1|Add1~30|cin"
    Warning (332126): Node "U1|Add1~30|combout"
    Warning (332126): Node "U1|Equal0~3|datab"
    Warning (332126): Node "U1|Add1~28|combout"
    Warning (332126): Node "U1|Equal0~3|datac"
    Warning (332126): Node "U1|Add1~24|combout"
    Warning (332126): Node "U1|Equal0~3|datad"
    Warning (332126): Node "U1|Add1~22|combout"
    Warning (332126): Node "U1|Equal0~2|dataa"
    Warning (332126): Node "U1|Add1~20|combout"
    Warning (332126): Node "U1|Equal0~2|datac"
    Warning (332126): Node "U1|Add1~16|combout"
    Warning (332126): Node "U1|Equal0~2|datad"
    Warning (332126): Node "U1|Add0~4|cout"
    Warning (332126): Node "U1|Add0~6|cin"
    Warning (332126): Node "U1|Add0~6|combout"
    Warning (332126): Node "U1|Add1~6|datab"
    Warning (332126): Node "U1|Add0~6|cout"
    Warning (332126): Node "U1|Add0~8|cin"
    Warning (332126): Node "U1|Add0~8|combout"
    Warning (332126): Node "U1|Add1~8|dataa"
    Warning (332126): Node "U1|Add0~8|cout"
    Warning (332126): Node "U1|Add0~10|cin"
    Warning (332126): Node "U1|Add0~10|combout"
    Warning (332126): Node "U1|Add1~10|datab"
    Warning (332126): Node "U1|Add0~10|cout"
    Warning (332126): Node "U1|Add0~12|cin"
    Warning (332126): Node "U1|Add0~12|combout"
    Warning (332126): Node "U1|Add1~12|datab"
    Warning (332126): Node "U1|Add0~12|cout"
    Warning (332126): Node "U1|Add0~14|cin"
    Warning (332126): Node "U1|Add0~14|combout"
    Warning (332126): Node "U1|Add1~14|datab"
    Warning (332126): Node "U1|Add0~14|cout"
    Warning (332126): Node "U1|Add0~16|cin"
    Warning (332126): Node "U1|Add0~16|combout"
    Warning (332126): Node "U1|Add1~16|dataa"
    Warning (332126): Node "U1|Add0~16|cout"
    Warning (332126): Node "U1|Add0~18|cin"
    Warning (332126): Node "U1|Add0~18|combout"
    Warning (332126): Node "U1|Add1~18|datab"
    Warning (332126): Node "U1|Add0~18|cout"
    Warning (332126): Node "U1|Add0~20|cin"
    Warning (332126): Node "U1|Add0~20|combout"
    Warning (332126): Node "U1|Add1~20|datab"
    Warning (332126): Node "U1|Add0~20|cout"
    Warning (332126): Node "U1|Add0~22|cin"
    Warning (332126): Node "U1|Add0~22|combout"
    Warning (332126): Node "U1|Add1~22|datab"
    Warning (332126): Node "U1|Add0~22|cout"
    Warning (332126): Node "U1|Add0~24|cin"
    Warning (332126): Node "U1|Add0~24|combout"
    Warning (332126): Node "U1|Add1~24|datab"
    Warning (332126): Node "U1|Add0~24|cout"
    Warning (332126): Node "U1|Add0~26|cin"
    Warning (332126): Node "U1|Add0~26|combout"
    Warning (332126): Node "U1|Add1~26|dataa"
    Warning (332126): Node "U1|Add0~26|cout"
    Warning (332126): Node "U1|Add0~28|cin"
    Warning (332126): Node "U1|Add0~28|combout"
    Warning (332126): Node "U1|Add1~28|dataa"
    Warning (332126): Node "U1|Add0~28|cout"
    Warning (332126): Node "U1|Add0~30|cin"
    Warning (332126): Node "U1|Add0~30|combout"
    Warning (332126): Node "U1|Add1~28|datab"
    Warning (332126): Node "U1|Add1~26|datab"
    Warning (332126): Node "U1|Add1~24|dataa"
    Warning (332126): Node "U1|Add1~22|dataa"
    Warning (332126): Node "U1|Add1~20|dataa"
    Warning (332126): Node "U1|Add1~18|dataa"
    Warning (332126): Node "U1|Add1~16|datab"
    Warning (332126): Node "U1|Add1~14|dataa"
    Warning (332126): Node "U1|Add1~12|dataa"
    Warning (332126): Node "U1|Add1~10|dataa"
    Warning (332126): Node "U1|Add1~8|datab"
    Warning (332126): Node "U1|Add1~6|dataa"
    Warning (332126): Node "U1|Add1~4|datab"
    Warning (332126): Node "U1|Add1~2|datab"
    Warning (332126): Node "U1|Add1~2|combout"
    Warning (332126): Node "U1|Equal0~0|datab"
    Warning (332126): Node "U1|Add1~2|cout"
    Warning (332126): Node "U1|Add1~4|cin"
    Warning (332126): Node "U1|address_range~1|datac"
    Warning (332126): Node "U1|Add1~0|datab"
    Warning (332126): Node "U1|Add1~0|cout"
    Warning (332126): Node "U1|Add1~2|cin"
    Warning (332126): Node "U1|cpu_readdata[2]~32|datab"
    Warning (332126): Node "U1|cpu_readdata[0]~35|dataa"
    Warning (332126): Node "U1|cpu_readdata[0]~35|combout"
    Warning (332126): Node "U1|cpu_readdata[0]~36|datab"
    Warning (332126): Node "U1|cpu_readdata[15]~16|dataa"
    Warning (332126): Node "U1|cpu_readdata[15]~16|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|combout"
    Warning (332126): Node "U1|LessThan3~0|datad"
    Warning (332126): Node "U1|Add0~30|datab"
    Warning (332126): Node "U1|cpu_readdata~37|datab"
    Warning (332126): Node "U1|cpu_readdata~37|combout"
    Warning (332126): Node "U1|cpu_readdata~39|datad"
    Warning (332126): Node "U1|cpu_readdata~39|combout"
    Warning (332126): Node "U1|cpu_readdata[14]~4|datab"
    Warning (332126): Node "U1|cpu_readdata[14]~3|datad"
    Warning (332126): Node "U1|cpu_readdata[14]~3|combout"
    Warning (332126): Node "U1|cpu_readdata[2]~31|datab"
    Warning (332126): Node "U1|cpu_readdata[0]~35|datad"
    Warning (332126): Node "U1|cpu_readdata[15]~15|dataa"
    Warning (332126): Node "U1|cpu_readdata[15]~15|combout"
    Warning (332126): Node "U1|cpu_readdata[15]~16|datac"
    Warning (332126): Node "U1|cpu_readdata[9]~20|dataa"
    Warning (332126): Node "U1|cpu_readdata[9]~20|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~9|dataa"
    Warning (332126): Node "u0|addr_router|Equal1~9|combout"
    Warning (332126): Node "u0|addr_router|Equal1~11|datad"
    Warning (332126): Node "u0|addr_router|Equal1~11|combout"
    Warning (332126): Node "u0|s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent|av_waitrequest~0|datac"
    Warning (332126): Node "u0|s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent|av_waitrequest~0|combout"
    Warning (332126): Node "u0|s4pu_ebab|acknowledge~1|datad"
    Warning (332126): Node "u0|s4pu_ebab|acknowledge~1|combout"
    Warning (332126): Node "u0|s4pu_ebab|acknowledge~2|datab"
    Warning (332126): Node "u0|s4pu_ebab|acknowledge~2|combout"
    Warning (332126): Node "U1|cpu_readdata[14]~4|datad"
    Warning (332126): Node "u0|pio_sw_s1_translator_avalon_universal_slave_0_agent|m0_write~0|datad"
    Warning (332126): Node "u0|pio_sw_s1_translator_avalon_universal_slave_0_agent|m0_write~0|combout"
    Warning (332126): Node "u0|pio_sw_s1_translator|pio_sw_s1_translator|wait_latency_counter[1]~0|datad"
    Warning (332126): Node "u0|pio_sw_s1_translator|pio_sw_s1_translator|wait_latency_counter[1]~0|combout"
    Warning (332126): Node "u0|pio_sw_s1_translator|pio_sw_s1_translator|read_latency_shift_reg~0|datad"
    Warning (332126): Node "u0|pio_sw_s1_translator|pio_sw_s1_translator|read_latency_shift_reg~0|combout"
    Warning (332126): Node "u0|s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent|av_waitrequest~0|datab"
    Warning (332126): Node "u0|pio_led|always0~0|datab"
    Warning (332126): Node "u0|pio_led|always0~0|combout"
    Warning (332126): Node "u0|pio_led_s1_translator|pio_led_s1_translator|read_latency_shift_reg~0|datad"
    Warning (332126): Node "u0|pio_led_s1_translator|pio_led_s1_translator|read_latency_shift_reg~0|combout"
    Warning (332126): Node "u0|s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent|av_waitrequest~0|dataa"
    Warning (332126): Node "U1|Add0~18|dataa"
    Warning (332126): Node "U1|cpu_readdata[9]~19|datad"
    Warning (332126): Node "U1|cpu_readdata[9]~19|combout"
    Warning (332126): Node "U1|cpu_readdata[9]~20|datab"
    Warning (332126): Node "U1|cpu_readdata[14]~14|dataa"
    Warning (332126): Node "U1|cpu_readdata[14]~14|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3|combout"
    Warning (332126): Node "u0|addr_router|Equal1~9|datab"
    Warning (332126): Node "U1|address_range[14]~2|datad"
    Warning (332126): Node "U1|address_range[14]~2|combout"
    Warning (332126): Node "U1|LessThan3~0|dataa"
    Warning (332126): Node "U1|cpu_readdata~39|datab"
    Warning (332126): Node "U1|Add0~28|datab"
    Warning (332126): Node "U1|LessThan6~1|dataa"
    Warning (332126): Node "U1|LessThan6~1|combout"
    Warning (332126): Node "u0|addr_router|Equal1~7|datab"
    Warning (332126): Node "u0|addr_router|Equal1~7|combout"
    Warning (332126): Node "u0|addr_router|Equal1~11|datac"
    Warning (332126): Node "U1|read~0|datad"
    Warning (332126): Node "U1|read~0|combout"
    Warning (332126): Node "u0|s4pu_ebab|acknowledge~1|datac"
    Warning (332126): Node "u0|s4pu_ebab|acknowledge~2|datac"
    Warning (332126): Node "U1|write~0|datad"
    Warning (332126): Node "U1|write~0|combout"
    Warning (332126): Node "u0|s4pu_ebab|acknowledge~1|dataa"
    Warning (332126): Node "u0|pio_led_s1_translator|pio_led_s1_translator|read_latency_shift_reg~0|datac"
    Warning (332126): Node "u0|pio_sw_s1_translator|pio_sw_s1_translator|wait_latency_counter[1]~0|dataa"
    Warning (332126): Node "U1|cpu_readdata[14]~13|dataa"
    Warning (332126): Node "U1|cpu_readdata[14]~13|combout"
    Warning (332126): Node "U1|cpu_readdata[14]~14|datac"
    Warning (332126): Node "U1|cpu_readdata[11]~5|datab"
    Warning (332126): Node "U1|cpu_readdata[11]~5|combout"
    Warning (332126): Node "U1|cpu_readdata[11]~6|dataa"
    Warning (332126): Node "U1|cpu_readdata[11]~6|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~8|dataa"
    Warning (332126): Node "u0|addr_router|Equal1~8|combout"
    Warning (332126): Node "u0|addr_router|Equal1~11|dataa"
    Warning (332126): Node "U1|Add0~22|dataa"
    Warning (332126): Node "U1|LessThan6~0|datab"
    Warning (332126): Node "U1|LessThan6~0|combout"
    Warning (332126): Node "U1|LessThan6~1|datac"
    Warning (332126): Node "U1|cpu_readdata[11]~6|datac"
    Warning (332126): Node "U1|cpu_readdata[1]~17|datab"
    Warning (332126): Node "U1|cpu_readdata[1]~17|combout"
    Warning (332126): Node "U1|cpu_readdata[1]~18|dataa"
    Warning (332126): Node "U1|cpu_readdata[1]~18|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|combout"
    Warning (332126): Node "U1|Add0~2|datab"
    Warning (332126): Node "U1|Add0~2|combout"
    Warning (332126): Node "U1|Add1~2|dataa"
    Warning (332126): Node "U1|Add0~2|cout"
    Warning (332126): Node "U1|Add0~4|cin"
    Warning (332126): Node "U1|cpu_readdata[1]~18|datab"
    Warning (332126): Node "U1|cpu_readdata[3]~33|datab"
    Warning (332126): Node "U1|cpu_readdata[3]~33|combout"
    Warning (332126): Node "U1|cpu_readdata[3]~34|dataa"
    Warning (332126): Node "U1|cpu_readdata[3]~34|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|combout"
    Warning (332126): Node "U1|Add0~6|dataa"
    Warning (332126): Node "U1|cpu_readdata[3]~34|datac"
    Warning (332126): Node "U1|cpu_readdata[8]~21|datad"
    Warning (332126): Node "U1|cpu_readdata[8]~21|combout"
    Warning (332126): Node "U1|cpu_readdata[8]~22|datab"
    Warning (332126): Node "U1|cpu_readdata[8]~22|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~9|datac"
    Warning (332126): Node "U1|Add0~16|dataa"
    Warning (332126): Node "U1|cpu_readdata[7]~29|datab"
    Warning (332126): Node "U1|cpu_readdata[7]~29|combout"
    Warning (332126): Node "U1|cpu_readdata[7]~30|datab"
    Warning (332126): Node "U1|cpu_readdata[7]~30|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~10|datab"
    Warning (332126): Node "u0|addr_router|Equal1~10|combout"
    Warning (332126): Node "u0|addr_router|Equal1~11|datab"
    Warning (332126): Node "U1|Add0~14|dataa"
    Warning (332126): Node "U1|cpu_readdata[7]~30|datac"
    Warning (332126): Node "U1|cpu_readdata[6]~27|dataa"
    Warning (332126): Node "U1|cpu_readdata[6]~27|combout"
    Warning (332126): Node "U1|cpu_readdata[6]~28|datad"
    Warning (332126): Node "U1|cpu_readdata[6]~28|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~10|dataa"
    Warning (332126): Node "U1|Add0~12|datab"
    Warning (332126): Node "U1|cpu_readdata[5]~26|dataa"
    Warning (332126): Node "U1|cpu_readdata[5]~26|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~10|datad"
    Warning (332126): Node "U1|Add0~10|dataa"
    Warning (332126): Node "U1|cpu_readdata[5]~25|datad"
    Warning (332126): Node "U1|cpu_readdata[5]~25|combout"
    Warning (332126): Node "U1|cpu_readdata[5]~26|datab"
    Warning (332126): Node "U1|cpu_readdata[4]~23|datad"
    Warning (332126): Node "U1|cpu_readdata[4]~23|combout"
    Warning (332126): Node "U1|cpu_readdata[4]~24|datab"
    Warning (332126): Node "U1|cpu_readdata[4]~24|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~10|datac"
    Warning (332126): Node "U1|Add0~8|datab"
    Warning (332126): Node "U1|cpu_readdata[12]~9|datab"
    Warning (332126): Node "U1|cpu_readdata[12]~9|combout"
    Warning (332126): Node "U1|cpu_readdata[12]~10|dataa"
    Warning (332126): Node "U1|cpu_readdata[12]~10|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|datab"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~8|datac"
    Warning (332126): Node "U1|Add0~24|dataa"
    Warning (332126): Node "U1|cpu_readdata~37|datad"
    Warning (332126): Node "U1|LessThan6~0|datad"
    Warning (332126): Node "U1|cpu_readdata[12]~10|datab"
    Warning (332126): Node "U1|cpu_readdata[10]~7|datab"
    Warning (332126): Node "U1|cpu_readdata[10]~7|combout"
    Warning (332126): Node "U1|cpu_readdata[10]~8|dataa"
    Warning (332126): Node "U1|cpu_readdata[10]~8|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|datad"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|combout"
    Warning (332126): Node "u0|addr_router|Equal1~8|datab"
    Warning (332126): Node "U1|Add0~20|datab"
    Warning (332126): Node "U1|LessThan6~0|dataa"
    Warning (332126): Node "U1|cpu_readdata[13]~11|datab"
    Warning (332126): Node "U1|cpu_readdata[13]~11|combout"
    Warning (332126): Node "U1|cpu_readdata[13]~12|datab"
    Warning (332126): Node "U1|cpu_readdata[13]~12|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|dataa"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|combout"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|datac"
    Warning (332126): Node "U1|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|combout"
    Warning (332126): Node "u0|addr_router|Equal1~8|datad"
    Warning (332126): Node "U1|Add0~26|dataa"
    Warning (332126): Node "U1|cpu_readdata~37|datac"
    Warning (332126): Node "U1|LessThan6~1|datab"
    Warning (332126): Node "U1|LessThan6~1|datad"
    Warning (332126): Node "u0|addr_router|Equal1~9|datad"
    Warning (332126): Node "U1|cpu_readdata[15]~15|datad"
    Warning (332126): Node "U1|cpu_readdata[9]~19|dataa"
    Warning (332126): Node "U1|cpu_readdata[14]~13|datab"
    Warning (332126): Node "U1|cpu_readdata[11]~5|datad"
    Warning (332126): Node "U1|cpu_readdata[1]~17|datad"
    Warning (332126): Node "U1|cpu_readdata[3]~33|datad"
    Warning (332126): Node "U1|cpu_readdata[8]~22|dataa"
    Warning (332126): Node "U1|cpu_readdata[8]~21|dataa"
    Warning (332126): Node "U1|cpu_readdata[7]~29|datad"
    Warning (332126): Node "U1|cpu_readdata[6]~28|datab"
    Warning (332126): Node "U1|cpu_readdata[6]~27|datab"
    Warning (332126): Node "U1|cpu_readdata[5]~25|dataa"
    Warning (332126): Node "U1|cpu_readdata[4]~24|dataa"
    Warning (332126): Node "U1|cpu_readdata[4]~23|dataa"
    Warning (332126): Node "U1|cpu_readdata[12]~9|datad"
    Warning (332126): Node "U1|cpu_readdata[10]~7|dataa"
    Warning (332126): Node "U1|cpu_readdata[10]~8|datac"
    Warning (332126): Node "U1|cpu_readdata[13]~12|dataa"
    Warning (332126): Node "U1|cpu_readdata[13]~11|dataa"
    Warning (332126): Node "U1|cpu_readdata[0]~36|datad"
    Warning (332126): Node "U1|cpu_readdata[14]~3|dataa"
    Warning (332126): Node "U1|address_range[14]~2|datac"
    Warning (332126): Node "U1|cpu_readdata~38|dataa"
    Warning (332126): Node "U1|cpu_readdata~38|combout"
    Warning (332126): Node "U1|cpu_readdata~39|datac"
    Warning (332126): Node "U1|cpu_readdata~37|dataa"
    Warning (332126): Node "U1|Add0~0|cout"
    Warning (332126): Node "U1|Add0~2|cin"
Critical Warning (332081): Design contains combinational loop of 425 nodes. Estimating the delays through the loop.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.959
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.959       -42.537 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 7.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.369         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.038
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.038         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.485
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.485         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 13.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.583         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.583         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 431 warnings
    Info: Peak virtual memory: 504 megabytes
    Info: Processing ended: Sat Oct 27 00:43:02 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


