var g_data = {"22":{"st":"inst","pa":0,"n":"/router_tb_top/DUV/ASS","l":"Verilog","sn":28,"du":{"n":"work.router_assertions","s":9,"b":1},"bc":[{"n":"router_tb_top","s":10,"b":1},{"n":"DUV","s":15,"b":1},{"n":"ASS","s":22,"z":1}],"loc":{"cp":100.00,"data":{"a":[11,11,1]}}},"15":{"st":"inst","pa":0,"n":"/router_tb_top/DUV","l":"Verilog","sn":28,"du":{"n":"work.router_top","s":4,"b":0},"bc":[{"n":"router_tb_top","s":10,"b":1},{"n":"DUV","s":15,"z":1}],"children":[{"n":"ASS","id":22,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[11,11]}}},"10":{"st":"inst","pa":0,"n":"/router_tb_top","l":"Verilog","sn":28,"du":{"n":"work.router_tb_top","s":3,"b":0},"bc":[{"n":"router_tb_top","s":10,"z":1}],"children":[{"n":"DUV","id":15,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[11,11]}}},"23":{"st":"inst","pa":0,"n":"/router_pkg","l":"SystemVerilog","sn":2,"du":{"n":"work.router_pkg","s":2,"b":1},"bc":[{"n":"router_pkg","s":23,"z":1}],"loc":{"cp":100.00,"data":{"gb":[1168,1168,1],"cvpc":[14,1],"g":[6,100.00,1],"a":[9,9,1]}}},"9":{"st":"du","pa":0,"n":"work.router_assertions","l":"Verilog","sn":34,"one_inst":22,"loc":{"cp":100.00,"data":{"a":[11,11,1]}}},"2":{"st":"du","pa":0,"n":"work.router_pkg","l":"SystemVerilog","sn":2,"one_inst":23,"loc":{"cp":100.00,"data":{"gb":[1168,1168,1],"cvpc":[14,1],"g":[6,100.00,1],"a":[9,9,1]}}}};
processSummaryData(g_data);