module logic_gates(a,b,y1,y2,y3,y4,y5,y6,y7);
input a,b;
output y1,y2,y3,y4,y5,y6,y7;
and g1(y1,a,b);
or g2 (y2,a,b);
assign y3=a^b;
assign y4=~a^b;
not g3(y5,a);
nand g4(y6,a,b);
nor g5(y7,a,b);
endmodule
