module top_module (
    input clock,
    input a,
    output p,
    output q );
    always @(negedge clock) begin
        q <= p;
    end
    always @(*) begin
        p = (clock)? a : p;
    end
endmodule

