// Seed: 1182914629
module module_0 (
    output tri id_0
);
  wire id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri0 id_7,
    input wand id_8,
    output wire id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12
);
  wire id_14;
  initial #1;
  assign id_7 = 0;
  wire id_15;
  module_0 modCall_1 (id_7);
  wire id_16;
  always id_2 = 1'b0;
  wire id_17;
endmodule
