// Seed: 1254710117
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    output wand id_10
);
  wire id_12;
  assign id_0 = 1 ? 1 : (id_1);
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wire id_2,
    input uwire id_3,
    input wire id_4,
    output tri0 id_5,
    output tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    output wire id_9,
    input wor id_10
);
  always id_7 = id_0;
  assign id_5 = 1;
  supply0 id_12 = id_10;
  module_0(
      id_5, id_4, id_8, id_8, id_6, id_12, id_4, id_3, id_12, id_0, id_9
  );
endmodule
