<html>
<head>
<title>Register</title>
</head>

<body bgcolor="FFFFFF">

<h1><img align="center" height="32" width="32" src="../../../icons/register.gif">
<em>Register</em></h1>

<p><table>
<tr><td><strong>Library:</strong></td>
	<td><a href="index.html">Memory</a></td></tr>
<tr><td><strong>Introduced:</strong></td>
	<td>2.0 Beta 1</td></tr>
<tr><td><strong>Updated:</strong></td>
    <td>LogisimCL - 3.0.0</td></tr>
<tr><td valign="top"><strong>Appearance:</strong></td>
	<td valign="top"><img src="../../../img-libs/register.png"></td></tr>
</table></p>

<h2>Behavior</h2>

<p>
    A register stores a single multi-bit value, displayed in hexadecimal
    inside its rectangle and emitted on its <var>Q</var> output.
    When the clock input (the triangle on the south edge) triggers according
    to the selected <q>Trigger</q> attribute, the register loads the value
    present on its <var>D</var> input.
</p>

<p>
    If an <var>enable</var> pin is included, the register updates its value
    only when the enable signal is active, according to its configured
    polarity. When the enable input is inactive, all clock triggers are
    ignored and the register simply holds its current value.
</p>

<p>
    The <var>reset</var> input forces the register to load the value specified
    in the <q>Reset Value</q> attribute. The effect of this input depends on
    the <q>Reset Type</q>:
</p>

<ul>
    <li>
        <strong>Synchronous reset:</strong>
        the register loads the reset value only when a valid clock trigger
        occurs, provided the reset input is active according to its polarity.
    </li>
    <li>
        <strong>Asynchronous reset:</strong>
        the register loads the reset value immediately—regardless of the
        clock input—whenever the reset signal is active.
    </li>
    <li>
        <strong>No Reset:</strong>
        the register does not respond to any reset input, and the
        <var>rst</var> pin is omitted.
    </li>
</ul>

<p>
    The polarity of the reset signal determines whether the reset is active
    when the input is <code>1</code> (<q>Active High</q>) or when it is
    <code>0</code> (<q>Active Low</q>). While the reset is active, the stored
    value is forced to the configured reset constant, and the register
    ignores clock triggers (in the asynchronous case) and the enable input.
</p>

<h2>Pins</h2>

<dl>

<dt>East edge, labeled <var>Q</var> (output, bit width matches Data Bits attribute)</dt>
<dd>Outputs the value currently stored by the register.</dd>

<dt>West edge, labeled <var>D</var> (input, bit width matches Data Bits attribute)</dt>
<dd>Data input: At the instant that the clock value rises from 0 to 1,
the register's value changes to the value of the <var>D</var> input at
that instant.</dd>

<dt>West edge, labeled <var>en</var> (input, bit width 1)</dt>
<dd>
Enable: Controls whether the register responds to clock triggers.
When this input is inactive, clock events are ignored and the current value is held.
When it is active, the register updates normally on the clock edge.
The meaning of “active” depends on the selected polarity (<em>Active High</em> or
<em>Active Low</em>).
If the register is configured with <var>No Enable</var>, this pin does not appear.
</dd>

<dt>South edge, indicated with a triangle (input, bit width 1)</dt>
<dd>Clock input: At the instant that this input value rises from 0 to
1 (the rising edge), the register's value will be updated to the value
of the <var>D</var> input.</dd>

<dt>South edge, labeled <var>rst</var> (input, bit width 1)</dt>
<dd>
Reset: When this input is inactive (0 or undefined), it has no effect on the register.
When it becomes active (1), the register's output is forced to the configured
<var>Reset Value</var>. The moment at which this occurs depends on the selected reset
type: <em>Synchronous</em> resets apply only in relation to the clock input, whereas
<em>Asynchronous</em> resets take effect immediately, regardless of the clock.
The behavior also depends on the chosen polarity, which may be <em>Active High</em> or
<em>Active Low</em>. While the reset is active, all other inputs are ignored.
If the selected reset type is <var>No Reset</var>, this pin does not appear on the register.
</dd>


</dl>

<h2>Attributes</h2>

<p>When the component is selected or being added,
    Alt-0 through Alt-9 alter its <q>Data Bits</q> attribute.</p>

<dl>

    <dt>Data Bits</dt>
    <dd>
        Determines the bit width of the value stored in the register.
        All data inputs and outputs will use this width.
    </dd>

    <dt>Trigger</dt>
    <dd>
        Specifies how the clock input is interpreted.
        <ul>
            <li><q>rising edge</q>: updates when the clock transitions (rises) from 0 to 1;</li>
            <li><q>falling edge</q>: updates when the clock transitions (falls) from 1 to 0;</li>
            <li><q>high level</q>: updates continuously while the clock is 1;</li>
            <li><q>low level</q>: updates continuously while the clock is 0.</li>
        </ul>
    </dd>

    <dt>Reset Type</dt>
    <dd>
        Defines how the <var>rst</var> input affects the register.
        <ul>
            <li><q>Synchronous</q>: the register loads the reset value only on the configured clock trigger;</li>
            <li><q>Asynchronous</q>: the register loads the reset value immediately, regardless of the clock;</li>
            <li><q>No Reset</q>: the component has no reset behavior and no <var>rst</var> pin is shown.</li>
        </ul>
    </dd>

    <dt>Reset Polarity</dt>
    <dd>
        Determines which logical level activates the reset signal:
        <q>Active High</q> (reset when <var>rst</var> = 1)
        or <q>Active Low</q> (reset when <var>rst</var> = 0).
    </dd>

    <dt>Reset Value</dt>
    <dd>
        Specifies the constant loaded into the register when Reset is active.
        The value is interpreted according to the current data width.
    </dd>

    <dt>Include Enable</dt>
    <dd>
        Controls whether the register has an enable pin (<var>en</var>).
        If set to <q>No</q>, the pin is omitted and the register always updates on each valid clock event.
    </dd>

    <dt>Enable Polarity</dt>
    <dd>
        Determines which logical level makes the enable signal active.
        When the enable input is inactive, clock triggers are ignored and the register holds its current value.
    </dd>

    <dt>Label</dt>
    <dd>
        The text displayed as the component's label.
    </dd>

    <dt>Label Font</dt>
    <dd>
        Specifies the font used to draw the label.
    </dd>

</dl>

<h2>Poke Tool Behavior</h2>

<p>Clicking the register brings keyboard focus to the register
(indicated by a red rectangle), and typing hexadecimal digits will
change the value stored in the register.</p>

<h2>Text Tool Behavior</h2>

<p>Allows the label associated with the component to be edited.</p>

<p><a href="../index.html">Back to <em>Library Reference</em></a></p>

</body>
</html>
