#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Mon Nov 21 20:32:10 2022
#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Mon Nov 21 20:31:03 2022
# pvf -action compile

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[7] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[6] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[5] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[7] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[6] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[5] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_top_white_block_mean/u_gamma_fix_2_2_top/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/cs_bit0_ff 0

pvf_reg_constant u_top_white_block_mean/u_gamma_fix_2_2_top/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/cs_bit1_bus_ff[0] 0

pvf_reg_constant u_top_white_block_mean/u_gamma_fix_2_2_top/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/cs_bit2_bus_ff[0] 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_ioclkdiv_rstn

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_ddrc_rst

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset1

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset2

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[1]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[2]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[3]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[4]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[5]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[6]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[7]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[1]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[2]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[3]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[4]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[5]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[6]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[7]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[1]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[2]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[3]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[4]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[5]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[6]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[7]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[1]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[2]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[3]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[4]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[5]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[7]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[8]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[9]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[1]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[2]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[3]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[4]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[5]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[7]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[8]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[9]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[10]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[11]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[12]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[13]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[14]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[15]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[16]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[17]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[11]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[12]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[13]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[14]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[15]

pvf_reg_merging  -survived b_temp[13] -deleted b_temp[14]

pvf_reg_merging  -survived b_temp[13] -deleted b_temp[15]

# pvf -action synthesize

.fromstates frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
.tostates frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
.tostates frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
.tostates u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
.tostates u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_top_uart_cmd_resolve/u_m_decoder/state_c[3] u_top_uart_cmd_resolve/u_m_decoder/state_c[2] u_top_uart_cmd_resolve/u_m_decoder/state_c[1] u_top_uart_cmd_resolve/u_m_decoder/state_c[0]
.tostates u_top_uart_cmd_resolve/u_m_decoder/state_c_4 u_top_uart_cmd_resolve/u_m_decoder/state_c_3 u_top_uart_cmd_resolve/u_m_decoder/state_c_2 u_top_uart_cmd_resolve/u_m_decoder/state_c_1 u_top_uart_cmd_resolve/u_m_decoder/state_c_0
.begin
0000 00001
0001 00010
0010 00100
0011 01000
0100 10000
.end


.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state[0]
.tostates u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0
.begin
00 01
10 10
.end


pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_q -deleted dvi_encoder_m0/encg/c1_q

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_q -deleted dvi_encoder_m0/encr/c0_q

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_q -deleted dvi_encoder_m0/encr/c1_q

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_q -deleted dvi_encoder_m0/encg/de_q

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_q -deleted dvi_encoder_m0/encr/de_q

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[11] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[11] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[11] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/hs_d -deleted u_top_color_block_mean/u_block_mean_G/hs_d

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/hs_d -deleted u_top_color_block_mean/u_block_mean_R/hs_d

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/vs_d -deleted u_top_color_block_mean/u_block_mean_G/vs_d

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/vs_d -deleted u_top_color_block_mean/u_block_mean_R/vs_d

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/block_y_d[5:0] -deleted u_top_color_block_mean/u_block_mean_G/block_y_d[5:0]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/block_y_d[5:0] -deleted u_top_color_block_mean/u_block_mean_R/block_y_d[5:0]

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_reg -deleted dvi_encoder_m0/encg/de_reg

pvf_reg_merging  -survived dvi_encoder_m0/encb/de_reg -deleted dvi_encoder_m0/encr/de_reg

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_reg -deleted dvi_encoder_m0/encg/c1_reg

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_reg -deleted dvi_encoder_m0/encr/c0_reg

pvf_reg_merging  -survived dvi_encoder_m0/encg/c0_reg -deleted dvi_encoder_m0/encr/c1_reg

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/de_d -deleted u_top_color_block_mean/u_block_mean_G/de_d

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/de_d -deleted u_top_color_block_mean/u_block_mean_R/de_d

pvf_reg_constant u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[1] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[1] 0

pvf_reg_constant u_top_uart_cmd_resolve/u_m_decoder/state_d[3] 0

pvf_reg_constant u_top_color_block_mean/u_block_mean_B/block_mean_temp[9] 0

pvf_reg_constant u_top_color_block_mean/u_block_mean_G/block_mean_temp[9] 0

pvf_reg_constant u_top_color_block_mean/u_block_mean_R/block_mean_temp[9] 0

pvf_reg_constant u_top_white_block_mean/u_block_mean_white/block_mean_temp[9] 0

pvf_reg_constant u_top_white_block_mean/u_rgb_to_gray/b_temp[13] 0

pvf_reg_constant u_top_white_block_mean/u_rgb_to_gray/g_temp[0] 0

pvf_reg_constant u_top_white_block_mean/u_rgb_to_gray/r_temp[15] 0

pvf_reg_constant dvi_encoder_m0/encg/c0_q 0

pvf_reg_constant dvi_encoder_m0/encg/c0_reg 0

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[4]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[5]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[3] -deleted u_aq_axi_master/reg_rd_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[4]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[5]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[3] -deleted u_aq_axi_master/reg_wr_len[8]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_G/next_state[1:0] -deleted u_top_color_block_mean/u_block_mean_R/next_state[1:0]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_G/send_all_cnt[5:0] -deleted u_top_color_block_mean/u_block_mean_R/send_all_cnt[5:0]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_G/sending_over -deleted u_top_color_block_mean/u_block_mean_R/sending_over

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_G/send_cnt[5:0] -deleted u_top_color_block_mean/u_block_mean_R/send_cnt[5:0]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_G/state[1:0] -deleted u_top_color_block_mean/u_block_mean_R/state[1:0]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[9] -deleted u_aq_axi_master/reg_rd_len[10]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[9] -deleted u_aq_axi_master/reg_wr_len[10]

pvf_reg_constant u_top_color_block_mean/u_block_mean_B/state[1] 0

pvf_reg_constant u_top_white_block_mean/u_block_mean_white/state[1] 0

pvf_reg_constant u_top_color_block_mean/u_block_mean_G/state[1] 0

pvf_reg_merging  -survived dvi_encoder_m0/encg/n0q_m[0] -deleted dvi_encoder_m0/encg/n1q_m[0]

pvf_reg_merging  -survived dvi_encoder_m0/encb/n0q_m[0] -deleted dvi_encoder_m0/encb/n1q_m[0]

pvf_reg_merging  -survived u_top_color_block_mean/u_video_pixel_counter/de_d -deleted u_top_white_block_mean/u_rgb_to_gray/de_d[0]

pvf_reg_merging  -survived dvi_encoder_m0/encr/n0q_m[0] -deleted dvi_encoder_m0/encr/n1q_m[0]

pvf_reg_merging  -survived dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4] -deleted dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/hs_d -deleted u_top_white_block_mean/u_rgb_to_gray/hs_d[0]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/vs_d -deleted u_top_white_block_mean/u_rgb_to_gray/vs_d[0]

pvf_reg_merging  -survived u_top_color_block_mean/u_block_mean_B/de_d -deleted u_top_white_block_mean/u_rgb_to_gray/de_d[1]

pvf_reg_merging  -survived dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3] -deleted dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3]

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[4] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[8] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[4] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[8] 0
