// Seed: 1086526843
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri id_2,
    output wand id_3,
    input wor id_4,
    input supply1 id_5,
    output wire id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri id_10,
    output wor id_11,
    input wire id_12,
    output tri id_13,
    output tri1 id_14,
    output wand id_15,
    output tri0 id_16,
    output supply0 id_17,
    output wand id_18,
    input wor id_19,
    output uwire id_20,
    input uwire id_21,
    input wand id_22
);
  wire id_24;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply0 id_6,
    input tri id_7,
    input supply1 id_8,
    input wire id_9,
    output supply1 id_10,
    input tri id_11,
    input uwire id_12,
    output tri id_13,
    output tri1 id_14
);
  logic id_16 = -1'b0;
  wire  id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_1,
      id_9,
      id_13,
      id_12,
      id_2,
      id_7,
      id_4,
      id_14,
      id_3,
      id_0,
      id_14,
      id_13,
      id_10,
      id_10,
      id_5,
      id_9,
      id_14,
      id_7,
      id_3
  );
endmodule
