// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module NN_conv2_Pipeline_M2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_img_26_address0,
        out_img_26_ce0,
        out_img_26_we0,
        out_img_26_d0,
        out_img_25_address0,
        out_img_25_ce0,
        out_img_25_we0,
        out_img_25_d0,
        out_img_24_address0,
        out_img_24_ce0,
        out_img_24_we0,
        out_img_24_d0,
        out_img_23_address0,
        out_img_23_ce0,
        out_img_23_we0,
        out_img_23_d0,
        out_img_22_address0,
        out_img_22_ce0,
        out_img_22_we0,
        out_img_22_d0,
        out_img_21_address0,
        out_img_21_ce0,
        out_img_21_we0,
        out_img_21_d0,
        out_img_20_address0,
        out_img_20_ce0,
        out_img_20_we0,
        out_img_20_d0,
        out_img_19_address0,
        out_img_19_ce0,
        out_img_19_we0,
        out_img_19_d0,
        out_img_18_address0,
        out_img_18_ce0,
        out_img_18_we0,
        out_img_18_d0,
        out_img_17_address0,
        out_img_17_ce0,
        out_img_17_we0,
        out_img_17_d0,
        out_img_16_address0,
        out_img_16_ce0,
        out_img_16_we0,
        out_img_16_d0,
        out_img_15_address0,
        out_img_15_ce0,
        out_img_15_we0,
        out_img_15_d0,
        out_img_14_address0,
        out_img_14_ce0,
        out_img_14_we0,
        out_img_14_d0,
        out_img_13_address0,
        out_img_13_ce0,
        out_img_13_we0,
        out_img_13_d0,
        out_img_12_address0,
        out_img_12_ce0,
        out_img_12_we0,
        out_img_12_d0,
        out_img_11_address0,
        out_img_11_ce0,
        out_img_11_we0,
        out_img_11_d0,
        out_img_10_address0,
        out_img_10_ce0,
        out_img_10_we0,
        out_img_10_d0,
        out_img_9_address0,
        out_img_9_ce0,
        out_img_9_we0,
        out_img_9_d0,
        out_img_8_address0,
        out_img_8_ce0,
        out_img_8_we0,
        out_img_8_d0,
        out_img_7_address0,
        out_img_7_ce0,
        out_img_7_we0,
        out_img_7_d0,
        out_img_6_address0,
        out_img_6_ce0,
        out_img_6_we0,
        out_img_6_d0,
        out_img_5_address0,
        out_img_5_ce0,
        out_img_5_we0,
        out_img_5_d0,
        out_img_4_address0,
        out_img_4_ce0,
        out_img_4_we0,
        out_img_4_d0,
        out_img_3_address0,
        out_img_3_ce0,
        out_img_3_we0,
        out_img_3_d0,
        out_img_2_address0,
        out_img_2_ce0,
        out_img_2_we0,
        out_img_2_d0,
        out_img_1_address0,
        out_img_1_ce0,
        out_img_1_we0,
        out_img_1_d0,
        out_img_0_address0,
        out_img_0_ce0,
        out_img_0_we0,
        out_img_0_d0,
        mul_ln221,
        conv_out_address0,
        conv_out_ce0,
        conv_out_q0,
        bias_conv2_load_1,
        conv_out_1_address0,
        conv_out_1_ce0,
        conv_out_1_q0,
        conv_out_2_address0,
        conv_out_2_ce0,
        conv_out_2_q0,
        conv_out_3_address0,
        conv_out_3_ce0,
        conv_out_3_q0,
        conv_out_4_address0,
        conv_out_4_ce0,
        conv_out_4_q0,
        conv_out_5_address0,
        conv_out_5_ce0,
        conv_out_5_q0,
        conv_out_6_address0,
        conv_out_6_ce0,
        conv_out_6_q0,
        conv_out_7_address0,
        conv_out_7_ce0,
        conv_out_7_q0,
        conv_out_8_address0,
        conv_out_8_ce0,
        conv_out_8_q0,
        conv_out_9_address0,
        conv_out_9_ce0,
        conv_out_9_q0,
        conv_out_10_address0,
        conv_out_10_ce0,
        conv_out_10_q0,
        conv_out_11_address0,
        conv_out_11_ce0,
        conv_out_11_q0,
        conv_out_12_address0,
        conv_out_12_ce0,
        conv_out_12_q0,
        conv_out_13_address0,
        conv_out_13_ce0,
        conv_out_13_q0,
        conv_out_14_address0,
        conv_out_14_ce0,
        conv_out_14_q0,
        conv_out_15_address0,
        conv_out_15_ce0,
        conv_out_15_q0,
        conv_out_16_address0,
        conv_out_16_ce0,
        conv_out_16_q0,
        conv_out_17_address0,
        conv_out_17_ce0,
        conv_out_17_q0,
        conv_out_18_address0,
        conv_out_18_ce0,
        conv_out_18_q0,
        conv_out_19_address0,
        conv_out_19_ce0,
        conv_out_19_q0,
        conv_out_20_address0,
        conv_out_20_ce0,
        conv_out_20_q0,
        conv_out_21_address0,
        conv_out_21_ce0,
        conv_out_21_q0,
        conv_out_22_address0,
        conv_out_22_ce0,
        conv_out_22_q0,
        conv_out_23_address0,
        conv_out_23_ce0,
        conv_out_23_q0,
        conv_out_24_address0,
        conv_out_24_ce0,
        conv_out_24_q0,
        conv_out_25_address0,
        conv_out_25_ce0,
        conv_out_25_q0,
        conv_out_26_address0,
        conv_out_26_ce0,
        conv_out_26_q0,
        grp_fu_93532_p_din0,
        grp_fu_93532_p_din1,
        grp_fu_93532_p_opcode,
        grp_fu_93532_p_dout0,
        grp_fu_93532_p_ce,
        grp_fu_93576_p_din0,
        grp_fu_93576_p_din1,
        grp_fu_93576_p_opcode,
        grp_fu_93576_p_dout0,
        grp_fu_93576_p_ce,
        grp_fu_93580_p_din0,
        grp_fu_93580_p_din1,
        grp_fu_93580_p_opcode,
        grp_fu_93580_p_dout0,
        grp_fu_93580_p_ce,
        grp_fu_93584_p_din0,
        grp_fu_93584_p_din1,
        grp_fu_93584_p_opcode,
        grp_fu_93584_p_dout0,
        grp_fu_93584_p_ce,
        grp_fu_93588_p_din0,
        grp_fu_93588_p_din1,
        grp_fu_93588_p_opcode,
        grp_fu_93588_p_dout0,
        grp_fu_93588_p_ce,
        grp_fu_93592_p_din0,
        grp_fu_93592_p_din1,
        grp_fu_93592_p_opcode,
        grp_fu_93592_p_dout0,
        grp_fu_93592_p_ce,
        grp_fu_93596_p_din0,
        grp_fu_93596_p_din1,
        grp_fu_93596_p_opcode,
        grp_fu_93596_p_dout0,
        grp_fu_93596_p_ce,
        grp_fu_93600_p_din0,
        grp_fu_93600_p_din1,
        grp_fu_93600_p_opcode,
        grp_fu_93600_p_dout0,
        grp_fu_93600_p_ce,
        grp_fu_93604_p_din0,
        grp_fu_93604_p_din1,
        grp_fu_93604_p_opcode,
        grp_fu_93604_p_dout0,
        grp_fu_93604_p_ce,
        grp_fu_93608_p_din0,
        grp_fu_93608_p_din1,
        grp_fu_93608_p_opcode,
        grp_fu_93608_p_dout0,
        grp_fu_93608_p_ce,
        grp_fu_93612_p_din0,
        grp_fu_93612_p_din1,
        grp_fu_93612_p_opcode,
        grp_fu_93612_p_dout0,
        grp_fu_93612_p_ce,
        grp_fu_93616_p_din0,
        grp_fu_93616_p_din1,
        grp_fu_93616_p_opcode,
        grp_fu_93616_p_dout0,
        grp_fu_93616_p_ce,
        grp_fu_93620_p_din0,
        grp_fu_93620_p_din1,
        grp_fu_93620_p_opcode,
        grp_fu_93620_p_dout0,
        grp_fu_93620_p_ce,
        grp_fu_93624_p_din0,
        grp_fu_93624_p_din1,
        grp_fu_93624_p_opcode,
        grp_fu_93624_p_dout0,
        grp_fu_93624_p_ce,
        grp_fu_93628_p_din0,
        grp_fu_93628_p_din1,
        grp_fu_93628_p_opcode,
        grp_fu_93628_p_dout0,
        grp_fu_93628_p_ce,
        grp_fu_93632_p_din0,
        grp_fu_93632_p_din1,
        grp_fu_93632_p_opcode,
        grp_fu_93632_p_dout0,
        grp_fu_93632_p_ce,
        grp_fu_93636_p_din0,
        grp_fu_93636_p_din1,
        grp_fu_93636_p_opcode,
        grp_fu_93636_p_dout0,
        grp_fu_93636_p_ce,
        grp_fu_93640_p_din0,
        grp_fu_93640_p_din1,
        grp_fu_93640_p_opcode,
        grp_fu_93640_p_dout0,
        grp_fu_93640_p_ce,
        grp_fu_93644_p_din0,
        grp_fu_93644_p_din1,
        grp_fu_93644_p_opcode,
        grp_fu_93644_p_dout0,
        grp_fu_93644_p_ce,
        grp_fu_93648_p_din0,
        grp_fu_93648_p_din1,
        grp_fu_93648_p_opcode,
        grp_fu_93648_p_dout0,
        grp_fu_93648_p_ce,
        grp_fu_93652_p_din0,
        grp_fu_93652_p_din1,
        grp_fu_93652_p_opcode,
        grp_fu_93652_p_dout0,
        grp_fu_93652_p_ce,
        grp_fu_93656_p_din0,
        grp_fu_93656_p_din1,
        grp_fu_93656_p_opcode,
        grp_fu_93656_p_dout0,
        grp_fu_93656_p_ce,
        grp_fu_93660_p_din0,
        grp_fu_93660_p_din1,
        grp_fu_93660_p_opcode,
        grp_fu_93660_p_dout0,
        grp_fu_93660_p_ce,
        grp_fu_93664_p_din0,
        grp_fu_93664_p_din1,
        grp_fu_93664_p_opcode,
        grp_fu_93664_p_dout0,
        grp_fu_93664_p_ce,
        grp_fu_93668_p_din0,
        grp_fu_93668_p_din1,
        grp_fu_93668_p_opcode,
        grp_fu_93668_p_dout0,
        grp_fu_93668_p_ce,
        grp_fu_93672_p_din0,
        grp_fu_93672_p_din1,
        grp_fu_93672_p_opcode,
        grp_fu_93672_p_dout0,
        grp_fu_93672_p_ce,
        grp_fu_93676_p_din0,
        grp_fu_93676_p_din1,
        grp_fu_93676_p_opcode,
        grp_fu_93676_p_dout0,
        grp_fu_93676_p_ce,
        grp_fu_93680_p_din0,
        grp_fu_93680_p_din1,
        grp_fu_93680_p_opcode,
        grp_fu_93680_p_dout0,
        grp_fu_93680_p_ce,
        grp_fu_93536_p_din0,
        grp_fu_93536_p_din1,
        grp_fu_93536_p_opcode,
        grp_fu_93536_p_dout0,
        grp_fu_93536_p_ce,
        grp_fu_93540_p_din0,
        grp_fu_93540_p_din1,
        grp_fu_93540_p_opcode,
        grp_fu_93540_p_dout0,
        grp_fu_93540_p_ce,
        grp_fu_93544_p_din0,
        grp_fu_93544_p_din1,
        grp_fu_93544_p_opcode,
        grp_fu_93544_p_dout0,
        grp_fu_93544_p_ce,
        grp_fu_93548_p_din0,
        grp_fu_93548_p_din1,
        grp_fu_93548_p_opcode,
        grp_fu_93548_p_dout0,
        grp_fu_93548_p_ce,
        grp_fu_93552_p_din0,
        grp_fu_93552_p_din1,
        grp_fu_93552_p_opcode,
        grp_fu_93552_p_dout0,
        grp_fu_93552_p_ce,
        grp_fu_93684_p_din0,
        grp_fu_93684_p_din1,
        grp_fu_93684_p_opcode,
        grp_fu_93684_p_dout0,
        grp_fu_93684_p_ce,
        grp_fu_93688_p_din0,
        grp_fu_93688_p_din1,
        grp_fu_93688_p_opcode,
        grp_fu_93688_p_dout0,
        grp_fu_93688_p_ce,
        grp_fu_93692_p_din0,
        grp_fu_93692_p_din1,
        grp_fu_93692_p_opcode,
        grp_fu_93692_p_dout0,
        grp_fu_93692_p_ce,
        grp_fu_93696_p_din0,
        grp_fu_93696_p_din1,
        grp_fu_93696_p_opcode,
        grp_fu_93696_p_dout0,
        grp_fu_93696_p_ce,
        grp_fu_93700_p_din0,
        grp_fu_93700_p_din1,
        grp_fu_93700_p_opcode,
        grp_fu_93700_p_dout0,
        grp_fu_93700_p_ce,
        grp_fu_93704_p_din0,
        grp_fu_93704_p_din1,
        grp_fu_93704_p_opcode,
        grp_fu_93704_p_dout0,
        grp_fu_93704_p_ce,
        grp_fu_93708_p_din0,
        grp_fu_93708_p_din1,
        grp_fu_93708_p_opcode,
        grp_fu_93708_p_dout0,
        grp_fu_93708_p_ce,
        grp_fu_93712_p_din0,
        grp_fu_93712_p_din1,
        grp_fu_93712_p_opcode,
        grp_fu_93712_p_dout0,
        grp_fu_93712_p_ce,
        grp_fu_93716_p_din0,
        grp_fu_93716_p_din1,
        grp_fu_93716_p_opcode,
        grp_fu_93716_p_dout0,
        grp_fu_93716_p_ce,
        grp_fu_93720_p_din0,
        grp_fu_93720_p_din1,
        grp_fu_93720_p_opcode,
        grp_fu_93720_p_dout0,
        grp_fu_93720_p_ce,
        grp_fu_93724_p_din0,
        grp_fu_93724_p_din1,
        grp_fu_93724_p_opcode,
        grp_fu_93724_p_dout0,
        grp_fu_93724_p_ce,
        grp_fu_93728_p_din0,
        grp_fu_93728_p_din1,
        grp_fu_93728_p_opcode,
        grp_fu_93728_p_dout0,
        grp_fu_93728_p_ce,
        grp_fu_93732_p_din0,
        grp_fu_93732_p_din1,
        grp_fu_93732_p_opcode,
        grp_fu_93732_p_dout0,
        grp_fu_93732_p_ce,
        grp_fu_93736_p_din0,
        grp_fu_93736_p_din1,
        grp_fu_93736_p_opcode,
        grp_fu_93736_p_dout0,
        grp_fu_93736_p_ce,
        grp_fu_93740_p_din0,
        grp_fu_93740_p_din1,
        grp_fu_93740_p_opcode,
        grp_fu_93740_p_dout0,
        grp_fu_93740_p_ce,
        grp_fu_93744_p_din0,
        grp_fu_93744_p_din1,
        grp_fu_93744_p_opcode,
        grp_fu_93744_p_dout0,
        grp_fu_93744_p_ce,
        grp_fu_93748_p_din0,
        grp_fu_93748_p_din1,
        grp_fu_93748_p_opcode,
        grp_fu_93748_p_dout0,
        grp_fu_93748_p_ce,
        grp_fu_93752_p_din0,
        grp_fu_93752_p_din1,
        grp_fu_93752_p_opcode,
        grp_fu_93752_p_dout0,
        grp_fu_93752_p_ce,
        grp_fu_93756_p_din0,
        grp_fu_93756_p_din1,
        grp_fu_93756_p_opcode,
        grp_fu_93756_p_dout0,
        grp_fu_93756_p_ce,
        grp_fu_93760_p_din0,
        grp_fu_93760_p_din1,
        grp_fu_93760_p_opcode,
        grp_fu_93760_p_dout0,
        grp_fu_93760_p_ce,
        grp_fu_93764_p_din0,
        grp_fu_93764_p_din1,
        grp_fu_93764_p_opcode,
        grp_fu_93764_p_dout0,
        grp_fu_93764_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] out_img_26_address0;
output   out_img_26_ce0;
output   out_img_26_we0;
output  [31:0] out_img_26_d0;
output  [12:0] out_img_25_address0;
output   out_img_25_ce0;
output   out_img_25_we0;
output  [31:0] out_img_25_d0;
output  [12:0] out_img_24_address0;
output   out_img_24_ce0;
output   out_img_24_we0;
output  [31:0] out_img_24_d0;
output  [12:0] out_img_23_address0;
output   out_img_23_ce0;
output   out_img_23_we0;
output  [31:0] out_img_23_d0;
output  [12:0] out_img_22_address0;
output   out_img_22_ce0;
output   out_img_22_we0;
output  [31:0] out_img_22_d0;
output  [12:0] out_img_21_address0;
output   out_img_21_ce0;
output   out_img_21_we0;
output  [31:0] out_img_21_d0;
output  [12:0] out_img_20_address0;
output   out_img_20_ce0;
output   out_img_20_we0;
output  [31:0] out_img_20_d0;
output  [12:0] out_img_19_address0;
output   out_img_19_ce0;
output   out_img_19_we0;
output  [31:0] out_img_19_d0;
output  [12:0] out_img_18_address0;
output   out_img_18_ce0;
output   out_img_18_we0;
output  [31:0] out_img_18_d0;
output  [12:0] out_img_17_address0;
output   out_img_17_ce0;
output   out_img_17_we0;
output  [31:0] out_img_17_d0;
output  [12:0] out_img_16_address0;
output   out_img_16_ce0;
output   out_img_16_we0;
output  [31:0] out_img_16_d0;
output  [12:0] out_img_15_address0;
output   out_img_15_ce0;
output   out_img_15_we0;
output  [31:0] out_img_15_d0;
output  [12:0] out_img_14_address0;
output   out_img_14_ce0;
output   out_img_14_we0;
output  [31:0] out_img_14_d0;
output  [12:0] out_img_13_address0;
output   out_img_13_ce0;
output   out_img_13_we0;
output  [31:0] out_img_13_d0;
output  [12:0] out_img_12_address0;
output   out_img_12_ce0;
output   out_img_12_we0;
output  [31:0] out_img_12_d0;
output  [12:0] out_img_11_address0;
output   out_img_11_ce0;
output   out_img_11_we0;
output  [31:0] out_img_11_d0;
output  [12:0] out_img_10_address0;
output   out_img_10_ce0;
output   out_img_10_we0;
output  [31:0] out_img_10_d0;
output  [12:0] out_img_9_address0;
output   out_img_9_ce0;
output   out_img_9_we0;
output  [31:0] out_img_9_d0;
output  [12:0] out_img_8_address0;
output   out_img_8_ce0;
output   out_img_8_we0;
output  [31:0] out_img_8_d0;
output  [12:0] out_img_7_address0;
output   out_img_7_ce0;
output   out_img_7_we0;
output  [31:0] out_img_7_d0;
output  [12:0] out_img_6_address0;
output   out_img_6_ce0;
output   out_img_6_we0;
output  [31:0] out_img_6_d0;
output  [12:0] out_img_5_address0;
output   out_img_5_ce0;
output   out_img_5_we0;
output  [31:0] out_img_5_d0;
output  [12:0] out_img_4_address0;
output   out_img_4_ce0;
output   out_img_4_we0;
output  [31:0] out_img_4_d0;
output  [12:0] out_img_3_address0;
output   out_img_3_ce0;
output   out_img_3_we0;
output  [31:0] out_img_3_d0;
output  [12:0] out_img_2_address0;
output   out_img_2_ce0;
output   out_img_2_we0;
output  [31:0] out_img_2_d0;
output  [12:0] out_img_1_address0;
output   out_img_1_ce0;
output   out_img_1_we0;
output  [31:0] out_img_1_d0;
output  [12:0] out_img_0_address0;
output   out_img_0_ce0;
output   out_img_0_we0;
output  [31:0] out_img_0_d0;
input  [12:0] mul_ln221;
output  [4:0] conv_out_address0;
output   conv_out_ce0;
input  [31:0] conv_out_q0;
input  [31:0] bias_conv2_load_1;
output  [4:0] conv_out_1_address0;
output   conv_out_1_ce0;
input  [31:0] conv_out_1_q0;
output  [4:0] conv_out_2_address0;
output   conv_out_2_ce0;
input  [31:0] conv_out_2_q0;
output  [4:0] conv_out_3_address0;
output   conv_out_3_ce0;
input  [31:0] conv_out_3_q0;
output  [4:0] conv_out_4_address0;
output   conv_out_4_ce0;
input  [31:0] conv_out_4_q0;
output  [4:0] conv_out_5_address0;
output   conv_out_5_ce0;
input  [31:0] conv_out_5_q0;
output  [4:0] conv_out_6_address0;
output   conv_out_6_ce0;
input  [31:0] conv_out_6_q0;
output  [4:0] conv_out_7_address0;
output   conv_out_7_ce0;
input  [31:0] conv_out_7_q0;
output  [4:0] conv_out_8_address0;
output   conv_out_8_ce0;
input  [31:0] conv_out_8_q0;
output  [4:0] conv_out_9_address0;
output   conv_out_9_ce0;
input  [31:0] conv_out_9_q0;
output  [4:0] conv_out_10_address0;
output   conv_out_10_ce0;
input  [31:0] conv_out_10_q0;
output  [4:0] conv_out_11_address0;
output   conv_out_11_ce0;
input  [31:0] conv_out_11_q0;
output  [4:0] conv_out_12_address0;
output   conv_out_12_ce0;
input  [31:0] conv_out_12_q0;
output  [4:0] conv_out_13_address0;
output   conv_out_13_ce0;
input  [31:0] conv_out_13_q0;
output  [4:0] conv_out_14_address0;
output   conv_out_14_ce0;
input  [31:0] conv_out_14_q0;
output  [4:0] conv_out_15_address0;
output   conv_out_15_ce0;
input  [31:0] conv_out_15_q0;
output  [4:0] conv_out_16_address0;
output   conv_out_16_ce0;
input  [31:0] conv_out_16_q0;
output  [4:0] conv_out_17_address0;
output   conv_out_17_ce0;
input  [31:0] conv_out_17_q0;
output  [4:0] conv_out_18_address0;
output   conv_out_18_ce0;
input  [31:0] conv_out_18_q0;
output  [4:0] conv_out_19_address0;
output   conv_out_19_ce0;
input  [31:0] conv_out_19_q0;
output  [4:0] conv_out_20_address0;
output   conv_out_20_ce0;
input  [31:0] conv_out_20_q0;
output  [4:0] conv_out_21_address0;
output   conv_out_21_ce0;
input  [31:0] conv_out_21_q0;
output  [4:0] conv_out_22_address0;
output   conv_out_22_ce0;
input  [31:0] conv_out_22_q0;
output  [4:0] conv_out_23_address0;
output   conv_out_23_ce0;
input  [31:0] conv_out_23_q0;
output  [4:0] conv_out_24_address0;
output   conv_out_24_ce0;
input  [31:0] conv_out_24_q0;
output  [4:0] conv_out_25_address0;
output   conv_out_25_ce0;
input  [31:0] conv_out_25_q0;
output  [4:0] conv_out_26_address0;
output   conv_out_26_ce0;
input  [31:0] conv_out_26_q0;
output  [31:0] grp_fu_93532_p_din0;
output  [31:0] grp_fu_93532_p_din1;
output  [1:0] grp_fu_93532_p_opcode;
input  [31:0] grp_fu_93532_p_dout0;
output   grp_fu_93532_p_ce;
output  [31:0] grp_fu_93576_p_din0;
output  [31:0] grp_fu_93576_p_din1;
output  [4:0] grp_fu_93576_p_opcode;
input  [0:0] grp_fu_93576_p_dout0;
output   grp_fu_93576_p_ce;
output  [31:0] grp_fu_93580_p_din0;
output  [31:0] grp_fu_93580_p_din1;
output  [4:0] grp_fu_93580_p_opcode;
input  [0:0] grp_fu_93580_p_dout0;
output   grp_fu_93580_p_ce;
output  [31:0] grp_fu_93584_p_din0;
output  [31:0] grp_fu_93584_p_din1;
output  [4:0] grp_fu_93584_p_opcode;
input  [0:0] grp_fu_93584_p_dout0;
output   grp_fu_93584_p_ce;
output  [31:0] grp_fu_93588_p_din0;
output  [31:0] grp_fu_93588_p_din1;
output  [4:0] grp_fu_93588_p_opcode;
input  [0:0] grp_fu_93588_p_dout0;
output   grp_fu_93588_p_ce;
output  [31:0] grp_fu_93592_p_din0;
output  [31:0] grp_fu_93592_p_din1;
output  [4:0] grp_fu_93592_p_opcode;
input  [0:0] grp_fu_93592_p_dout0;
output   grp_fu_93592_p_ce;
output  [31:0] grp_fu_93596_p_din0;
output  [31:0] grp_fu_93596_p_din1;
output  [4:0] grp_fu_93596_p_opcode;
input  [0:0] grp_fu_93596_p_dout0;
output   grp_fu_93596_p_ce;
output  [31:0] grp_fu_93600_p_din0;
output  [31:0] grp_fu_93600_p_din1;
output  [4:0] grp_fu_93600_p_opcode;
input  [0:0] grp_fu_93600_p_dout0;
output   grp_fu_93600_p_ce;
output  [31:0] grp_fu_93604_p_din0;
output  [31:0] grp_fu_93604_p_din1;
output  [4:0] grp_fu_93604_p_opcode;
input  [0:0] grp_fu_93604_p_dout0;
output   grp_fu_93604_p_ce;
output  [31:0] grp_fu_93608_p_din0;
output  [31:0] grp_fu_93608_p_din1;
output  [4:0] grp_fu_93608_p_opcode;
input  [0:0] grp_fu_93608_p_dout0;
output   grp_fu_93608_p_ce;
output  [31:0] grp_fu_93612_p_din0;
output  [31:0] grp_fu_93612_p_din1;
output  [4:0] grp_fu_93612_p_opcode;
input  [0:0] grp_fu_93612_p_dout0;
output   grp_fu_93612_p_ce;
output  [31:0] grp_fu_93616_p_din0;
output  [31:0] grp_fu_93616_p_din1;
output  [4:0] grp_fu_93616_p_opcode;
input  [0:0] grp_fu_93616_p_dout0;
output   grp_fu_93616_p_ce;
output  [31:0] grp_fu_93620_p_din0;
output  [31:0] grp_fu_93620_p_din1;
output  [4:0] grp_fu_93620_p_opcode;
input  [0:0] grp_fu_93620_p_dout0;
output   grp_fu_93620_p_ce;
output  [31:0] grp_fu_93624_p_din0;
output  [31:0] grp_fu_93624_p_din1;
output  [4:0] grp_fu_93624_p_opcode;
input  [0:0] grp_fu_93624_p_dout0;
output   grp_fu_93624_p_ce;
output  [31:0] grp_fu_93628_p_din0;
output  [31:0] grp_fu_93628_p_din1;
output  [4:0] grp_fu_93628_p_opcode;
input  [0:0] grp_fu_93628_p_dout0;
output   grp_fu_93628_p_ce;
output  [31:0] grp_fu_93632_p_din0;
output  [31:0] grp_fu_93632_p_din1;
output  [4:0] grp_fu_93632_p_opcode;
input  [0:0] grp_fu_93632_p_dout0;
output   grp_fu_93632_p_ce;
output  [31:0] grp_fu_93636_p_din0;
output  [31:0] grp_fu_93636_p_din1;
output  [4:0] grp_fu_93636_p_opcode;
input  [0:0] grp_fu_93636_p_dout0;
output   grp_fu_93636_p_ce;
output  [31:0] grp_fu_93640_p_din0;
output  [31:0] grp_fu_93640_p_din1;
output  [4:0] grp_fu_93640_p_opcode;
input  [0:0] grp_fu_93640_p_dout0;
output   grp_fu_93640_p_ce;
output  [31:0] grp_fu_93644_p_din0;
output  [31:0] grp_fu_93644_p_din1;
output  [4:0] grp_fu_93644_p_opcode;
input  [0:0] grp_fu_93644_p_dout0;
output   grp_fu_93644_p_ce;
output  [31:0] grp_fu_93648_p_din0;
output  [31:0] grp_fu_93648_p_din1;
output  [4:0] grp_fu_93648_p_opcode;
input  [0:0] grp_fu_93648_p_dout0;
output   grp_fu_93648_p_ce;
output  [31:0] grp_fu_93652_p_din0;
output  [31:0] grp_fu_93652_p_din1;
output  [4:0] grp_fu_93652_p_opcode;
input  [0:0] grp_fu_93652_p_dout0;
output   grp_fu_93652_p_ce;
output  [31:0] grp_fu_93656_p_din0;
output  [31:0] grp_fu_93656_p_din1;
output  [4:0] grp_fu_93656_p_opcode;
input  [0:0] grp_fu_93656_p_dout0;
output   grp_fu_93656_p_ce;
output  [31:0] grp_fu_93660_p_din0;
output  [31:0] grp_fu_93660_p_din1;
output  [4:0] grp_fu_93660_p_opcode;
input  [0:0] grp_fu_93660_p_dout0;
output   grp_fu_93660_p_ce;
output  [31:0] grp_fu_93664_p_din0;
output  [31:0] grp_fu_93664_p_din1;
output  [4:0] grp_fu_93664_p_opcode;
input  [0:0] grp_fu_93664_p_dout0;
output   grp_fu_93664_p_ce;
output  [31:0] grp_fu_93668_p_din0;
output  [31:0] grp_fu_93668_p_din1;
output  [4:0] grp_fu_93668_p_opcode;
input  [0:0] grp_fu_93668_p_dout0;
output   grp_fu_93668_p_ce;
output  [31:0] grp_fu_93672_p_din0;
output  [31:0] grp_fu_93672_p_din1;
output  [4:0] grp_fu_93672_p_opcode;
input  [0:0] grp_fu_93672_p_dout0;
output   grp_fu_93672_p_ce;
output  [31:0] grp_fu_93676_p_din0;
output  [31:0] grp_fu_93676_p_din1;
output  [4:0] grp_fu_93676_p_opcode;
input  [0:0] grp_fu_93676_p_dout0;
output   grp_fu_93676_p_ce;
output  [31:0] grp_fu_93680_p_din0;
output  [31:0] grp_fu_93680_p_din1;
output  [4:0] grp_fu_93680_p_opcode;
input  [0:0] grp_fu_93680_p_dout0;
output   grp_fu_93680_p_ce;
output  [31:0] grp_fu_93536_p_din0;
output  [31:0] grp_fu_93536_p_din1;
output  [1:0] grp_fu_93536_p_opcode;
input  [31:0] grp_fu_93536_p_dout0;
output   grp_fu_93536_p_ce;
output  [31:0] grp_fu_93540_p_din0;
output  [31:0] grp_fu_93540_p_din1;
output  [1:0] grp_fu_93540_p_opcode;
input  [31:0] grp_fu_93540_p_dout0;
output   grp_fu_93540_p_ce;
output  [31:0] grp_fu_93544_p_din0;
output  [31:0] grp_fu_93544_p_din1;
output  [1:0] grp_fu_93544_p_opcode;
input  [31:0] grp_fu_93544_p_dout0;
output   grp_fu_93544_p_ce;
output  [31:0] grp_fu_93548_p_din0;
output  [31:0] grp_fu_93548_p_din1;
output  [1:0] grp_fu_93548_p_opcode;
input  [31:0] grp_fu_93548_p_dout0;
output   grp_fu_93548_p_ce;
output  [31:0] grp_fu_93552_p_din0;
output  [31:0] grp_fu_93552_p_din1;
output  [1:0] grp_fu_93552_p_opcode;
input  [31:0] grp_fu_93552_p_dout0;
output   grp_fu_93552_p_ce;
output  [31:0] grp_fu_93684_p_din0;
output  [31:0] grp_fu_93684_p_din1;
output  [1:0] grp_fu_93684_p_opcode;
input  [31:0] grp_fu_93684_p_dout0;
output   grp_fu_93684_p_ce;
output  [31:0] grp_fu_93688_p_din0;
output  [31:0] grp_fu_93688_p_din1;
output  [1:0] grp_fu_93688_p_opcode;
input  [31:0] grp_fu_93688_p_dout0;
output   grp_fu_93688_p_ce;
output  [31:0] grp_fu_93692_p_din0;
output  [31:0] grp_fu_93692_p_din1;
output  [1:0] grp_fu_93692_p_opcode;
input  [31:0] grp_fu_93692_p_dout0;
output   grp_fu_93692_p_ce;
output  [31:0] grp_fu_93696_p_din0;
output  [31:0] grp_fu_93696_p_din1;
output  [1:0] grp_fu_93696_p_opcode;
input  [31:0] grp_fu_93696_p_dout0;
output   grp_fu_93696_p_ce;
output  [31:0] grp_fu_93700_p_din0;
output  [31:0] grp_fu_93700_p_din1;
output  [1:0] grp_fu_93700_p_opcode;
input  [31:0] grp_fu_93700_p_dout0;
output   grp_fu_93700_p_ce;
output  [31:0] grp_fu_93704_p_din0;
output  [31:0] grp_fu_93704_p_din1;
output  [1:0] grp_fu_93704_p_opcode;
input  [31:0] grp_fu_93704_p_dout0;
output   grp_fu_93704_p_ce;
output  [31:0] grp_fu_93708_p_din0;
output  [31:0] grp_fu_93708_p_din1;
output  [1:0] grp_fu_93708_p_opcode;
input  [31:0] grp_fu_93708_p_dout0;
output   grp_fu_93708_p_ce;
output  [31:0] grp_fu_93712_p_din0;
output  [31:0] grp_fu_93712_p_din1;
output  [1:0] grp_fu_93712_p_opcode;
input  [31:0] grp_fu_93712_p_dout0;
output   grp_fu_93712_p_ce;
output  [31:0] grp_fu_93716_p_din0;
output  [31:0] grp_fu_93716_p_din1;
output  [1:0] grp_fu_93716_p_opcode;
input  [31:0] grp_fu_93716_p_dout0;
output   grp_fu_93716_p_ce;
output  [31:0] grp_fu_93720_p_din0;
output  [31:0] grp_fu_93720_p_din1;
output  [1:0] grp_fu_93720_p_opcode;
input  [31:0] grp_fu_93720_p_dout0;
output   grp_fu_93720_p_ce;
output  [31:0] grp_fu_93724_p_din0;
output  [31:0] grp_fu_93724_p_din1;
output  [1:0] grp_fu_93724_p_opcode;
input  [31:0] grp_fu_93724_p_dout0;
output   grp_fu_93724_p_ce;
output  [31:0] grp_fu_93728_p_din0;
output  [31:0] grp_fu_93728_p_din1;
output  [1:0] grp_fu_93728_p_opcode;
input  [31:0] grp_fu_93728_p_dout0;
output   grp_fu_93728_p_ce;
output  [31:0] grp_fu_93732_p_din0;
output  [31:0] grp_fu_93732_p_din1;
output  [1:0] grp_fu_93732_p_opcode;
input  [31:0] grp_fu_93732_p_dout0;
output   grp_fu_93732_p_ce;
output  [31:0] grp_fu_93736_p_din0;
output  [31:0] grp_fu_93736_p_din1;
output  [1:0] grp_fu_93736_p_opcode;
input  [31:0] grp_fu_93736_p_dout0;
output   grp_fu_93736_p_ce;
output  [31:0] grp_fu_93740_p_din0;
output  [31:0] grp_fu_93740_p_din1;
output  [1:0] grp_fu_93740_p_opcode;
input  [31:0] grp_fu_93740_p_dout0;
output   grp_fu_93740_p_ce;
output  [31:0] grp_fu_93744_p_din0;
output  [31:0] grp_fu_93744_p_din1;
output  [1:0] grp_fu_93744_p_opcode;
input  [31:0] grp_fu_93744_p_dout0;
output   grp_fu_93744_p_ce;
output  [31:0] grp_fu_93748_p_din0;
output  [31:0] grp_fu_93748_p_din1;
output  [1:0] grp_fu_93748_p_opcode;
input  [31:0] grp_fu_93748_p_dout0;
output   grp_fu_93748_p_ce;
output  [31:0] grp_fu_93752_p_din0;
output  [31:0] grp_fu_93752_p_din1;
output  [1:0] grp_fu_93752_p_opcode;
input  [31:0] grp_fu_93752_p_dout0;
output   grp_fu_93752_p_ce;
output  [31:0] grp_fu_93756_p_din0;
output  [31:0] grp_fu_93756_p_din1;
output  [1:0] grp_fu_93756_p_opcode;
input  [31:0] grp_fu_93756_p_dout0;
output   grp_fu_93756_p_ce;
output  [31:0] grp_fu_93760_p_din0;
output  [31:0] grp_fu_93760_p_din1;
output  [1:0] grp_fu_93760_p_opcode;
input  [31:0] grp_fu_93760_p_dout0;
output   grp_fu_93760_p_ce;
output  [31:0] grp_fu_93764_p_din0;
output  [31:0] grp_fu_93764_p_din1;
output  [1:0] grp_fu_93764_p_opcode;
input  [31:0] grp_fu_93764_p_dout0;
output   grp_fu_93764_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln221_fu_1150_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] i_11_reg_2603;
reg   [4:0] i_11_reg_2603_pp0_iter1_reg;
reg   [4:0] i_11_reg_2603_pp0_iter2_reg;
reg   [4:0] i_11_reg_2603_pp0_iter3_reg;
reg   [4:0] i_11_reg_2603_pp0_iter4_reg;
reg   [4:0] i_11_reg_2603_pp0_iter5_reg;
reg   [31:0] out_reg_2882;
reg   [31:0] out_reg_2882_pp0_iter5_reg;
reg   [31:0] out_62_reg_2889;
reg   [31:0] out_62_reg_2889_pp0_iter5_reg;
reg   [31:0] out_63_reg_2896;
reg   [31:0] out_63_reg_2896_pp0_iter5_reg;
reg   [31:0] out_64_reg_2903;
reg   [31:0] out_64_reg_2903_pp0_iter5_reg;
reg   [31:0] out_65_reg_2910;
reg   [31:0] out_65_reg_2910_pp0_iter5_reg;
reg   [31:0] out_66_reg_2917;
reg   [31:0] out_66_reg_2917_pp0_iter5_reg;
reg   [31:0] out_67_reg_2924;
reg   [31:0] out_67_reg_2924_pp0_iter5_reg;
reg   [31:0] out_68_reg_2931;
reg   [31:0] out_68_reg_2931_pp0_iter5_reg;
reg   [31:0] out_69_reg_2938;
reg   [31:0] out_69_reg_2938_pp0_iter5_reg;
reg   [31:0] out_70_reg_2945;
reg   [31:0] out_70_reg_2945_pp0_iter5_reg;
reg   [31:0] out_71_reg_2952;
reg   [31:0] out_71_reg_2952_pp0_iter5_reg;
reg   [31:0] out_72_reg_2959;
reg   [31:0] out_72_reg_2959_pp0_iter5_reg;
reg   [31:0] out_73_reg_2966;
reg   [31:0] out_73_reg_2966_pp0_iter5_reg;
reg   [31:0] out_74_reg_2973;
reg   [31:0] out_74_reg_2973_pp0_iter5_reg;
reg   [31:0] out_75_reg_2980;
reg   [31:0] out_75_reg_2980_pp0_iter5_reg;
reg   [31:0] out_76_reg_2987;
reg   [31:0] out_76_reg_2987_pp0_iter5_reg;
reg   [31:0] out_77_reg_2994;
reg   [31:0] out_77_reg_2994_pp0_iter5_reg;
reg   [31:0] out_78_reg_3001;
reg   [31:0] out_78_reg_3001_pp0_iter5_reg;
reg   [31:0] out_79_reg_3008;
reg   [31:0] out_79_reg_3008_pp0_iter5_reg;
reg   [31:0] out_80_reg_3015;
reg   [31:0] out_80_reg_3015_pp0_iter5_reg;
reg   [31:0] out_81_reg_3022;
reg   [31:0] out_81_reg_3022_pp0_iter5_reg;
reg   [31:0] out_82_reg_3029;
reg   [31:0] out_82_reg_3029_pp0_iter5_reg;
reg   [31:0] out_83_reg_3036;
reg   [31:0] out_83_reg_3036_pp0_iter5_reg;
reg   [31:0] out_84_reg_3043;
reg   [31:0] out_84_reg_3043_pp0_iter5_reg;
reg   [31:0] out_85_reg_3050;
reg   [31:0] out_85_reg_3050_pp0_iter5_reg;
reg   [31:0] out_86_reg_3057;
reg   [31:0] out_86_reg_3057_pp0_iter5_reg;
reg   [31:0] out_87_reg_3064;
reg   [31:0] out_87_reg_3064_pp0_iter5_reg;
wire   [63:0] zext_ln221_fu_1162_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln225_fu_1206_p1;
reg   [4:0] i_fu_154;
wire   [4:0] add_ln221_fu_1156_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_11;
reg    conv_out_ce0_local;
reg    conv_out_1_ce0_local;
reg    conv_out_2_ce0_local;
reg    conv_out_3_ce0_local;
reg    conv_out_4_ce0_local;
reg    conv_out_5_ce0_local;
reg    conv_out_6_ce0_local;
reg    conv_out_7_ce0_local;
reg    conv_out_8_ce0_local;
reg    conv_out_9_ce0_local;
reg    conv_out_10_ce0_local;
reg    conv_out_11_ce0_local;
reg    conv_out_12_ce0_local;
reg    conv_out_13_ce0_local;
reg    conv_out_14_ce0_local;
reg    conv_out_15_ce0_local;
reg    conv_out_16_ce0_local;
reg    conv_out_17_ce0_local;
reg    conv_out_18_ce0_local;
reg    conv_out_19_ce0_local;
reg    conv_out_20_ce0_local;
reg    conv_out_21_ce0_local;
reg    conv_out_22_ce0_local;
reg    conv_out_23_ce0_local;
reg    conv_out_24_ce0_local;
reg    conv_out_25_ce0_local;
reg    conv_out_26_ce0_local;
reg    out_img_0_we0_local;
wire   [31:0] select_ln228_fu_1278_p3;
reg    out_img_0_ce0_local;
reg    out_img_1_we0_local;
wire   [31:0] select_ln228_1_fu_1327_p3;
reg    out_img_1_ce0_local;
reg    out_img_2_we0_local;
wire   [31:0] select_ln228_2_fu_1376_p3;
reg    out_img_2_ce0_local;
reg    out_img_3_we0_local;
wire   [31:0] select_ln228_3_fu_1425_p3;
reg    out_img_3_ce0_local;
reg    out_img_4_we0_local;
wire   [31:0] select_ln228_4_fu_1474_p3;
reg    out_img_4_ce0_local;
reg    out_img_5_we0_local;
wire   [31:0] select_ln228_5_fu_1523_p3;
reg    out_img_5_ce0_local;
reg    out_img_6_we0_local;
wire   [31:0] select_ln228_6_fu_1572_p3;
reg    out_img_6_ce0_local;
reg    out_img_7_we0_local;
wire   [31:0] select_ln228_7_fu_1621_p3;
reg    out_img_7_ce0_local;
reg    out_img_8_we0_local;
wire   [31:0] select_ln228_8_fu_1670_p3;
reg    out_img_8_ce0_local;
reg    out_img_9_we0_local;
wire   [31:0] select_ln228_9_fu_1719_p3;
reg    out_img_9_ce0_local;
reg    out_img_10_we0_local;
wire   [31:0] select_ln228_10_fu_1768_p3;
reg    out_img_10_ce0_local;
reg    out_img_11_we0_local;
wire   [31:0] select_ln228_11_fu_1817_p3;
reg    out_img_11_ce0_local;
reg    out_img_12_we0_local;
wire   [31:0] select_ln228_12_fu_1866_p3;
reg    out_img_12_ce0_local;
reg    out_img_13_we0_local;
wire   [31:0] select_ln228_13_fu_1915_p3;
reg    out_img_13_ce0_local;
reg    out_img_14_we0_local;
wire   [31:0] select_ln228_14_fu_1964_p3;
reg    out_img_14_ce0_local;
reg    out_img_15_we0_local;
wire   [31:0] select_ln228_15_fu_2013_p3;
reg    out_img_15_ce0_local;
reg    out_img_16_we0_local;
wire   [31:0] select_ln228_16_fu_2062_p3;
reg    out_img_16_ce0_local;
reg    out_img_17_we0_local;
wire   [31:0] select_ln228_17_fu_2111_p3;
reg    out_img_17_ce0_local;
reg    out_img_18_we0_local;
wire   [31:0] select_ln228_18_fu_2160_p3;
reg    out_img_18_ce0_local;
reg    out_img_19_we0_local;
wire   [31:0] select_ln228_19_fu_2209_p3;
reg    out_img_19_ce0_local;
reg    out_img_20_we0_local;
wire   [31:0] select_ln228_20_fu_2258_p3;
reg    out_img_20_ce0_local;
reg    out_img_21_we0_local;
wire   [31:0] select_ln228_21_fu_2307_p3;
reg    out_img_21_ce0_local;
reg    out_img_22_we0_local;
wire   [31:0] select_ln228_22_fu_2356_p3;
reg    out_img_22_ce0_local;
reg    out_img_23_we0_local;
wire   [31:0] select_ln228_23_fu_2405_p3;
reg    out_img_23_ce0_local;
reg    out_img_24_we0_local;
wire   [31:0] select_ln228_24_fu_2454_p3;
reg    out_img_24_ce0_local;
reg    out_img_25_we0_local;
wire   [31:0] select_ln228_25_fu_2503_p3;
reg    out_img_25_ce0_local;
reg    out_img_26_we0_local;
wire   [31:0] select_ln228_26_fu_2552_p3;
reg    out_img_26_ce0_local;
wire   [12:0] zext_ln221_1_fu_1198_p1;
wire   [12:0] add_ln225_fu_1201_p2;
wire   [31:0] bitcast_ln228_fu_1237_p1;
wire   [7:0] tmp_s_fu_1240_p4;
wire   [22:0] trunc_ln228_fu_1250_p1;
wire   [0:0] icmp_ln228_1_fu_1260_p2;
wire   [0:0] icmp_ln228_fu_1254_p2;
wire   [0:0] or_ln228_fu_1266_p2;
wire   [0:0] and_ln228_fu_1272_p2;
wire   [31:0] bitcast_ln228_1_fu_1286_p1;
wire   [7:0] tmp_195_fu_1289_p4;
wire   [22:0] trunc_ln228_1_fu_1299_p1;
wire   [0:0] icmp_ln228_3_fu_1309_p2;
wire   [0:0] icmp_ln228_2_fu_1303_p2;
wire   [0:0] or_ln228_1_fu_1315_p2;
wire   [0:0] and_ln228_1_fu_1321_p2;
wire   [31:0] bitcast_ln228_2_fu_1335_p1;
wire   [7:0] tmp_197_fu_1338_p4;
wire   [22:0] trunc_ln228_2_fu_1348_p1;
wire   [0:0] icmp_ln228_5_fu_1358_p2;
wire   [0:0] icmp_ln228_4_fu_1352_p2;
wire   [0:0] or_ln228_2_fu_1364_p2;
wire   [0:0] and_ln228_2_fu_1370_p2;
wire   [31:0] bitcast_ln228_3_fu_1384_p1;
wire   [7:0] tmp_199_fu_1387_p4;
wire   [22:0] trunc_ln228_3_fu_1397_p1;
wire   [0:0] icmp_ln228_7_fu_1407_p2;
wire   [0:0] icmp_ln228_6_fu_1401_p2;
wire   [0:0] or_ln228_3_fu_1413_p2;
wire   [0:0] and_ln228_3_fu_1419_p2;
wire   [31:0] bitcast_ln228_4_fu_1433_p1;
wire   [7:0] tmp_201_fu_1436_p4;
wire   [22:0] trunc_ln228_4_fu_1446_p1;
wire   [0:0] icmp_ln228_9_fu_1456_p2;
wire   [0:0] icmp_ln228_8_fu_1450_p2;
wire   [0:0] or_ln228_4_fu_1462_p2;
wire   [0:0] and_ln228_4_fu_1468_p2;
wire   [31:0] bitcast_ln228_5_fu_1482_p1;
wire   [7:0] tmp_203_fu_1485_p4;
wire   [22:0] trunc_ln228_5_fu_1495_p1;
wire   [0:0] icmp_ln228_11_fu_1505_p2;
wire   [0:0] icmp_ln228_10_fu_1499_p2;
wire   [0:0] or_ln228_5_fu_1511_p2;
wire   [0:0] and_ln228_5_fu_1517_p2;
wire   [31:0] bitcast_ln228_6_fu_1531_p1;
wire   [7:0] tmp_205_fu_1534_p4;
wire   [22:0] trunc_ln228_6_fu_1544_p1;
wire   [0:0] icmp_ln228_13_fu_1554_p2;
wire   [0:0] icmp_ln228_12_fu_1548_p2;
wire   [0:0] or_ln228_6_fu_1560_p2;
wire   [0:0] and_ln228_6_fu_1566_p2;
wire   [31:0] bitcast_ln228_7_fu_1580_p1;
wire   [7:0] tmp_207_fu_1583_p4;
wire   [22:0] trunc_ln228_7_fu_1593_p1;
wire   [0:0] icmp_ln228_15_fu_1603_p2;
wire   [0:0] icmp_ln228_14_fu_1597_p2;
wire   [0:0] or_ln228_7_fu_1609_p2;
wire   [0:0] and_ln228_7_fu_1615_p2;
wire   [31:0] bitcast_ln228_8_fu_1629_p1;
wire   [7:0] tmp_209_fu_1632_p4;
wire   [22:0] trunc_ln228_8_fu_1642_p1;
wire   [0:0] icmp_ln228_17_fu_1652_p2;
wire   [0:0] icmp_ln228_16_fu_1646_p2;
wire   [0:0] or_ln228_8_fu_1658_p2;
wire   [0:0] and_ln228_8_fu_1664_p2;
wire   [31:0] bitcast_ln228_9_fu_1678_p1;
wire   [7:0] tmp_211_fu_1681_p4;
wire   [22:0] trunc_ln228_9_fu_1691_p1;
wire   [0:0] icmp_ln228_19_fu_1701_p2;
wire   [0:0] icmp_ln228_18_fu_1695_p2;
wire   [0:0] or_ln228_9_fu_1707_p2;
wire   [0:0] and_ln228_9_fu_1713_p2;
wire   [31:0] bitcast_ln228_10_fu_1727_p1;
wire   [7:0] tmp_213_fu_1730_p4;
wire   [22:0] trunc_ln228_10_fu_1740_p1;
wire   [0:0] icmp_ln228_21_fu_1750_p2;
wire   [0:0] icmp_ln228_20_fu_1744_p2;
wire   [0:0] or_ln228_10_fu_1756_p2;
wire   [0:0] and_ln228_10_fu_1762_p2;
wire   [31:0] bitcast_ln228_11_fu_1776_p1;
wire   [7:0] tmp_215_fu_1779_p4;
wire   [22:0] trunc_ln228_11_fu_1789_p1;
wire   [0:0] icmp_ln228_23_fu_1799_p2;
wire   [0:0] icmp_ln228_22_fu_1793_p2;
wire   [0:0] or_ln228_11_fu_1805_p2;
wire   [0:0] and_ln228_11_fu_1811_p2;
wire   [31:0] bitcast_ln228_12_fu_1825_p1;
wire   [7:0] tmp_217_fu_1828_p4;
wire   [22:0] trunc_ln228_12_fu_1838_p1;
wire   [0:0] icmp_ln228_25_fu_1848_p2;
wire   [0:0] icmp_ln228_24_fu_1842_p2;
wire   [0:0] or_ln228_12_fu_1854_p2;
wire   [0:0] and_ln228_12_fu_1860_p2;
wire   [31:0] bitcast_ln228_13_fu_1874_p1;
wire   [7:0] tmp_219_fu_1877_p4;
wire   [22:0] trunc_ln228_13_fu_1887_p1;
wire   [0:0] icmp_ln228_27_fu_1897_p2;
wire   [0:0] icmp_ln228_26_fu_1891_p2;
wire   [0:0] or_ln228_13_fu_1903_p2;
wire   [0:0] and_ln228_13_fu_1909_p2;
wire   [31:0] bitcast_ln228_14_fu_1923_p1;
wire   [7:0] tmp_221_fu_1926_p4;
wire   [22:0] trunc_ln228_14_fu_1936_p1;
wire   [0:0] icmp_ln228_29_fu_1946_p2;
wire   [0:0] icmp_ln228_28_fu_1940_p2;
wire   [0:0] or_ln228_14_fu_1952_p2;
wire   [0:0] and_ln228_14_fu_1958_p2;
wire   [31:0] bitcast_ln228_15_fu_1972_p1;
wire   [7:0] tmp_223_fu_1975_p4;
wire   [22:0] trunc_ln228_15_fu_1985_p1;
wire   [0:0] icmp_ln228_31_fu_1995_p2;
wire   [0:0] icmp_ln228_30_fu_1989_p2;
wire   [0:0] or_ln228_15_fu_2001_p2;
wire   [0:0] and_ln228_15_fu_2007_p2;
wire   [31:0] bitcast_ln228_16_fu_2021_p1;
wire   [7:0] tmp_225_fu_2024_p4;
wire   [22:0] trunc_ln228_16_fu_2034_p1;
wire   [0:0] icmp_ln228_33_fu_2044_p2;
wire   [0:0] icmp_ln228_32_fu_2038_p2;
wire   [0:0] or_ln228_16_fu_2050_p2;
wire   [0:0] and_ln228_16_fu_2056_p2;
wire   [31:0] bitcast_ln228_17_fu_2070_p1;
wire   [7:0] tmp_227_fu_2073_p4;
wire   [22:0] trunc_ln228_17_fu_2083_p1;
wire   [0:0] icmp_ln228_35_fu_2093_p2;
wire   [0:0] icmp_ln228_34_fu_2087_p2;
wire   [0:0] or_ln228_17_fu_2099_p2;
wire   [0:0] and_ln228_17_fu_2105_p2;
wire   [31:0] bitcast_ln228_18_fu_2119_p1;
wire   [7:0] tmp_229_fu_2122_p4;
wire   [22:0] trunc_ln228_18_fu_2132_p1;
wire   [0:0] icmp_ln228_37_fu_2142_p2;
wire   [0:0] icmp_ln228_36_fu_2136_p2;
wire   [0:0] or_ln228_18_fu_2148_p2;
wire   [0:0] and_ln228_18_fu_2154_p2;
wire   [31:0] bitcast_ln228_19_fu_2168_p1;
wire   [7:0] tmp_231_fu_2171_p4;
wire   [22:0] trunc_ln228_19_fu_2181_p1;
wire   [0:0] icmp_ln228_39_fu_2191_p2;
wire   [0:0] icmp_ln228_38_fu_2185_p2;
wire   [0:0] or_ln228_19_fu_2197_p2;
wire   [0:0] and_ln228_19_fu_2203_p2;
wire   [31:0] bitcast_ln228_20_fu_2217_p1;
wire   [7:0] tmp_233_fu_2220_p4;
wire   [22:0] trunc_ln228_20_fu_2230_p1;
wire   [0:0] icmp_ln228_41_fu_2240_p2;
wire   [0:0] icmp_ln228_40_fu_2234_p2;
wire   [0:0] or_ln228_20_fu_2246_p2;
wire   [0:0] and_ln228_20_fu_2252_p2;
wire   [31:0] bitcast_ln228_21_fu_2266_p1;
wire   [7:0] tmp_235_fu_2269_p4;
wire   [22:0] trunc_ln228_21_fu_2279_p1;
wire   [0:0] icmp_ln228_43_fu_2289_p2;
wire   [0:0] icmp_ln228_42_fu_2283_p2;
wire   [0:0] or_ln228_21_fu_2295_p2;
wire   [0:0] and_ln228_21_fu_2301_p2;
wire   [31:0] bitcast_ln228_22_fu_2315_p1;
wire   [7:0] tmp_237_fu_2318_p4;
wire   [22:0] trunc_ln228_22_fu_2328_p1;
wire   [0:0] icmp_ln228_45_fu_2338_p2;
wire   [0:0] icmp_ln228_44_fu_2332_p2;
wire   [0:0] or_ln228_22_fu_2344_p2;
wire   [0:0] and_ln228_22_fu_2350_p2;
wire   [31:0] bitcast_ln228_23_fu_2364_p1;
wire   [7:0] tmp_239_fu_2367_p4;
wire   [22:0] trunc_ln228_23_fu_2377_p1;
wire   [0:0] icmp_ln228_47_fu_2387_p2;
wire   [0:0] icmp_ln228_46_fu_2381_p2;
wire   [0:0] or_ln228_23_fu_2393_p2;
wire   [0:0] and_ln228_23_fu_2399_p2;
wire   [31:0] bitcast_ln228_24_fu_2413_p1;
wire   [7:0] tmp_241_fu_2416_p4;
wire   [22:0] trunc_ln228_24_fu_2426_p1;
wire   [0:0] icmp_ln228_49_fu_2436_p2;
wire   [0:0] icmp_ln228_48_fu_2430_p2;
wire   [0:0] or_ln228_24_fu_2442_p2;
wire   [0:0] and_ln228_24_fu_2448_p2;
wire   [31:0] bitcast_ln228_25_fu_2462_p1;
wire   [7:0] tmp_243_fu_2465_p4;
wire   [22:0] trunc_ln228_25_fu_2475_p1;
wire   [0:0] icmp_ln228_51_fu_2485_p2;
wire   [0:0] icmp_ln228_50_fu_2479_p2;
wire   [0:0] or_ln228_25_fu_2491_p2;
wire   [0:0] and_ln228_25_fu_2497_p2;
wire   [31:0] bitcast_ln228_26_fu_2511_p1;
wire   [7:0] tmp_245_fu_2514_p4;
wire   [22:0] trunc_ln228_26_fu_2524_p1;
wire   [0:0] icmp_ln228_53_fu_2534_p2;
wire   [0:0] icmp_ln228_52_fu_2528_p2;
wire   [0:0] or_ln228_26_fu_2540_p2;
wire   [0:0] and_ln228_26_fu_2546_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 i_fu_154 = 5'd0;
#0 ap_done_reg = 1'b0;
end

NN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln221_fu_1150_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_154 <= add_ln221_fu_1156_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_154 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_11_reg_2603 <= ap_sig_allocacmp_i_11;
        i_11_reg_2603_pp0_iter1_reg <= i_11_reg_2603;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        i_11_reg_2603_pp0_iter2_reg <= i_11_reg_2603_pp0_iter1_reg;
        i_11_reg_2603_pp0_iter3_reg <= i_11_reg_2603_pp0_iter2_reg;
        i_11_reg_2603_pp0_iter4_reg <= i_11_reg_2603_pp0_iter3_reg;
        i_11_reg_2603_pp0_iter5_reg <= i_11_reg_2603_pp0_iter4_reg;
        out_62_reg_2889 <= grp_fu_93540_p_dout0;
        out_62_reg_2889_pp0_iter5_reg <= out_62_reg_2889;
        out_63_reg_2896 <= grp_fu_93544_p_dout0;
        out_63_reg_2896_pp0_iter5_reg <= out_63_reg_2896;
        out_64_reg_2903 <= grp_fu_93548_p_dout0;
        out_64_reg_2903_pp0_iter5_reg <= out_64_reg_2903;
        out_65_reg_2910 <= grp_fu_93552_p_dout0;
        out_65_reg_2910_pp0_iter5_reg <= out_65_reg_2910;
        out_66_reg_2917 <= grp_fu_93684_p_dout0;
        out_66_reg_2917_pp0_iter5_reg <= out_66_reg_2917;
        out_67_reg_2924 <= grp_fu_93688_p_dout0;
        out_67_reg_2924_pp0_iter5_reg <= out_67_reg_2924;
        out_68_reg_2931 <= grp_fu_93692_p_dout0;
        out_68_reg_2931_pp0_iter5_reg <= out_68_reg_2931;
        out_69_reg_2938 <= grp_fu_93696_p_dout0;
        out_69_reg_2938_pp0_iter5_reg <= out_69_reg_2938;
        out_70_reg_2945 <= grp_fu_93700_p_dout0;
        out_70_reg_2945_pp0_iter5_reg <= out_70_reg_2945;
        out_71_reg_2952 <= grp_fu_93704_p_dout0;
        out_71_reg_2952_pp0_iter5_reg <= out_71_reg_2952;
        out_72_reg_2959 <= grp_fu_93708_p_dout0;
        out_72_reg_2959_pp0_iter5_reg <= out_72_reg_2959;
        out_73_reg_2966 <= grp_fu_93712_p_dout0;
        out_73_reg_2966_pp0_iter5_reg <= out_73_reg_2966;
        out_74_reg_2973 <= grp_fu_93716_p_dout0;
        out_74_reg_2973_pp0_iter5_reg <= out_74_reg_2973;
        out_75_reg_2980 <= grp_fu_93720_p_dout0;
        out_75_reg_2980_pp0_iter5_reg <= out_75_reg_2980;
        out_76_reg_2987 <= grp_fu_93724_p_dout0;
        out_76_reg_2987_pp0_iter5_reg <= out_76_reg_2987;
        out_77_reg_2994 <= grp_fu_93728_p_dout0;
        out_77_reg_2994_pp0_iter5_reg <= out_77_reg_2994;
        out_78_reg_3001 <= grp_fu_93732_p_dout0;
        out_78_reg_3001_pp0_iter5_reg <= out_78_reg_3001;
        out_79_reg_3008 <= grp_fu_93736_p_dout0;
        out_79_reg_3008_pp0_iter5_reg <= out_79_reg_3008;
        out_80_reg_3015 <= grp_fu_93740_p_dout0;
        out_80_reg_3015_pp0_iter5_reg <= out_80_reg_3015;
        out_81_reg_3022 <= grp_fu_93744_p_dout0;
        out_81_reg_3022_pp0_iter5_reg <= out_81_reg_3022;
        out_82_reg_3029 <= grp_fu_93748_p_dout0;
        out_82_reg_3029_pp0_iter5_reg <= out_82_reg_3029;
        out_83_reg_3036 <= grp_fu_93752_p_dout0;
        out_83_reg_3036_pp0_iter5_reg <= out_83_reg_3036;
        out_84_reg_3043 <= grp_fu_93756_p_dout0;
        out_84_reg_3043_pp0_iter5_reg <= out_84_reg_3043;
        out_85_reg_3050 <= grp_fu_93760_p_dout0;
        out_85_reg_3050_pp0_iter5_reg <= out_85_reg_3050;
        out_86_reg_3057 <= grp_fu_93764_p_dout0;
        out_86_reg_3057_pp0_iter5_reg <= out_86_reg_3057;
        out_87_reg_3064 <= grp_fu_93532_p_dout0;
        out_87_reg_3064_pp0_iter5_reg <= out_87_reg_3064;
        out_reg_2882 <= grp_fu_93536_p_dout0;
        out_reg_2882_pp0_iter5_reg <= out_reg_2882;
    end
end

always @ (*) begin
    if (((icmp_ln221_fu_1150_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_11 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_11 = i_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_10_ce0_local = 1'b1;
    end else begin
        conv_out_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_11_ce0_local = 1'b1;
    end else begin
        conv_out_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_12_ce0_local = 1'b1;
    end else begin
        conv_out_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_13_ce0_local = 1'b1;
    end else begin
        conv_out_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_14_ce0_local = 1'b1;
    end else begin
        conv_out_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_15_ce0_local = 1'b1;
    end else begin
        conv_out_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_16_ce0_local = 1'b1;
    end else begin
        conv_out_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_17_ce0_local = 1'b1;
    end else begin
        conv_out_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_18_ce0_local = 1'b1;
    end else begin
        conv_out_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_19_ce0_local = 1'b1;
    end else begin
        conv_out_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_ce0_local = 1'b1;
    end else begin
        conv_out_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_20_ce0_local = 1'b1;
    end else begin
        conv_out_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_21_ce0_local = 1'b1;
    end else begin
        conv_out_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_22_ce0_local = 1'b1;
    end else begin
        conv_out_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_23_ce0_local = 1'b1;
    end else begin
        conv_out_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_24_ce0_local = 1'b1;
    end else begin
        conv_out_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_25_ce0_local = 1'b1;
    end else begin
        conv_out_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_26_ce0_local = 1'b1;
    end else begin
        conv_out_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_2_ce0_local = 1'b1;
    end else begin
        conv_out_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_3_ce0_local = 1'b1;
    end else begin
        conv_out_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_4_ce0_local = 1'b1;
    end else begin
        conv_out_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_5_ce0_local = 1'b1;
    end else begin
        conv_out_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_6_ce0_local = 1'b1;
    end else begin
        conv_out_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_7_ce0_local = 1'b1;
    end else begin
        conv_out_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_8_ce0_local = 1'b1;
    end else begin
        conv_out_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_9_ce0_local = 1'b1;
    end else begin
        conv_out_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_ce0_local = 1'b1;
    end else begin
        conv_out_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_0_ce0_local = 1'b1;
    end else begin
        out_img_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_0_we0_local = 1'b1;
    end else begin
        out_img_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_10_ce0_local = 1'b1;
    end else begin
        out_img_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_10_we0_local = 1'b1;
    end else begin
        out_img_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_11_ce0_local = 1'b1;
    end else begin
        out_img_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_11_we0_local = 1'b1;
    end else begin
        out_img_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_12_ce0_local = 1'b1;
    end else begin
        out_img_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_12_we0_local = 1'b1;
    end else begin
        out_img_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_13_ce0_local = 1'b1;
    end else begin
        out_img_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_13_we0_local = 1'b1;
    end else begin
        out_img_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_14_ce0_local = 1'b1;
    end else begin
        out_img_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_14_we0_local = 1'b1;
    end else begin
        out_img_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_15_ce0_local = 1'b1;
    end else begin
        out_img_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_15_we0_local = 1'b1;
    end else begin
        out_img_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_16_ce0_local = 1'b1;
    end else begin
        out_img_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_16_we0_local = 1'b1;
    end else begin
        out_img_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_17_ce0_local = 1'b1;
    end else begin
        out_img_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_17_we0_local = 1'b1;
    end else begin
        out_img_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_18_ce0_local = 1'b1;
    end else begin
        out_img_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_18_we0_local = 1'b1;
    end else begin
        out_img_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_19_ce0_local = 1'b1;
    end else begin
        out_img_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_19_we0_local = 1'b1;
    end else begin
        out_img_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_1_ce0_local = 1'b1;
    end else begin
        out_img_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_1_we0_local = 1'b1;
    end else begin
        out_img_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_20_ce0_local = 1'b1;
    end else begin
        out_img_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_20_we0_local = 1'b1;
    end else begin
        out_img_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_21_ce0_local = 1'b1;
    end else begin
        out_img_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_21_we0_local = 1'b1;
    end else begin
        out_img_21_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_22_ce0_local = 1'b1;
    end else begin
        out_img_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_22_we0_local = 1'b1;
    end else begin
        out_img_22_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_23_ce0_local = 1'b1;
    end else begin
        out_img_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_23_we0_local = 1'b1;
    end else begin
        out_img_23_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_24_ce0_local = 1'b1;
    end else begin
        out_img_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_24_we0_local = 1'b1;
    end else begin
        out_img_24_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_25_ce0_local = 1'b1;
    end else begin
        out_img_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_25_we0_local = 1'b1;
    end else begin
        out_img_25_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_26_ce0_local = 1'b1;
    end else begin
        out_img_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_26_we0_local = 1'b1;
    end else begin
        out_img_26_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_2_ce0_local = 1'b1;
    end else begin
        out_img_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_2_we0_local = 1'b1;
    end else begin
        out_img_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_3_ce0_local = 1'b1;
    end else begin
        out_img_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_3_we0_local = 1'b1;
    end else begin
        out_img_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_4_ce0_local = 1'b1;
    end else begin
        out_img_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_4_we0_local = 1'b1;
    end else begin
        out_img_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_5_ce0_local = 1'b1;
    end else begin
        out_img_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_5_we0_local = 1'b1;
    end else begin
        out_img_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_6_ce0_local = 1'b1;
    end else begin
        out_img_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_6_we0_local = 1'b1;
    end else begin
        out_img_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_7_ce0_local = 1'b1;
    end else begin
        out_img_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_7_we0_local = 1'b1;
    end else begin
        out_img_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_8_ce0_local = 1'b1;
    end else begin
        out_img_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_8_we0_local = 1'b1;
    end else begin
        out_img_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_9_ce0_local = 1'b1;
    end else begin
        out_img_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_img_9_we0_local = 1'b1;
    end else begin
        out_img_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln221_fu_1156_p2 = (ap_sig_allocacmp_i_11 + 5'd1);

assign add_ln225_fu_1201_p2 = (zext_ln221_1_fu_1198_p1 + mul_ln221);

assign and_ln228_10_fu_1762_p2 = (or_ln228_10_fu_1756_p2 & grp_fu_93616_p_dout0);

assign and_ln228_11_fu_1811_p2 = (or_ln228_11_fu_1805_p2 & grp_fu_93620_p_dout0);

assign and_ln228_12_fu_1860_p2 = (or_ln228_12_fu_1854_p2 & grp_fu_93624_p_dout0);

assign and_ln228_13_fu_1909_p2 = (or_ln228_13_fu_1903_p2 & grp_fu_93628_p_dout0);

assign and_ln228_14_fu_1958_p2 = (or_ln228_14_fu_1952_p2 & grp_fu_93632_p_dout0);

assign and_ln228_15_fu_2007_p2 = (or_ln228_15_fu_2001_p2 & grp_fu_93636_p_dout0);

assign and_ln228_16_fu_2056_p2 = (or_ln228_16_fu_2050_p2 & grp_fu_93640_p_dout0);

assign and_ln228_17_fu_2105_p2 = (or_ln228_17_fu_2099_p2 & grp_fu_93644_p_dout0);

assign and_ln228_18_fu_2154_p2 = (or_ln228_18_fu_2148_p2 & grp_fu_93648_p_dout0);

assign and_ln228_19_fu_2203_p2 = (or_ln228_19_fu_2197_p2 & grp_fu_93652_p_dout0);

assign and_ln228_1_fu_1321_p2 = (or_ln228_1_fu_1315_p2 & grp_fu_93580_p_dout0);

assign and_ln228_20_fu_2252_p2 = (or_ln228_20_fu_2246_p2 & grp_fu_93656_p_dout0);

assign and_ln228_21_fu_2301_p2 = (or_ln228_21_fu_2295_p2 & grp_fu_93660_p_dout0);

assign and_ln228_22_fu_2350_p2 = (or_ln228_22_fu_2344_p2 & grp_fu_93664_p_dout0);

assign and_ln228_23_fu_2399_p2 = (or_ln228_23_fu_2393_p2 & grp_fu_93668_p_dout0);

assign and_ln228_24_fu_2448_p2 = (or_ln228_24_fu_2442_p2 & grp_fu_93672_p_dout0);

assign and_ln228_25_fu_2497_p2 = (or_ln228_25_fu_2491_p2 & grp_fu_93676_p_dout0);

assign and_ln228_26_fu_2546_p2 = (or_ln228_26_fu_2540_p2 & grp_fu_93680_p_dout0);

assign and_ln228_2_fu_1370_p2 = (or_ln228_2_fu_1364_p2 & grp_fu_93584_p_dout0);

assign and_ln228_3_fu_1419_p2 = (or_ln228_3_fu_1413_p2 & grp_fu_93588_p_dout0);

assign and_ln228_4_fu_1468_p2 = (or_ln228_4_fu_1462_p2 & grp_fu_93592_p_dout0);

assign and_ln228_5_fu_1517_p2 = (or_ln228_5_fu_1511_p2 & grp_fu_93596_p_dout0);

assign and_ln228_6_fu_1566_p2 = (or_ln228_6_fu_1560_p2 & grp_fu_93600_p_dout0);

assign and_ln228_7_fu_1615_p2 = (or_ln228_7_fu_1609_p2 & grp_fu_93604_p_dout0);

assign and_ln228_8_fu_1664_p2 = (or_ln228_8_fu_1658_p2 & grp_fu_93608_p_dout0);

assign and_ln228_9_fu_1713_p2 = (or_ln228_9_fu_1707_p2 & grp_fu_93612_p_dout0);

assign and_ln228_fu_1272_p2 = (or_ln228_fu_1266_p2 & grp_fu_93576_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln228_10_fu_1727_p1 = out_71_reg_2952_pp0_iter5_reg;

assign bitcast_ln228_11_fu_1776_p1 = out_72_reg_2959_pp0_iter5_reg;

assign bitcast_ln228_12_fu_1825_p1 = out_73_reg_2966_pp0_iter5_reg;

assign bitcast_ln228_13_fu_1874_p1 = out_74_reg_2973_pp0_iter5_reg;

assign bitcast_ln228_14_fu_1923_p1 = out_75_reg_2980_pp0_iter5_reg;

assign bitcast_ln228_15_fu_1972_p1 = out_76_reg_2987_pp0_iter5_reg;

assign bitcast_ln228_16_fu_2021_p1 = out_77_reg_2994_pp0_iter5_reg;

assign bitcast_ln228_17_fu_2070_p1 = out_78_reg_3001_pp0_iter5_reg;

assign bitcast_ln228_18_fu_2119_p1 = out_79_reg_3008_pp0_iter5_reg;

assign bitcast_ln228_19_fu_2168_p1 = out_80_reg_3015_pp0_iter5_reg;

assign bitcast_ln228_1_fu_1286_p1 = out_62_reg_2889_pp0_iter5_reg;

assign bitcast_ln228_20_fu_2217_p1 = out_81_reg_3022_pp0_iter5_reg;

assign bitcast_ln228_21_fu_2266_p1 = out_82_reg_3029_pp0_iter5_reg;

assign bitcast_ln228_22_fu_2315_p1 = out_83_reg_3036_pp0_iter5_reg;

assign bitcast_ln228_23_fu_2364_p1 = out_84_reg_3043_pp0_iter5_reg;

assign bitcast_ln228_24_fu_2413_p1 = out_85_reg_3050_pp0_iter5_reg;

assign bitcast_ln228_25_fu_2462_p1 = out_86_reg_3057_pp0_iter5_reg;

assign bitcast_ln228_26_fu_2511_p1 = out_87_reg_3064_pp0_iter5_reg;

assign bitcast_ln228_2_fu_1335_p1 = out_63_reg_2896_pp0_iter5_reg;

assign bitcast_ln228_3_fu_1384_p1 = out_64_reg_2903_pp0_iter5_reg;

assign bitcast_ln228_4_fu_1433_p1 = out_65_reg_2910_pp0_iter5_reg;

assign bitcast_ln228_5_fu_1482_p1 = out_66_reg_2917_pp0_iter5_reg;

assign bitcast_ln228_6_fu_1531_p1 = out_67_reg_2924_pp0_iter5_reg;

assign bitcast_ln228_7_fu_1580_p1 = out_68_reg_2931_pp0_iter5_reg;

assign bitcast_ln228_8_fu_1629_p1 = out_69_reg_2938_pp0_iter5_reg;

assign bitcast_ln228_9_fu_1678_p1 = out_70_reg_2945_pp0_iter5_reg;

assign bitcast_ln228_fu_1237_p1 = out_reg_2882_pp0_iter5_reg;

assign conv_out_10_address0 = zext_ln221_fu_1162_p1;

assign conv_out_10_ce0 = conv_out_10_ce0_local;

assign conv_out_11_address0 = zext_ln221_fu_1162_p1;

assign conv_out_11_ce0 = conv_out_11_ce0_local;

assign conv_out_12_address0 = zext_ln221_fu_1162_p1;

assign conv_out_12_ce0 = conv_out_12_ce0_local;

assign conv_out_13_address0 = zext_ln221_fu_1162_p1;

assign conv_out_13_ce0 = conv_out_13_ce0_local;

assign conv_out_14_address0 = zext_ln221_fu_1162_p1;

assign conv_out_14_ce0 = conv_out_14_ce0_local;

assign conv_out_15_address0 = zext_ln221_fu_1162_p1;

assign conv_out_15_ce0 = conv_out_15_ce0_local;

assign conv_out_16_address0 = zext_ln221_fu_1162_p1;

assign conv_out_16_ce0 = conv_out_16_ce0_local;

assign conv_out_17_address0 = zext_ln221_fu_1162_p1;

assign conv_out_17_ce0 = conv_out_17_ce0_local;

assign conv_out_18_address0 = zext_ln221_fu_1162_p1;

assign conv_out_18_ce0 = conv_out_18_ce0_local;

assign conv_out_19_address0 = zext_ln221_fu_1162_p1;

assign conv_out_19_ce0 = conv_out_19_ce0_local;

assign conv_out_1_address0 = zext_ln221_fu_1162_p1;

assign conv_out_1_ce0 = conv_out_1_ce0_local;

assign conv_out_20_address0 = zext_ln221_fu_1162_p1;

assign conv_out_20_ce0 = conv_out_20_ce0_local;

assign conv_out_21_address0 = zext_ln221_fu_1162_p1;

assign conv_out_21_ce0 = conv_out_21_ce0_local;

assign conv_out_22_address0 = zext_ln221_fu_1162_p1;

assign conv_out_22_ce0 = conv_out_22_ce0_local;

assign conv_out_23_address0 = zext_ln221_fu_1162_p1;

assign conv_out_23_ce0 = conv_out_23_ce0_local;

assign conv_out_24_address0 = zext_ln221_fu_1162_p1;

assign conv_out_24_ce0 = conv_out_24_ce0_local;

assign conv_out_25_address0 = zext_ln221_fu_1162_p1;

assign conv_out_25_ce0 = conv_out_25_ce0_local;

assign conv_out_26_address0 = zext_ln221_fu_1162_p1;

assign conv_out_26_ce0 = conv_out_26_ce0_local;

assign conv_out_2_address0 = zext_ln221_fu_1162_p1;

assign conv_out_2_ce0 = conv_out_2_ce0_local;

assign conv_out_3_address0 = zext_ln221_fu_1162_p1;

assign conv_out_3_ce0 = conv_out_3_ce0_local;

assign conv_out_4_address0 = zext_ln221_fu_1162_p1;

assign conv_out_4_ce0 = conv_out_4_ce0_local;

assign conv_out_5_address0 = zext_ln221_fu_1162_p1;

assign conv_out_5_ce0 = conv_out_5_ce0_local;

assign conv_out_6_address0 = zext_ln221_fu_1162_p1;

assign conv_out_6_ce0 = conv_out_6_ce0_local;

assign conv_out_7_address0 = zext_ln221_fu_1162_p1;

assign conv_out_7_ce0 = conv_out_7_ce0_local;

assign conv_out_8_address0 = zext_ln221_fu_1162_p1;

assign conv_out_8_ce0 = conv_out_8_ce0_local;

assign conv_out_9_address0 = zext_ln221_fu_1162_p1;

assign conv_out_9_ce0 = conv_out_9_ce0_local;

assign conv_out_address0 = zext_ln221_fu_1162_p1;

assign conv_out_ce0 = conv_out_ce0_local;

assign grp_fu_93532_p_ce = 1'b1;

assign grp_fu_93532_p_din0 = conv_out_26_q0;

assign grp_fu_93532_p_din1 = bias_conv2_load_1;

assign grp_fu_93532_p_opcode = 2'd0;

assign grp_fu_93536_p_ce = 1'b1;

assign grp_fu_93536_p_din0 = conv_out_q0;

assign grp_fu_93536_p_din1 = bias_conv2_load_1;

assign grp_fu_93536_p_opcode = 2'd0;

assign grp_fu_93540_p_ce = 1'b1;

assign grp_fu_93540_p_din0 = conv_out_1_q0;

assign grp_fu_93540_p_din1 = bias_conv2_load_1;

assign grp_fu_93540_p_opcode = 2'd0;

assign grp_fu_93544_p_ce = 1'b1;

assign grp_fu_93544_p_din0 = conv_out_2_q0;

assign grp_fu_93544_p_din1 = bias_conv2_load_1;

assign grp_fu_93544_p_opcode = 2'd0;

assign grp_fu_93548_p_ce = 1'b1;

assign grp_fu_93548_p_din0 = conv_out_3_q0;

assign grp_fu_93548_p_din1 = bias_conv2_load_1;

assign grp_fu_93548_p_opcode = 2'd0;

assign grp_fu_93552_p_ce = 1'b1;

assign grp_fu_93552_p_din0 = conv_out_4_q0;

assign grp_fu_93552_p_din1 = bias_conv2_load_1;

assign grp_fu_93552_p_opcode = 2'd0;

assign grp_fu_93576_p_ce = 1'b1;

assign grp_fu_93576_p_din0 = out_reg_2882;

assign grp_fu_93576_p_din1 = 32'd0;

assign grp_fu_93576_p_opcode = 5'd2;

assign grp_fu_93580_p_ce = 1'b1;

assign grp_fu_93580_p_din0 = out_62_reg_2889;

assign grp_fu_93580_p_din1 = 32'd0;

assign grp_fu_93580_p_opcode = 5'd2;

assign grp_fu_93584_p_ce = 1'b1;

assign grp_fu_93584_p_din0 = out_63_reg_2896;

assign grp_fu_93584_p_din1 = 32'd0;

assign grp_fu_93584_p_opcode = 5'd2;

assign grp_fu_93588_p_ce = 1'b1;

assign grp_fu_93588_p_din0 = out_64_reg_2903;

assign grp_fu_93588_p_din1 = 32'd0;

assign grp_fu_93588_p_opcode = 5'd2;

assign grp_fu_93592_p_ce = 1'b1;

assign grp_fu_93592_p_din0 = out_65_reg_2910;

assign grp_fu_93592_p_din1 = 32'd0;

assign grp_fu_93592_p_opcode = 5'd2;

assign grp_fu_93596_p_ce = 1'b1;

assign grp_fu_93596_p_din0 = out_66_reg_2917;

assign grp_fu_93596_p_din1 = 32'd0;

assign grp_fu_93596_p_opcode = 5'd2;

assign grp_fu_93600_p_ce = 1'b1;

assign grp_fu_93600_p_din0 = out_67_reg_2924;

assign grp_fu_93600_p_din1 = 32'd0;

assign grp_fu_93600_p_opcode = 5'd2;

assign grp_fu_93604_p_ce = 1'b1;

assign grp_fu_93604_p_din0 = out_68_reg_2931;

assign grp_fu_93604_p_din1 = 32'd0;

assign grp_fu_93604_p_opcode = 5'd2;

assign grp_fu_93608_p_ce = 1'b1;

assign grp_fu_93608_p_din0 = out_69_reg_2938;

assign grp_fu_93608_p_din1 = 32'd0;

assign grp_fu_93608_p_opcode = 5'd2;

assign grp_fu_93612_p_ce = 1'b1;

assign grp_fu_93612_p_din0 = out_70_reg_2945;

assign grp_fu_93612_p_din1 = 32'd0;

assign grp_fu_93612_p_opcode = 5'd2;

assign grp_fu_93616_p_ce = 1'b1;

assign grp_fu_93616_p_din0 = out_71_reg_2952;

assign grp_fu_93616_p_din1 = 32'd0;

assign grp_fu_93616_p_opcode = 5'd2;

assign grp_fu_93620_p_ce = 1'b1;

assign grp_fu_93620_p_din0 = out_72_reg_2959;

assign grp_fu_93620_p_din1 = 32'd0;

assign grp_fu_93620_p_opcode = 5'd2;

assign grp_fu_93624_p_ce = 1'b1;

assign grp_fu_93624_p_din0 = out_73_reg_2966;

assign grp_fu_93624_p_din1 = 32'd0;

assign grp_fu_93624_p_opcode = 5'd2;

assign grp_fu_93628_p_ce = 1'b1;

assign grp_fu_93628_p_din0 = out_74_reg_2973;

assign grp_fu_93628_p_din1 = 32'd0;

assign grp_fu_93628_p_opcode = 5'd2;

assign grp_fu_93632_p_ce = 1'b1;

assign grp_fu_93632_p_din0 = out_75_reg_2980;

assign grp_fu_93632_p_din1 = 32'd0;

assign grp_fu_93632_p_opcode = 5'd2;

assign grp_fu_93636_p_ce = 1'b1;

assign grp_fu_93636_p_din0 = out_76_reg_2987;

assign grp_fu_93636_p_din1 = 32'd0;

assign grp_fu_93636_p_opcode = 5'd2;

assign grp_fu_93640_p_ce = 1'b1;

assign grp_fu_93640_p_din0 = out_77_reg_2994;

assign grp_fu_93640_p_din1 = 32'd0;

assign grp_fu_93640_p_opcode = 5'd2;

assign grp_fu_93644_p_ce = 1'b1;

assign grp_fu_93644_p_din0 = out_78_reg_3001;

assign grp_fu_93644_p_din1 = 32'd0;

assign grp_fu_93644_p_opcode = 5'd2;

assign grp_fu_93648_p_ce = 1'b1;

assign grp_fu_93648_p_din0 = out_79_reg_3008;

assign grp_fu_93648_p_din1 = 32'd0;

assign grp_fu_93648_p_opcode = 5'd2;

assign grp_fu_93652_p_ce = 1'b1;

assign grp_fu_93652_p_din0 = out_80_reg_3015;

assign grp_fu_93652_p_din1 = 32'd0;

assign grp_fu_93652_p_opcode = 5'd2;

assign grp_fu_93656_p_ce = 1'b1;

assign grp_fu_93656_p_din0 = out_81_reg_3022;

assign grp_fu_93656_p_din1 = 32'd0;

assign grp_fu_93656_p_opcode = 5'd2;

assign grp_fu_93660_p_ce = 1'b1;

assign grp_fu_93660_p_din0 = out_82_reg_3029;

assign grp_fu_93660_p_din1 = 32'd0;

assign grp_fu_93660_p_opcode = 5'd2;

assign grp_fu_93664_p_ce = 1'b1;

assign grp_fu_93664_p_din0 = out_83_reg_3036;

assign grp_fu_93664_p_din1 = 32'd0;

assign grp_fu_93664_p_opcode = 5'd2;

assign grp_fu_93668_p_ce = 1'b1;

assign grp_fu_93668_p_din0 = out_84_reg_3043;

assign grp_fu_93668_p_din1 = 32'd0;

assign grp_fu_93668_p_opcode = 5'd2;

assign grp_fu_93672_p_ce = 1'b1;

assign grp_fu_93672_p_din0 = out_85_reg_3050;

assign grp_fu_93672_p_din1 = 32'd0;

assign grp_fu_93672_p_opcode = 5'd2;

assign grp_fu_93676_p_ce = 1'b1;

assign grp_fu_93676_p_din0 = out_86_reg_3057;

assign grp_fu_93676_p_din1 = 32'd0;

assign grp_fu_93676_p_opcode = 5'd2;

assign grp_fu_93680_p_ce = 1'b1;

assign grp_fu_93680_p_din0 = out_87_reg_3064;

assign grp_fu_93680_p_din1 = 32'd0;

assign grp_fu_93680_p_opcode = 5'd2;

assign grp_fu_93684_p_ce = 1'b1;

assign grp_fu_93684_p_din0 = conv_out_5_q0;

assign grp_fu_93684_p_din1 = bias_conv2_load_1;

assign grp_fu_93684_p_opcode = 2'd0;

assign grp_fu_93688_p_ce = 1'b1;

assign grp_fu_93688_p_din0 = conv_out_6_q0;

assign grp_fu_93688_p_din1 = bias_conv2_load_1;

assign grp_fu_93688_p_opcode = 2'd0;

assign grp_fu_93692_p_ce = 1'b1;

assign grp_fu_93692_p_din0 = conv_out_7_q0;

assign grp_fu_93692_p_din1 = bias_conv2_load_1;

assign grp_fu_93692_p_opcode = 2'd0;

assign grp_fu_93696_p_ce = 1'b1;

assign grp_fu_93696_p_din0 = conv_out_8_q0;

assign grp_fu_93696_p_din1 = bias_conv2_load_1;

assign grp_fu_93696_p_opcode = 2'd0;

assign grp_fu_93700_p_ce = 1'b1;

assign grp_fu_93700_p_din0 = conv_out_9_q0;

assign grp_fu_93700_p_din1 = bias_conv2_load_1;

assign grp_fu_93700_p_opcode = 2'd0;

assign grp_fu_93704_p_ce = 1'b1;

assign grp_fu_93704_p_din0 = conv_out_10_q0;

assign grp_fu_93704_p_din1 = bias_conv2_load_1;

assign grp_fu_93704_p_opcode = 2'd0;

assign grp_fu_93708_p_ce = 1'b1;

assign grp_fu_93708_p_din0 = conv_out_11_q0;

assign grp_fu_93708_p_din1 = bias_conv2_load_1;

assign grp_fu_93708_p_opcode = 2'd0;

assign grp_fu_93712_p_ce = 1'b1;

assign grp_fu_93712_p_din0 = conv_out_12_q0;

assign grp_fu_93712_p_din1 = bias_conv2_load_1;

assign grp_fu_93712_p_opcode = 2'd0;

assign grp_fu_93716_p_ce = 1'b1;

assign grp_fu_93716_p_din0 = conv_out_13_q0;

assign grp_fu_93716_p_din1 = bias_conv2_load_1;

assign grp_fu_93716_p_opcode = 2'd0;

assign grp_fu_93720_p_ce = 1'b1;

assign grp_fu_93720_p_din0 = conv_out_14_q0;

assign grp_fu_93720_p_din1 = bias_conv2_load_1;

assign grp_fu_93720_p_opcode = 2'd0;

assign grp_fu_93724_p_ce = 1'b1;

assign grp_fu_93724_p_din0 = conv_out_15_q0;

assign grp_fu_93724_p_din1 = bias_conv2_load_1;

assign grp_fu_93724_p_opcode = 2'd0;

assign grp_fu_93728_p_ce = 1'b1;

assign grp_fu_93728_p_din0 = conv_out_16_q0;

assign grp_fu_93728_p_din1 = bias_conv2_load_1;

assign grp_fu_93728_p_opcode = 2'd0;

assign grp_fu_93732_p_ce = 1'b1;

assign grp_fu_93732_p_din0 = conv_out_17_q0;

assign grp_fu_93732_p_din1 = bias_conv2_load_1;

assign grp_fu_93732_p_opcode = 2'd0;

assign grp_fu_93736_p_ce = 1'b1;

assign grp_fu_93736_p_din0 = conv_out_18_q0;

assign grp_fu_93736_p_din1 = bias_conv2_load_1;

assign grp_fu_93736_p_opcode = 2'd0;

assign grp_fu_93740_p_ce = 1'b1;

assign grp_fu_93740_p_din0 = conv_out_19_q0;

assign grp_fu_93740_p_din1 = bias_conv2_load_1;

assign grp_fu_93740_p_opcode = 2'd0;

assign grp_fu_93744_p_ce = 1'b1;

assign grp_fu_93744_p_din0 = conv_out_20_q0;

assign grp_fu_93744_p_din1 = bias_conv2_load_1;

assign grp_fu_93744_p_opcode = 2'd0;

assign grp_fu_93748_p_ce = 1'b1;

assign grp_fu_93748_p_din0 = conv_out_21_q0;

assign grp_fu_93748_p_din1 = bias_conv2_load_1;

assign grp_fu_93748_p_opcode = 2'd0;

assign grp_fu_93752_p_ce = 1'b1;

assign grp_fu_93752_p_din0 = conv_out_22_q0;

assign grp_fu_93752_p_din1 = bias_conv2_load_1;

assign grp_fu_93752_p_opcode = 2'd0;

assign grp_fu_93756_p_ce = 1'b1;

assign grp_fu_93756_p_din0 = conv_out_23_q0;

assign grp_fu_93756_p_din1 = bias_conv2_load_1;

assign grp_fu_93756_p_opcode = 2'd0;

assign grp_fu_93760_p_ce = 1'b1;

assign grp_fu_93760_p_din0 = conv_out_24_q0;

assign grp_fu_93760_p_din1 = bias_conv2_load_1;

assign grp_fu_93760_p_opcode = 2'd0;

assign grp_fu_93764_p_ce = 1'b1;

assign grp_fu_93764_p_din0 = conv_out_25_q0;

assign grp_fu_93764_p_din1 = bias_conv2_load_1;

assign grp_fu_93764_p_opcode = 2'd0;

assign icmp_ln221_fu_1150_p2 = ((ap_sig_allocacmp_i_11 == 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln228_10_fu_1499_p2 = ((tmp_203_fu_1485_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_11_fu_1505_p2 = ((trunc_ln228_5_fu_1495_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_12_fu_1548_p2 = ((tmp_205_fu_1534_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_13_fu_1554_p2 = ((trunc_ln228_6_fu_1544_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_14_fu_1597_p2 = ((tmp_207_fu_1583_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_15_fu_1603_p2 = ((trunc_ln228_7_fu_1593_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_16_fu_1646_p2 = ((tmp_209_fu_1632_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_17_fu_1652_p2 = ((trunc_ln228_8_fu_1642_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_18_fu_1695_p2 = ((tmp_211_fu_1681_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_19_fu_1701_p2 = ((trunc_ln228_9_fu_1691_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_1_fu_1260_p2 = ((trunc_ln228_fu_1250_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_20_fu_1744_p2 = ((tmp_213_fu_1730_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_21_fu_1750_p2 = ((trunc_ln228_10_fu_1740_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_22_fu_1793_p2 = ((tmp_215_fu_1779_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_23_fu_1799_p2 = ((trunc_ln228_11_fu_1789_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_24_fu_1842_p2 = ((tmp_217_fu_1828_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_25_fu_1848_p2 = ((trunc_ln228_12_fu_1838_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_26_fu_1891_p2 = ((tmp_219_fu_1877_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_27_fu_1897_p2 = ((trunc_ln228_13_fu_1887_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_28_fu_1940_p2 = ((tmp_221_fu_1926_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_29_fu_1946_p2 = ((trunc_ln228_14_fu_1936_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_2_fu_1303_p2 = ((tmp_195_fu_1289_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_30_fu_1989_p2 = ((tmp_223_fu_1975_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_31_fu_1995_p2 = ((trunc_ln228_15_fu_1985_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_32_fu_2038_p2 = ((tmp_225_fu_2024_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_33_fu_2044_p2 = ((trunc_ln228_16_fu_2034_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_34_fu_2087_p2 = ((tmp_227_fu_2073_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_35_fu_2093_p2 = ((trunc_ln228_17_fu_2083_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_36_fu_2136_p2 = ((tmp_229_fu_2122_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_37_fu_2142_p2 = ((trunc_ln228_18_fu_2132_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_38_fu_2185_p2 = ((tmp_231_fu_2171_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_39_fu_2191_p2 = ((trunc_ln228_19_fu_2181_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_3_fu_1309_p2 = ((trunc_ln228_1_fu_1299_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_40_fu_2234_p2 = ((tmp_233_fu_2220_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_41_fu_2240_p2 = ((trunc_ln228_20_fu_2230_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_42_fu_2283_p2 = ((tmp_235_fu_2269_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_43_fu_2289_p2 = ((trunc_ln228_21_fu_2279_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_44_fu_2332_p2 = ((tmp_237_fu_2318_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_45_fu_2338_p2 = ((trunc_ln228_22_fu_2328_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_46_fu_2381_p2 = ((tmp_239_fu_2367_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_47_fu_2387_p2 = ((trunc_ln228_23_fu_2377_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_48_fu_2430_p2 = ((tmp_241_fu_2416_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_49_fu_2436_p2 = ((trunc_ln228_24_fu_2426_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_4_fu_1352_p2 = ((tmp_197_fu_1338_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_50_fu_2479_p2 = ((tmp_243_fu_2465_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_51_fu_2485_p2 = ((trunc_ln228_25_fu_2475_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_52_fu_2528_p2 = ((tmp_245_fu_2514_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_53_fu_2534_p2 = ((trunc_ln228_26_fu_2524_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_5_fu_1358_p2 = ((trunc_ln228_2_fu_1348_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_6_fu_1401_p2 = ((tmp_199_fu_1387_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_7_fu_1407_p2 = ((trunc_ln228_3_fu_1397_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_8_fu_1450_p2 = ((tmp_201_fu_1436_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln228_9_fu_1456_p2 = ((trunc_ln228_4_fu_1446_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_fu_1254_p2 = ((tmp_s_fu_1240_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln228_10_fu_1756_p2 = (icmp_ln228_21_fu_1750_p2 | icmp_ln228_20_fu_1744_p2);

assign or_ln228_11_fu_1805_p2 = (icmp_ln228_23_fu_1799_p2 | icmp_ln228_22_fu_1793_p2);

assign or_ln228_12_fu_1854_p2 = (icmp_ln228_25_fu_1848_p2 | icmp_ln228_24_fu_1842_p2);

assign or_ln228_13_fu_1903_p2 = (icmp_ln228_27_fu_1897_p2 | icmp_ln228_26_fu_1891_p2);

assign or_ln228_14_fu_1952_p2 = (icmp_ln228_29_fu_1946_p2 | icmp_ln228_28_fu_1940_p2);

assign or_ln228_15_fu_2001_p2 = (icmp_ln228_31_fu_1995_p2 | icmp_ln228_30_fu_1989_p2);

assign or_ln228_16_fu_2050_p2 = (icmp_ln228_33_fu_2044_p2 | icmp_ln228_32_fu_2038_p2);

assign or_ln228_17_fu_2099_p2 = (icmp_ln228_35_fu_2093_p2 | icmp_ln228_34_fu_2087_p2);

assign or_ln228_18_fu_2148_p2 = (icmp_ln228_37_fu_2142_p2 | icmp_ln228_36_fu_2136_p2);

assign or_ln228_19_fu_2197_p2 = (icmp_ln228_39_fu_2191_p2 | icmp_ln228_38_fu_2185_p2);

assign or_ln228_1_fu_1315_p2 = (icmp_ln228_3_fu_1309_p2 | icmp_ln228_2_fu_1303_p2);

assign or_ln228_20_fu_2246_p2 = (icmp_ln228_41_fu_2240_p2 | icmp_ln228_40_fu_2234_p2);

assign or_ln228_21_fu_2295_p2 = (icmp_ln228_43_fu_2289_p2 | icmp_ln228_42_fu_2283_p2);

assign or_ln228_22_fu_2344_p2 = (icmp_ln228_45_fu_2338_p2 | icmp_ln228_44_fu_2332_p2);

assign or_ln228_23_fu_2393_p2 = (icmp_ln228_47_fu_2387_p2 | icmp_ln228_46_fu_2381_p2);

assign or_ln228_24_fu_2442_p2 = (icmp_ln228_49_fu_2436_p2 | icmp_ln228_48_fu_2430_p2);

assign or_ln228_25_fu_2491_p2 = (icmp_ln228_51_fu_2485_p2 | icmp_ln228_50_fu_2479_p2);

assign or_ln228_26_fu_2540_p2 = (icmp_ln228_53_fu_2534_p2 | icmp_ln228_52_fu_2528_p2);

assign or_ln228_2_fu_1364_p2 = (icmp_ln228_5_fu_1358_p2 | icmp_ln228_4_fu_1352_p2);

assign or_ln228_3_fu_1413_p2 = (icmp_ln228_7_fu_1407_p2 | icmp_ln228_6_fu_1401_p2);

assign or_ln228_4_fu_1462_p2 = (icmp_ln228_9_fu_1456_p2 | icmp_ln228_8_fu_1450_p2);

assign or_ln228_5_fu_1511_p2 = (icmp_ln228_11_fu_1505_p2 | icmp_ln228_10_fu_1499_p2);

assign or_ln228_6_fu_1560_p2 = (icmp_ln228_13_fu_1554_p2 | icmp_ln228_12_fu_1548_p2);

assign or_ln228_7_fu_1609_p2 = (icmp_ln228_15_fu_1603_p2 | icmp_ln228_14_fu_1597_p2);

assign or_ln228_8_fu_1658_p2 = (icmp_ln228_17_fu_1652_p2 | icmp_ln228_16_fu_1646_p2);

assign or_ln228_9_fu_1707_p2 = (icmp_ln228_19_fu_1701_p2 | icmp_ln228_18_fu_1695_p2);

assign or_ln228_fu_1266_p2 = (icmp_ln228_fu_1254_p2 | icmp_ln228_1_fu_1260_p2);

assign out_img_0_address0 = zext_ln225_fu_1206_p1;

assign out_img_0_ce0 = out_img_0_ce0_local;

assign out_img_0_d0 = select_ln228_fu_1278_p3;

assign out_img_0_we0 = out_img_0_we0_local;

assign out_img_10_address0 = zext_ln225_fu_1206_p1;

assign out_img_10_ce0 = out_img_10_ce0_local;

assign out_img_10_d0 = select_ln228_10_fu_1768_p3;

assign out_img_10_we0 = out_img_10_we0_local;

assign out_img_11_address0 = zext_ln225_fu_1206_p1;

assign out_img_11_ce0 = out_img_11_ce0_local;

assign out_img_11_d0 = select_ln228_11_fu_1817_p3;

assign out_img_11_we0 = out_img_11_we0_local;

assign out_img_12_address0 = zext_ln225_fu_1206_p1;

assign out_img_12_ce0 = out_img_12_ce0_local;

assign out_img_12_d0 = select_ln228_12_fu_1866_p3;

assign out_img_12_we0 = out_img_12_we0_local;

assign out_img_13_address0 = zext_ln225_fu_1206_p1;

assign out_img_13_ce0 = out_img_13_ce0_local;

assign out_img_13_d0 = select_ln228_13_fu_1915_p3;

assign out_img_13_we0 = out_img_13_we0_local;

assign out_img_14_address0 = zext_ln225_fu_1206_p1;

assign out_img_14_ce0 = out_img_14_ce0_local;

assign out_img_14_d0 = select_ln228_14_fu_1964_p3;

assign out_img_14_we0 = out_img_14_we0_local;

assign out_img_15_address0 = zext_ln225_fu_1206_p1;

assign out_img_15_ce0 = out_img_15_ce0_local;

assign out_img_15_d0 = select_ln228_15_fu_2013_p3;

assign out_img_15_we0 = out_img_15_we0_local;

assign out_img_16_address0 = zext_ln225_fu_1206_p1;

assign out_img_16_ce0 = out_img_16_ce0_local;

assign out_img_16_d0 = select_ln228_16_fu_2062_p3;

assign out_img_16_we0 = out_img_16_we0_local;

assign out_img_17_address0 = zext_ln225_fu_1206_p1;

assign out_img_17_ce0 = out_img_17_ce0_local;

assign out_img_17_d0 = select_ln228_17_fu_2111_p3;

assign out_img_17_we0 = out_img_17_we0_local;

assign out_img_18_address0 = zext_ln225_fu_1206_p1;

assign out_img_18_ce0 = out_img_18_ce0_local;

assign out_img_18_d0 = select_ln228_18_fu_2160_p3;

assign out_img_18_we0 = out_img_18_we0_local;

assign out_img_19_address0 = zext_ln225_fu_1206_p1;

assign out_img_19_ce0 = out_img_19_ce0_local;

assign out_img_19_d0 = select_ln228_19_fu_2209_p3;

assign out_img_19_we0 = out_img_19_we0_local;

assign out_img_1_address0 = zext_ln225_fu_1206_p1;

assign out_img_1_ce0 = out_img_1_ce0_local;

assign out_img_1_d0 = select_ln228_1_fu_1327_p3;

assign out_img_1_we0 = out_img_1_we0_local;

assign out_img_20_address0 = zext_ln225_fu_1206_p1;

assign out_img_20_ce0 = out_img_20_ce0_local;

assign out_img_20_d0 = select_ln228_20_fu_2258_p3;

assign out_img_20_we0 = out_img_20_we0_local;

assign out_img_21_address0 = zext_ln225_fu_1206_p1;

assign out_img_21_ce0 = out_img_21_ce0_local;

assign out_img_21_d0 = select_ln228_21_fu_2307_p3;

assign out_img_21_we0 = out_img_21_we0_local;

assign out_img_22_address0 = zext_ln225_fu_1206_p1;

assign out_img_22_ce0 = out_img_22_ce0_local;

assign out_img_22_d0 = select_ln228_22_fu_2356_p3;

assign out_img_22_we0 = out_img_22_we0_local;

assign out_img_23_address0 = zext_ln225_fu_1206_p1;

assign out_img_23_ce0 = out_img_23_ce0_local;

assign out_img_23_d0 = select_ln228_23_fu_2405_p3;

assign out_img_23_we0 = out_img_23_we0_local;

assign out_img_24_address0 = zext_ln225_fu_1206_p1;

assign out_img_24_ce0 = out_img_24_ce0_local;

assign out_img_24_d0 = select_ln228_24_fu_2454_p3;

assign out_img_24_we0 = out_img_24_we0_local;

assign out_img_25_address0 = zext_ln225_fu_1206_p1;

assign out_img_25_ce0 = out_img_25_ce0_local;

assign out_img_25_d0 = select_ln228_25_fu_2503_p3;

assign out_img_25_we0 = out_img_25_we0_local;

assign out_img_26_address0 = zext_ln225_fu_1206_p1;

assign out_img_26_ce0 = out_img_26_ce0_local;

assign out_img_26_d0 = select_ln228_26_fu_2552_p3;

assign out_img_26_we0 = out_img_26_we0_local;

assign out_img_2_address0 = zext_ln225_fu_1206_p1;

assign out_img_2_ce0 = out_img_2_ce0_local;

assign out_img_2_d0 = select_ln228_2_fu_1376_p3;

assign out_img_2_we0 = out_img_2_we0_local;

assign out_img_3_address0 = zext_ln225_fu_1206_p1;

assign out_img_3_ce0 = out_img_3_ce0_local;

assign out_img_3_d0 = select_ln228_3_fu_1425_p3;

assign out_img_3_we0 = out_img_3_we0_local;

assign out_img_4_address0 = zext_ln225_fu_1206_p1;

assign out_img_4_ce0 = out_img_4_ce0_local;

assign out_img_4_d0 = select_ln228_4_fu_1474_p3;

assign out_img_4_we0 = out_img_4_we0_local;

assign out_img_5_address0 = zext_ln225_fu_1206_p1;

assign out_img_5_ce0 = out_img_5_ce0_local;

assign out_img_5_d0 = select_ln228_5_fu_1523_p3;

assign out_img_5_we0 = out_img_5_we0_local;

assign out_img_6_address0 = zext_ln225_fu_1206_p1;

assign out_img_6_ce0 = out_img_6_ce0_local;

assign out_img_6_d0 = select_ln228_6_fu_1572_p3;

assign out_img_6_we0 = out_img_6_we0_local;

assign out_img_7_address0 = zext_ln225_fu_1206_p1;

assign out_img_7_ce0 = out_img_7_ce0_local;

assign out_img_7_d0 = select_ln228_7_fu_1621_p3;

assign out_img_7_we0 = out_img_7_we0_local;

assign out_img_8_address0 = zext_ln225_fu_1206_p1;

assign out_img_8_ce0 = out_img_8_ce0_local;

assign out_img_8_d0 = select_ln228_8_fu_1670_p3;

assign out_img_8_we0 = out_img_8_we0_local;

assign out_img_9_address0 = zext_ln225_fu_1206_p1;

assign out_img_9_ce0 = out_img_9_ce0_local;

assign out_img_9_d0 = select_ln228_9_fu_1719_p3;

assign out_img_9_we0 = out_img_9_we0_local;

assign select_ln228_10_fu_1768_p3 = ((and_ln228_10_fu_1762_p2[0:0] == 1'b1) ? out_71_reg_2952_pp0_iter5_reg : 32'd0);

assign select_ln228_11_fu_1817_p3 = ((and_ln228_11_fu_1811_p2[0:0] == 1'b1) ? out_72_reg_2959_pp0_iter5_reg : 32'd0);

assign select_ln228_12_fu_1866_p3 = ((and_ln228_12_fu_1860_p2[0:0] == 1'b1) ? out_73_reg_2966_pp0_iter5_reg : 32'd0);

assign select_ln228_13_fu_1915_p3 = ((and_ln228_13_fu_1909_p2[0:0] == 1'b1) ? out_74_reg_2973_pp0_iter5_reg : 32'd0);

assign select_ln228_14_fu_1964_p3 = ((and_ln228_14_fu_1958_p2[0:0] == 1'b1) ? out_75_reg_2980_pp0_iter5_reg : 32'd0);

assign select_ln228_15_fu_2013_p3 = ((and_ln228_15_fu_2007_p2[0:0] == 1'b1) ? out_76_reg_2987_pp0_iter5_reg : 32'd0);

assign select_ln228_16_fu_2062_p3 = ((and_ln228_16_fu_2056_p2[0:0] == 1'b1) ? out_77_reg_2994_pp0_iter5_reg : 32'd0);

assign select_ln228_17_fu_2111_p3 = ((and_ln228_17_fu_2105_p2[0:0] == 1'b1) ? out_78_reg_3001_pp0_iter5_reg : 32'd0);

assign select_ln228_18_fu_2160_p3 = ((and_ln228_18_fu_2154_p2[0:0] == 1'b1) ? out_79_reg_3008_pp0_iter5_reg : 32'd0);

assign select_ln228_19_fu_2209_p3 = ((and_ln228_19_fu_2203_p2[0:0] == 1'b1) ? out_80_reg_3015_pp0_iter5_reg : 32'd0);

assign select_ln228_1_fu_1327_p3 = ((and_ln228_1_fu_1321_p2[0:0] == 1'b1) ? out_62_reg_2889_pp0_iter5_reg : 32'd0);

assign select_ln228_20_fu_2258_p3 = ((and_ln228_20_fu_2252_p2[0:0] == 1'b1) ? out_81_reg_3022_pp0_iter5_reg : 32'd0);

assign select_ln228_21_fu_2307_p3 = ((and_ln228_21_fu_2301_p2[0:0] == 1'b1) ? out_82_reg_3029_pp0_iter5_reg : 32'd0);

assign select_ln228_22_fu_2356_p3 = ((and_ln228_22_fu_2350_p2[0:0] == 1'b1) ? out_83_reg_3036_pp0_iter5_reg : 32'd0);

assign select_ln228_23_fu_2405_p3 = ((and_ln228_23_fu_2399_p2[0:0] == 1'b1) ? out_84_reg_3043_pp0_iter5_reg : 32'd0);

assign select_ln228_24_fu_2454_p3 = ((and_ln228_24_fu_2448_p2[0:0] == 1'b1) ? out_85_reg_3050_pp0_iter5_reg : 32'd0);

assign select_ln228_25_fu_2503_p3 = ((and_ln228_25_fu_2497_p2[0:0] == 1'b1) ? out_86_reg_3057_pp0_iter5_reg : 32'd0);

assign select_ln228_26_fu_2552_p3 = ((and_ln228_26_fu_2546_p2[0:0] == 1'b1) ? out_87_reg_3064_pp0_iter5_reg : 32'd0);

assign select_ln228_2_fu_1376_p3 = ((and_ln228_2_fu_1370_p2[0:0] == 1'b1) ? out_63_reg_2896_pp0_iter5_reg : 32'd0);

assign select_ln228_3_fu_1425_p3 = ((and_ln228_3_fu_1419_p2[0:0] == 1'b1) ? out_64_reg_2903_pp0_iter5_reg : 32'd0);

assign select_ln228_4_fu_1474_p3 = ((and_ln228_4_fu_1468_p2[0:0] == 1'b1) ? out_65_reg_2910_pp0_iter5_reg : 32'd0);

assign select_ln228_5_fu_1523_p3 = ((and_ln228_5_fu_1517_p2[0:0] == 1'b1) ? out_66_reg_2917_pp0_iter5_reg : 32'd0);

assign select_ln228_6_fu_1572_p3 = ((and_ln228_6_fu_1566_p2[0:0] == 1'b1) ? out_67_reg_2924_pp0_iter5_reg : 32'd0);

assign select_ln228_7_fu_1621_p3 = ((and_ln228_7_fu_1615_p2[0:0] == 1'b1) ? out_68_reg_2931_pp0_iter5_reg : 32'd0);

assign select_ln228_8_fu_1670_p3 = ((and_ln228_8_fu_1664_p2[0:0] == 1'b1) ? out_69_reg_2938_pp0_iter5_reg : 32'd0);

assign select_ln228_9_fu_1719_p3 = ((and_ln228_9_fu_1713_p2[0:0] == 1'b1) ? out_70_reg_2945_pp0_iter5_reg : 32'd0);

assign select_ln228_fu_1278_p3 = ((and_ln228_fu_1272_p2[0:0] == 1'b1) ? out_reg_2882_pp0_iter5_reg : 32'd0);

assign tmp_195_fu_1289_p4 = {{bitcast_ln228_1_fu_1286_p1[30:23]}};

assign tmp_197_fu_1338_p4 = {{bitcast_ln228_2_fu_1335_p1[30:23]}};

assign tmp_199_fu_1387_p4 = {{bitcast_ln228_3_fu_1384_p1[30:23]}};

assign tmp_201_fu_1436_p4 = {{bitcast_ln228_4_fu_1433_p1[30:23]}};

assign tmp_203_fu_1485_p4 = {{bitcast_ln228_5_fu_1482_p1[30:23]}};

assign tmp_205_fu_1534_p4 = {{bitcast_ln228_6_fu_1531_p1[30:23]}};

assign tmp_207_fu_1583_p4 = {{bitcast_ln228_7_fu_1580_p1[30:23]}};

assign tmp_209_fu_1632_p4 = {{bitcast_ln228_8_fu_1629_p1[30:23]}};

assign tmp_211_fu_1681_p4 = {{bitcast_ln228_9_fu_1678_p1[30:23]}};

assign tmp_213_fu_1730_p4 = {{bitcast_ln228_10_fu_1727_p1[30:23]}};

assign tmp_215_fu_1779_p4 = {{bitcast_ln228_11_fu_1776_p1[30:23]}};

assign tmp_217_fu_1828_p4 = {{bitcast_ln228_12_fu_1825_p1[30:23]}};

assign tmp_219_fu_1877_p4 = {{bitcast_ln228_13_fu_1874_p1[30:23]}};

assign tmp_221_fu_1926_p4 = {{bitcast_ln228_14_fu_1923_p1[30:23]}};

assign tmp_223_fu_1975_p4 = {{bitcast_ln228_15_fu_1972_p1[30:23]}};

assign tmp_225_fu_2024_p4 = {{bitcast_ln228_16_fu_2021_p1[30:23]}};

assign tmp_227_fu_2073_p4 = {{bitcast_ln228_17_fu_2070_p1[30:23]}};

assign tmp_229_fu_2122_p4 = {{bitcast_ln228_18_fu_2119_p1[30:23]}};

assign tmp_231_fu_2171_p4 = {{bitcast_ln228_19_fu_2168_p1[30:23]}};

assign tmp_233_fu_2220_p4 = {{bitcast_ln228_20_fu_2217_p1[30:23]}};

assign tmp_235_fu_2269_p4 = {{bitcast_ln228_21_fu_2266_p1[30:23]}};

assign tmp_237_fu_2318_p4 = {{bitcast_ln228_22_fu_2315_p1[30:23]}};

assign tmp_239_fu_2367_p4 = {{bitcast_ln228_23_fu_2364_p1[30:23]}};

assign tmp_241_fu_2416_p4 = {{bitcast_ln228_24_fu_2413_p1[30:23]}};

assign tmp_243_fu_2465_p4 = {{bitcast_ln228_25_fu_2462_p1[30:23]}};

assign tmp_245_fu_2514_p4 = {{bitcast_ln228_26_fu_2511_p1[30:23]}};

assign tmp_s_fu_1240_p4 = {{bitcast_ln228_fu_1237_p1[30:23]}};

assign trunc_ln228_10_fu_1740_p1 = bitcast_ln228_10_fu_1727_p1[22:0];

assign trunc_ln228_11_fu_1789_p1 = bitcast_ln228_11_fu_1776_p1[22:0];

assign trunc_ln228_12_fu_1838_p1 = bitcast_ln228_12_fu_1825_p1[22:0];

assign trunc_ln228_13_fu_1887_p1 = bitcast_ln228_13_fu_1874_p1[22:0];

assign trunc_ln228_14_fu_1936_p1 = bitcast_ln228_14_fu_1923_p1[22:0];

assign trunc_ln228_15_fu_1985_p1 = bitcast_ln228_15_fu_1972_p1[22:0];

assign trunc_ln228_16_fu_2034_p1 = bitcast_ln228_16_fu_2021_p1[22:0];

assign trunc_ln228_17_fu_2083_p1 = bitcast_ln228_17_fu_2070_p1[22:0];

assign trunc_ln228_18_fu_2132_p1 = bitcast_ln228_18_fu_2119_p1[22:0];

assign trunc_ln228_19_fu_2181_p1 = bitcast_ln228_19_fu_2168_p1[22:0];

assign trunc_ln228_1_fu_1299_p1 = bitcast_ln228_1_fu_1286_p1[22:0];

assign trunc_ln228_20_fu_2230_p1 = bitcast_ln228_20_fu_2217_p1[22:0];

assign trunc_ln228_21_fu_2279_p1 = bitcast_ln228_21_fu_2266_p1[22:0];

assign trunc_ln228_22_fu_2328_p1 = bitcast_ln228_22_fu_2315_p1[22:0];

assign trunc_ln228_23_fu_2377_p1 = bitcast_ln228_23_fu_2364_p1[22:0];

assign trunc_ln228_24_fu_2426_p1 = bitcast_ln228_24_fu_2413_p1[22:0];

assign trunc_ln228_25_fu_2475_p1 = bitcast_ln228_25_fu_2462_p1[22:0];

assign trunc_ln228_26_fu_2524_p1 = bitcast_ln228_26_fu_2511_p1[22:0];

assign trunc_ln228_2_fu_1348_p1 = bitcast_ln228_2_fu_1335_p1[22:0];

assign trunc_ln228_3_fu_1397_p1 = bitcast_ln228_3_fu_1384_p1[22:0];

assign trunc_ln228_4_fu_1446_p1 = bitcast_ln228_4_fu_1433_p1[22:0];

assign trunc_ln228_5_fu_1495_p1 = bitcast_ln228_5_fu_1482_p1[22:0];

assign trunc_ln228_6_fu_1544_p1 = bitcast_ln228_6_fu_1531_p1[22:0];

assign trunc_ln228_7_fu_1593_p1 = bitcast_ln228_7_fu_1580_p1[22:0];

assign trunc_ln228_8_fu_1642_p1 = bitcast_ln228_8_fu_1629_p1[22:0];

assign trunc_ln228_9_fu_1691_p1 = bitcast_ln228_9_fu_1678_p1[22:0];

assign trunc_ln228_fu_1250_p1 = bitcast_ln228_fu_1237_p1[22:0];

assign zext_ln221_1_fu_1198_p1 = i_11_reg_2603_pp0_iter5_reg;

assign zext_ln221_fu_1162_p1 = ap_sig_allocacmp_i_11;

assign zext_ln225_fu_1206_p1 = add_ln225_fu_1201_p2;

endmodule //NN_conv2_Pipeline_M2
