#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001158560 .scope module, "bicounter_tb" "bicounter_tb" 2 2;
 .timescale 0 0;
v0000000001147520_0 .var "clock", 0 0;
v0000000001147660_0 .net "count", 7 0, L_00000000011b36b0;  1 drivers
v0000000001147200_0 .var "dir", 0 0;
v00000000011b2210_0 .net "overflow", 0 0, v0000000001147340_0;  1 drivers
v00000000011b1810_0 .var "reset", 0 0;
S_00000000011469e0 .scope module, "U_bicounter" "bicounter" 2 29, 3 2 0, S_0000000001158560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "dir"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 8 "count"
    .port_info 4 /OUTPUT 1 "overflow"
v000000000114e700_0 .net "clock", 0 0, v0000000001147520_0;  1 drivers
v000000000114e7a0_0 .net "count", 7 0, L_00000000011b36b0;  alias, 1 drivers
v000000000114dee0_0 .net "dir", 0 0, v0000000001147200_0;  1 drivers
v00000000011470c0_0 .var "dirx", 6 0;
v0000000001147480_0 .net "ncount", 7 0, L_00000000011b18b0;  1 drivers
v00000000011475c0_0 .var "ndirx", 6 0;
v0000000001147340_0 .var "overflow", 0 0;
v0000000001147020_0 .net "reset", 0 0, v00000000011b1810_0;  1 drivers
v00000000011472a0_0 .var "toggle", 7 0;
E_0000000001155c10/0 .event edge, v000000000114f4c0_0, v00000000011472a0_0, v0000000001147480_0, v000000000114e7a0_0;
E_0000000001155c10/1 .event edge, v00000000011475c0_0, v00000000011470c0_0;
E_0000000001155c10 .event/or E_0000000001155c10/0, E_0000000001155c10/1;
L_00000000011b2cb0 .part v00000000011472a0_0, 0, 1;
L_00000000011b1d10 .part v00000000011472a0_0, 1, 1;
L_00000000011b2d50 .part v00000000011472a0_0, 2, 1;
L_00000000011b2c10 .part v00000000011472a0_0, 3, 1;
L_00000000011b1bd0 .part v00000000011472a0_0, 4, 1;
L_00000000011b3070 .part v00000000011472a0_0, 5, 1;
L_00000000011b32f0 .part v00000000011472a0_0, 6, 1;
L_00000000011b2b70 .part v00000000011472a0_0, 7, 1;
LS_00000000011b36b0_0_0 .concat8 [ 1 1 1 1], v000000000114e160_0, v000000000114f2e0_0, v000000000114f100_0, v000000000114eca0_0;
LS_00000000011b36b0_0_4 .concat8 [ 1 1 1 1], v000000000114ed40_0, v000000000114ede0_0, v000000000114ec00_0, v000000000114dc60_0;
L_00000000011b36b0 .concat8 [ 4 4 0 0], LS_00000000011b36b0_0_0, LS_00000000011b36b0_0_4;
LS_00000000011b18b0_0_0 .concat8 [ 1 1 1 1], v000000000114efc0_0, v000000000114d8a0_0, v000000000114e020_0, v000000000114ef20_0;
LS_00000000011b18b0_0_4 .concat8 [ 1 1 1 1], v000000000114e980_0, v000000000114d760_0, v000000000114d9e0_0, v000000000114db20_0;
L_00000000011b18b0 .concat8 [ 4 4 0 0], LS_00000000011b18b0_0_0, LS_00000000011b18b0_0_4;
S_0000000001132f90 .scope begin, "BICOUNTER" "BICOUNTER" 3 33, 3 33 0, S_00000000011469e0;
 .timescale 0 0;
S_0000000001133110 .scope module, "tff0" "t_flipflop" 3 77, 4 1 0, S_00000000011469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "toggle"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "not_q"
v000000000114d800_0 .net "clock", 0 0, v0000000001147520_0;  alias, 1 drivers
v000000000114e160_0 .var "not_q", 0 0;
v000000000114efc0_0 .var "q", 0 0;
v000000000114f4c0_0 .net "reset", 0 0, v00000000011b1810_0;  alias, 1 drivers
v000000000114e840_0 .net "toggle", 0 0, L_00000000011b2cb0;  1 drivers
E_00000000011552d0 .event posedge, v000000000114d800_0;
S_00000000012c66f0 .scope module, "tff1" "t_flipflop" 3 85, 4 1 0, S_00000000011469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "toggle"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "not_q"
v000000000114f240_0 .net "clock", 0 0, v0000000001147520_0;  alias, 1 drivers
v000000000114d8a0_0 .var "not_q", 0 0;
v000000000114f2e0_0 .var "q", 0 0;
v000000000114e200_0 .net "reset", 0 0, v00000000011b1810_0;  alias, 1 drivers
v000000000114e2a0_0 .net "toggle", 0 0, L_00000000011b1d10;  1 drivers
S_00000000012c6870 .scope module, "tff2" "t_flipflop" 3 93, 4 1 0, S_00000000011469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "toggle"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "not_q"
v000000000114f420_0 .net "clock", 0 0, v0000000001147520_0;  alias, 1 drivers
v000000000114e020_0 .var "not_q", 0 0;
v000000000114f100_0 .var "q", 0 0;
v000000000114e3e0_0 .net "reset", 0 0, v00000000011b1810_0;  alias, 1 drivers
v000000000114d940_0 .net "toggle", 0 0, L_00000000011b2d50;  1 drivers
S_00000000011a9030 .scope module, "tff3" "t_flipflop" 3 101, 4 1 0, S_00000000011469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "toggle"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "not_q"
v000000000114dbc0_0 .net "clock", 0 0, v0000000001147520_0;  alias, 1 drivers
v000000000114ef20_0 .var "not_q", 0 0;
v000000000114eca0_0 .var "q", 0 0;
v000000000114f560_0 .net "reset", 0 0, v00000000011b1810_0;  alias, 1 drivers
v000000000114e480_0 .net "toggle", 0 0, L_00000000011b2c10;  1 drivers
S_00000000011a91b0 .scope module, "tff4" "t_flipflop" 3 109, 4 1 0, S_00000000011469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "toggle"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "not_q"
v000000000114e8e0_0 .net "clock", 0 0, v0000000001147520_0;  alias, 1 drivers
v000000000114e980_0 .var "not_q", 0 0;
v000000000114ed40_0 .var "q", 0 0;
v000000000114e520_0 .net "reset", 0 0, v00000000011b1810_0;  alias, 1 drivers
v000000000114df80_0 .net "toggle", 0 0, L_00000000011b1bd0;  1 drivers
S_00000000011a9330 .scope module, "tff5" "t_flipflop" 3 117, 4 1 0, S_00000000011469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "toggle"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "not_q"
v000000000114d6c0_0 .net "clock", 0 0, v0000000001147520_0;  alias, 1 drivers
v000000000114d760_0 .var "not_q", 0 0;
v000000000114ede0_0 .var "q", 0 0;
v000000000114ee80_0 .net "reset", 0 0, v00000000011b1810_0;  alias, 1 drivers
v000000000114ea20_0 .net "toggle", 0 0, L_00000000011b3070;  1 drivers
S_00000000011a94b0 .scope module, "tff6" "t_flipflop" 3 125, 4 1 0, S_00000000011469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "toggle"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "not_q"
v000000000114e660_0 .net "clock", 0 0, v0000000001147520_0;  alias, 1 drivers
v000000000114d9e0_0 .var "not_q", 0 0;
v000000000114ec00_0 .var "q", 0 0;
v000000000114da80_0 .net "reset", 0 0, v00000000011b1810_0;  alias, 1 drivers
v000000000114eb60_0 .net "toggle", 0 0, L_00000000011b32f0;  1 drivers
S_00000000011a9630 .scope module, "tff7" "t_flipflop" 3 133, 4 1 0, S_00000000011469e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "toggle"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "not_q"
v000000000114de40_0 .net "clock", 0 0, v0000000001147520_0;  alias, 1 drivers
v000000000114db20_0 .var "not_q", 0 0;
v000000000114dc60_0 .var "q", 0 0;
v000000000114dd00_0 .net "reset", 0 0, v00000000011b1810_0;  alias, 1 drivers
v000000000114dda0_0 .net "toggle", 0 0, L_00000000011b2b70;  1 drivers
    .scope S_0000000001133110;
T_0 ;
    %wait E_00000000011552d0;
    %load/vec4 v000000000114f4c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114efc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114e160_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000114f4c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000000000114e840_0;
    %inv;
    %load/vec4 v000000000114efc0_0;
    %inv;
    %and;
    %load/vec4 v000000000114e840_0;
    %load/vec4 v000000000114efc0_0;
    %and;
    %or;
    %store/vec4 v000000000114e160_0, 0, 1;
    %load/vec4 v000000000114e840_0;
    %load/vec4 v000000000114efc0_0;
    %inv;
    %and;
    %load/vec4 v000000000114efc0_0;
    %load/vec4 v000000000114e840_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000000000114efc0_0, 0, 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000012c66f0;
T_1 ;
    %wait E_00000000011552d0;
    %load/vec4 v000000000114e200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114f2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114d8a0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000114e200_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000114e2a0_0;
    %inv;
    %load/vec4 v000000000114f2e0_0;
    %inv;
    %and;
    %load/vec4 v000000000114e2a0_0;
    %load/vec4 v000000000114f2e0_0;
    %and;
    %or;
    %store/vec4 v000000000114d8a0_0, 0, 1;
    %load/vec4 v000000000114e2a0_0;
    %load/vec4 v000000000114f2e0_0;
    %inv;
    %and;
    %load/vec4 v000000000114f2e0_0;
    %load/vec4 v000000000114e2a0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000000000114f2e0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000012c6870;
T_2 ;
    %wait E_00000000011552d0;
    %load/vec4 v000000000114e3e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114f100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114e020_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000114e3e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000000000114d940_0;
    %inv;
    %load/vec4 v000000000114f100_0;
    %inv;
    %and;
    %load/vec4 v000000000114d940_0;
    %load/vec4 v000000000114f100_0;
    %and;
    %or;
    %store/vec4 v000000000114e020_0, 0, 1;
    %load/vec4 v000000000114d940_0;
    %load/vec4 v000000000114f100_0;
    %inv;
    %and;
    %load/vec4 v000000000114f100_0;
    %load/vec4 v000000000114d940_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000000000114f100_0, 0, 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000011a9030;
T_3 ;
    %wait E_00000000011552d0;
    %load/vec4 v000000000114f560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114eca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114ef20_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000114f560_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000000000114e480_0;
    %inv;
    %load/vec4 v000000000114eca0_0;
    %inv;
    %and;
    %load/vec4 v000000000114e480_0;
    %load/vec4 v000000000114eca0_0;
    %and;
    %or;
    %store/vec4 v000000000114ef20_0, 0, 1;
    %load/vec4 v000000000114e480_0;
    %load/vec4 v000000000114eca0_0;
    %inv;
    %and;
    %load/vec4 v000000000114eca0_0;
    %load/vec4 v000000000114e480_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000000000114eca0_0, 0, 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011a91b0;
T_4 ;
    %wait E_00000000011552d0;
    %load/vec4 v000000000114e520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114e980_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000114e520_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000000000114df80_0;
    %inv;
    %load/vec4 v000000000114ed40_0;
    %inv;
    %and;
    %load/vec4 v000000000114df80_0;
    %load/vec4 v000000000114ed40_0;
    %and;
    %or;
    %store/vec4 v000000000114e980_0, 0, 1;
    %load/vec4 v000000000114df80_0;
    %load/vec4 v000000000114ed40_0;
    %inv;
    %and;
    %load/vec4 v000000000114ed40_0;
    %load/vec4 v000000000114df80_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000000000114ed40_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000011a9330;
T_5 ;
    %wait E_00000000011552d0;
    %load/vec4 v000000000114ee80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114ede0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114d760_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000114ee80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000000000114ea20_0;
    %inv;
    %load/vec4 v000000000114ede0_0;
    %inv;
    %and;
    %load/vec4 v000000000114ea20_0;
    %load/vec4 v000000000114ede0_0;
    %and;
    %or;
    %store/vec4 v000000000114d760_0, 0, 1;
    %load/vec4 v000000000114ea20_0;
    %load/vec4 v000000000114ede0_0;
    %inv;
    %and;
    %load/vec4 v000000000114ede0_0;
    %load/vec4 v000000000114ea20_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000000000114ede0_0, 0, 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011a94b0;
T_6 ;
    %wait E_00000000011552d0;
    %load/vec4 v000000000114da80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114ec00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114d9e0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000114da80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000000000114eb60_0;
    %inv;
    %load/vec4 v000000000114ec00_0;
    %inv;
    %and;
    %load/vec4 v000000000114eb60_0;
    %load/vec4 v000000000114ec00_0;
    %and;
    %or;
    %store/vec4 v000000000114d9e0_0, 0, 1;
    %load/vec4 v000000000114eb60_0;
    %load/vec4 v000000000114ec00_0;
    %inv;
    %and;
    %load/vec4 v000000000114ec00_0;
    %load/vec4 v000000000114eb60_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000000000114ec00_0, 0, 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000011a9630;
T_7 ;
    %wait E_00000000011552d0;
    %load/vec4 v000000000114dd00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000114dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000114db20_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000114dd00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000000000114dda0_0;
    %inv;
    %load/vec4 v000000000114dc60_0;
    %inv;
    %and;
    %load/vec4 v000000000114dda0_0;
    %load/vec4 v000000000114dc60_0;
    %and;
    %or;
    %store/vec4 v000000000114db20_0, 0, 1;
    %load/vec4 v000000000114dda0_0;
    %load/vec4 v000000000114dc60_0;
    %inv;
    %and;
    %load/vec4 v000000000114dc60_0;
    %load/vec4 v000000000114dda0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v000000000114dc60_0, 0, 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000011469e0;
T_8 ;
    %wait E_0000000001155c10;
    %fork t_1, S_0000000001132f90;
    %jmp t_0;
    .scope S_0000000001132f90;
t_1 ;
    %load/vec4 v0000000001147020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000011470c0_0, 0, 7;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000000011475c0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001147340_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000001147020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %load/vec4 v000000000114e7a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000114dee0_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011470c0_0, 4, 1;
    %load/vec4 v0000000001147480_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000114dee0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011475c0_0, 4, 1;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 0, 2;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %load/vec4 v000000000114e7a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011470c0_0, 4, 1;
    %load/vec4 v0000000001147480_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011475c0_0, 4, 1;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %load/vec4 v000000000114e7a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011470c0_0, 4, 1;
    %load/vec4 v0000000001147480_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011475c0_0, 4, 1;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %load/vec4 v000000000114e7a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011470c0_0, 4, 1;
    %load/vec4 v0000000001147480_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011475c0_0, 4, 1;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %load/vec4 v000000000114e7a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011470c0_0, 4, 1;
    %load/vec4 v0000000001147480_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011475c0_0, 4, 1;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 4, 4;
    %or;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %load/vec4 v000000000114e7a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 4, 4;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011470c0_0, 4, 1;
    %load/vec4 v0000000001147480_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 4, 4;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011475c0_0, 4, 1;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 5, 4;
    %or;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %load/vec4 v000000000114e7a0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011470c0_0, 4, 1;
    %load/vec4 v0000000001147480_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011475c0_0, 4, 1;
    %load/vec4 v00000000011470c0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000011475c0_0;
    %parti/s 1, 6, 4;
    %or;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011472a0_0, 4, 1;
    %load/vec4 v000000000114e7a0_0;
    %and/r;
    %store/vec4 v0000000001147340_0, 0, 1;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_00000000011469e0;
t_0 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000001158560;
T_9 ;
    %vpi_call 2 11 "$dumpfile", "bicounter.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001158560 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001147520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b1810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001147200_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011b1810_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011b1810_0, 0, 1;
    %delay 600, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001147200_0, 0, 1;
    %delay 600, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000001158560;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0000000001147520_0;
    %inv;
    %store/vec4 v0000000001147520_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "bicounter_tb.v";
    "./bicounter.v";
    "./t_flipflop.v";
