Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun May 30 20:30:07 2021
| Host         : LAPTOP-L3FDME1I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hierarchy_mem_control_sets_placed.rpt
| Design       : hierarchy_mem
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   183 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8955 |         4551 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------+------------------+------------------+----------------+
|             Clock Signal             | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------+------------------+------------------+----------------+
|  cache/dirty_reg[3]_i_2_n_11         |               |                  |                1 |              1 |
|  cache/dirty_reg[2]_i_1_n_11         |               |                  |                1 |              1 |
|  cache/dirty_reg[1]_i_1_n_11         |               |                  |                1 |              1 |
|  cache/dirty_reg[0]_i_2_n_11         |               |                  |                1 |              1 |
|  cache/tag_reg[2][3]_i_1_n_11        |               |                  |                1 |              4 |
|  cache/tag_reg[3][3]_i_1_n_11        |               |                  |                1 |              4 |
|  cache/valid_reg[0]_i_1_n_11         |               |                  |                2 |              5 |
|  cache/valid_reg[1]_i_1_n_11         |               |                  |                2 |              5 |
|  cache/rd[31]_131[0]                 |               |                  |               20 |             32 |
|  cache/rd[31]_142[0]                 |               |                  |               15 |             32 |
|  cache/rd[31]_143[0]                 |               |                  |               16 |             32 |
|  cache/rd[31]_144[0]                 |               |                  |               10 |             32 |
|  cache/rd[31]_145[0]                 |               |                  |               12 |             32 |
|  cache/rd[31]_146[0]                 |               |                  |               12 |             32 |
|  cache/rd[31]_147[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_243[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_149[0]                 |               |                  |               17 |             32 |
|  cache/rd[31]_154[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_155[0]                 |               |                  |               12 |             32 |
|  cache/rd[31]_156[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_157[0]                 |               |                  |               12 |             32 |
|  cache/rd[31]_158[0]                 |               |                  |               17 |             32 |
|  cache/rd[31]_159[0]                 |               |                  |               17 |             32 |
|  cache/rd[31]_15[0]                  |               |                  |               13 |             32 |
|  cache/rd[31]_153[0]                 |               |                  |               17 |             32 |
|  cache/rd[31]_151[0]                 |               |                  |               15 |             32 |
|  cache/rd[31]_152[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_150[0]                 |               |                  |               11 |             32 |
|  cache/rd[31]_134[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_136[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_138[0]                 |               |                  |               16 |             32 |
|  cache/rd[31]_139[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_14[0]                  |               |                  |               17 |             32 |
|  cache/rd[31]_140[0]                 |               |                  |               15 |             32 |
|  cache/rd[31]_141[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_245[0]                 |               |                  |               16 |             32 |
|  cache/rd[31]_250[0]                 |               |                  |               11 |             32 |
|  cache/rd[31]_251[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_253[0]                 |               |                  |               11 |             32 |
|  cache/rd[31]_254[0]                 |               |                  |               16 |             32 |
|  cache/rd[31]_256[0]                 |               |                  |               15 |             32 |
|  cache/rd[31]_257[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_258[0]                 |               |                  |               17 |             32 |
|  cache/rd[31]_259[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_260[0]                 |               |                  |               11 |             32 |
|  cache/rd[31]_261[0]                 |               |                  |               17 |             32 |
|  cache/rd[31]_262[0]                 |               |                  |               19 |             32 |
|  cache/rd[31]_263[0]                 |               |                  |               18 |             32 |
|  cache/rd[31]_223[0]                 |               |                  |               18 |             32 |
|  cache/rd[31]_108[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_109[0]                 |               |                  |               12 |             32 |
|  cache/rd[31]_224[0]                 |               |                  |               21 |             32 |
|  cache/rd[31]_225[0]                 |               |                  |               16 |             32 |
|  cache/rd[31]_226[0]                 |               |                  |               17 |             32 |
|  cache/rd[31]_227[0]                 |               |                  |               16 |             32 |
|  cache/rd[31]_228[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_229[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_230[0]                 |               |                  |               16 |             32 |
|  cache/rd[31]_232[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_233[0]                 |               |                  |               20 |             32 |
|  cache/rd[31]_82[0]                  |               |                  |               11 |             32 |
|  cache/rd[31]_85[0]                  |               |                  |               15 |             32 |
|  cache/rd[31]_90[0]                  |               |                  |               18 |             32 |
|  cache/rd[31]_94[0]                  |               |                  |               12 |             32 |
|  cache/E[0]                          |               |                  |               13 |             32 |
|  cache/rd[0][0]                      |               |                  |               15 |             32 |
|  cache/rd[0]_0[0]                    |               |                  |               13 |             32 |
|  cache/rd[0]_1[0]                    |               |                  |               11 |             32 |
|  cache/rd[0]_12[0]                   |               |                  |               16 |             32 |
|  cache/rd[0]_13[0]                   |               |                  |               13 |             32 |
|  cache/rd[0]_14[0]                   |               |                  |               13 |             32 |
|  cache/rd[0]_15[0]                   |               |                  |               13 |             32 |
|  cache/rd[0]_16[0]                   |               |                  |               12 |             32 |
|  cache/rd[0]_17[0]                   |               |                  |               16 |             32 |
|  cache/rd[0]_18[0]                   |               |                  |               11 |             32 |
|  cache/rd[0]_19[0]                   |               |                  |               15 |             32 |
|  cache/rd[0]_2[0]                    |               |                  |               17 |             32 |
|  cache/rd[0]_20[0]                   |               |                  |               15 |             32 |
|  cache/rd[0]_21[0]                   |               |                  |               17 |             32 |
|  cache/rd[0]_22[0]                   |               |                  |               19 |             32 |
|  cache/rd[0]_23[0]                   |               |                  |               16 |             32 |
|  cache/rd[0]_25[0]                   |               |                  |               14 |             32 |
|  cache/rd[0]_26[0]                   |               |                  |               17 |             32 |
|  cache/rd[0]_27[0]                   |               |                  |               16 |             32 |
|  cache/rd[0]_28[0]                   |               |                  |               15 |             32 |
|  cache/rd[0]_29[0]                   |               |                  |               15 |             32 |
|  cache/rd[0]_30[0]                   |               |                  |               19 |             32 |
|  cache/rd[0]_31[0]                   |               |                  |               12 |             32 |
|  cache/rd[0]_32[0]                   |               |                  |               22 |             32 |
|  cache/rd[0]_34[0]                   |               |                  |               18 |             32 |
|  cache/rd[0]_35[0]                   |               |                  |               17 |             32 |
|  cache/rd[31]_123[0]                 |               |                  |               15 |             32 |
|  cache/rd[0]_37[0]                   |               |                  |               12 |             32 |
|  cache/rd[0]_38[0]                   |               |                  |               15 |             32 |
|  cache/rd[0]_39[0]                   |               |                  |               12 |             32 |
|  cache/rd[0]_40[0]                   |               |                  |               11 |             32 |
|  cache/rd[0]_42[0]                   |               |                  |               16 |             32 |
|  cache/rd[0]_45[0]                   |               |                  |               17 |             32 |
|  cache/rd[0]_46[0]                   |               |                  |               15 |             32 |
|  cache/rd[31]_114[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_12[0]                  |               |                  |               16 |             32 |
|  cache/cachemem_reg[0][31]_i_2_n_11  |               |                  |               12 |             32 |
|  cache/cachemem_reg[10][31]_i_2_n_11 |               |                  |               20 |             32 |
|  cache/cachemem_reg[11][31]_i_2_n_11 |               |                  |               10 |             32 |
|  cache/cachemem_reg[12][31]_i_2_n_11 |               |                  |               18 |             32 |
|  cache/cachemem_reg[13][31]_i_2_n_11 |               |                  |               14 |             32 |
|  cache/cachemem_reg[14][31]_i_2_n_11 |               |                  |               22 |             32 |
|  cache/cachemem_reg[3][31]_i_2_n_11  |               |                  |               11 |             32 |
|  cache/cachemem_reg[4][31]_i_2_n_11  |               |                  |               15 |             32 |
|  cache/cachemem_reg[5][31]_i_2_n_11  |               |                  |               19 |             32 |
|  cache/cachemem_reg[6][31]_i_2_n_11  |               |                  |               17 |             32 |
|  cache/cachemem_reg[7][31]_i_2_n_11  |               |                  |               23 |             32 |
|  cache/cachemem_reg[15][31]_i_2_n_11 |               |                  |               11 |             32 |
|  cache/cachemem_reg[1][31]_i_2_n_11  |               |                  |               10 |             32 |
|  cache/cachemem_reg[2][31]_i_2_n_11  |               |                  |               16 |             32 |
|  cache/cachemem_reg[8][31]_i_2_n_11  |               |                  |               17 |             32 |
|  cache/cachemem_reg[9][31]_i_2_n_11  |               |                  |               23 |             32 |
|  cache/rd[31]_240[0]                 |               |                  |               13 |             32 |
|  cache/rd[31]_241[0]                 |               |                  |               16 |             32 |
|  cache/rd[31]_242[0]                 |               |                  |               14 |             32 |
|  cache/rd[31]_148[0]                 |               |                  |               30 |             64 |
|  cache/rd[31]_255[0]                 |               |                  |               30 |             64 |
|  cache/rd[0]_36[0]                   |               |                  |               39 |             64 |
|  cache/rd[0]_41[0]                   |               |                  |               42 |             64 |
|  cache/rd[0]_62[0]                   |               |                  |               30 |             64 |
|  cache/rd[0]_57[0]                   |               |                  |               28 |             64 |
|  cache/rd[0]_64[0]                   |               |                  |               40 |             64 |
|  cache/rd[0]_72[0]                   |               |                  |               47 |             64 |
|  cache/rd[0]_33[0]                   |               |                  |               24 |             64 |
|  cache/rd[0]_67[0]                   |               |                  |               27 |             64 |
|  cache/rd[0]_55[0]                   |               |                  |               23 |             64 |
|  cache/rd[0]_69[0]                   |               |                  |               26 |             64 |
|  cache/rd[0]_70[0]                   |               |                  |               25 |             64 |
|  cache/rd[0]_71[0]                   |               |                  |               30 |             64 |
|  cache/rd[0]_54[0]                   |               |                  |               28 |             64 |
|  cache/rd[31]_239[0]                 |               |                  |               41 |             64 |
|  cache/rd[0]_77[0]                   |               |                  |               22 |             64 |
|  cache/rd[0]_78[0]                   |               |                  |               28 |             64 |
|  cache/rd[0]_79[0]                   |               |                  |               37 |             64 |
|  cache/rd[0]_58[0]                   |               |                  |               32 |             64 |
|  cache/rd[0]_81[0]                   |               |                  |               27 |             64 |
|  cache/rd[0]_82[0]                   |               |                  |               31 |             64 |
|  cache/rd[31]_244[0]                 |               |                  |               28 |             64 |
|  cache/rd[0]_24[0]                   |               |                  |               40 |             64 |
|  cache/rd[0]_47[0]                   |               |                  |               55 |             64 |
|  cache/rd[0]_50[0]                   |               |                  |               28 |             64 |
|  cache/rd[0]_60[0]                   |               |                  |               25 |             64 |
|  cache/rd[31]_248[0]                 |               |                  |               51 |             64 |
| ~n_6_1127_BUFG                       |               |                  |               28 |             69 |
|  cache/rd[0]_74[0]                   |               |                  |               58 |             96 |
|  cache/rd[0]_76[0]                   |               |                  |               52 |             96 |
|  cache/rd[0]_63[0]                   |               |                  |               49 |             96 |
|  cache/rd[0]_66[0]                   |               |                  |               45 |             96 |
|  cache/rd[0]_68[0]                   |               |                  |               45 |             96 |
|  cache/rd[0]_65[0]                   |               |                  |               48 |             96 |
|  cache/rd[0]_75[0]                   |               |                  |               43 |             96 |
|  cache/rd[0]_80[0]                   |               |                  |               58 |             96 |
|  cache/rd[0]_83[0]                   |               |                  |               59 |             96 |
|  cache/rd[0]_51[0]                   |               |                  |               47 |             96 |
|  cache/rd[0]_52[0]                   |               |                  |               50 |             96 |
|  cache/rd[0]_43[0]                   |               |                  |               54 |             96 |
|  cache/rd[0]_59[0]                   |               |                  |               57 |             96 |
|  cache/rd[0]_48[0]                   |               |                  |               64 |             96 |
|  cache/rd[0]_49[0]                   |               |                  |               53 |             96 |
|  cache/rd[0]_56[0]                   |               |                  |               47 |             96 |
|  cache/rd[31]_249[0]                 |               |                  |               57 |             96 |
|  cache/rd[0]_61[0]                   |               |                  |               64 |             96 |
|  cache/rd[31]_113[0]                 |               |                  |               48 |             96 |
|  cache/rd[31]_252[0]                 |               |                  |               54 |             96 |
|  cache/rd[0]_44[0]                   |               |                  |               64 |             96 |
|  cache/rd[0]_53[0]                   |               |                  |               55 |             96 |
|  mmn_9_11263_BUFG                    |               |                  |               51 |             96 |
|  n_10_11201_BUFG                     |               |                  |               62 |             96 |
|  n_9_11200_BUFG                      |               |                  |               58 |             96 |
|  cache/rd[0]_73[0]                   |               |                  |               51 |             96 |
|  n_7_11221_BUFG                      |               |                  |               77 |             96 |
|  n_8_11249_BUFG                      |               |                  |               45 |             96 |
|  n_4_11205_BUFG                      |               |                  |               67 |            128 |
|  n_5_10811_BUFG                      |               |                  |               64 |            128 |
|  n_1_11260_BUFG                      |               |                  |               79 |            128 |
|  n_3_11202_BUFG                      |               |                  |               77 |            128 |
|  n_2_11222_BUFG                      |               |                  |               68 |            128 |
|  n_0_1133_BUFG                       |               |                  |               53 |            160 |
+--------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 4      |                     2 |
| 5      |                     2 |
| 16+    |                   175 |
+--------+-----------------------+


