$comment
	File created using the following command:
		vcd file AdderSubtracter.msim.vcd -direction
$end
$date
	Fri Feb 25 15:22:46 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module AdderSubtracter_vlg_vec_tst $end
$var reg 1 ! Input_A1 $end
$var reg 1 " Input_A2 $end
$var reg 1 # Input_A3 $end
$var reg 1 $ Input_A4 $end
$var reg 1 % Input_B1 $end
$var reg 1 & Input_B2 $end
$var reg 1 ' Input_B3 $end
$var reg 1 ( Input_B4 $end
$var reg 1 ) Input_S $end
$var wire 1 * output_1 $end
$var wire 1 + output_2 $end
$var wire 1 , output_3 $end
$var wire 1 - output_4 $end
$var wire 1 . Sign_Bit $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 Input_A1~input_o $end
$var wire 1 7 Input_B1~input_o $end
$var wire 1 8 SUM1~0_combout $end
$var wire 1 9 Input_S~input_o $end
$var wire 1 : Input_B2~input_o $end
$var wire 1 ; Input_A2~input_o $end
$var wire 1 < SUM2~0_combout $end
$var wire 1 = COUT2~0_combout $end
$var wire 1 > Input_A3~input_o $end
$var wire 1 ? Input_B3~input_o $end
$var wire 1 @ SUM3~0_combout $end
$var wire 1 A Input_B4~input_o $end
$var wire 1 B Input_A4~input_o $end
$var wire 1 C SUM4~0_combout $end
$var wire 1 D COUT4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
0&
0'
1(
1)
0*
0+
0,
0-
0.
0/
10
x1
12
13
14
05
06
07
08
19
0:
0;
0<
1=
0>
0?
0@
1A
1B
0C
1D
$end
#1000000
