module ROM #(
    parameter ADDRESS_WIDTH = 3,
    parameter DATA_WIDTH = 8
)
(
    input clk,
    input [ADDRESS_WIDTH-1:0] address,
    output [DATA_WIDTH-1:0] out_data
);

localparam DATA_DEPTH = 2 ** ADDRESS_WIDTH;

reg [DATA_WIDTH-1:0] memory [DATA_DEPTH-1:0];
reg [DATA_WIDTH-1:0] out_memory;

initial begin
    
    memory[0] = 8'b00000001; // 1
    memory[1] = 8'b00001001; // 9
    memory[2] = 8'b00100000; // 32
    memory[3] = 8'b00000111; // 7
    memory[4] = 8'b01000001; // 64
    memory[5] = 8'b00001100; // 12
    memory[6] = 8'b00000101; // 5
    memory[7] = 8'b10000001; // 129
end

assign out_data = memory[address];

endmodule