<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Module06.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MemoryUnit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MemoryUnit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MemoryUnit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MemoryUnit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MemoryUnit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MemoryUnit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MemoryUnit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MemoryUnit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MemoryUnit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MemoryUnit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoryUnit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MemoryUnit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemoryUnit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MemoryUnit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MemoryUnit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MemoryUnit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MemoryUnit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MemoryUnit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MemoryUnit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoryUnit_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MemoryUnit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MemoryUnit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemoryUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MemoryUnit_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MemoryUnit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MemoryUnit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MemoryUnit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MemoryUnit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MemoryUnit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MemoryUnit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MemoryUnit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MemoryUnit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MemoryUnit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MemoryUnit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MemoryUnit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MemoryUnit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MemoryUnit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1611777208" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1611777208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780421" xil_pn:in_ck="-6350778254559142965" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1611780421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoryUnit.v"/>
      <outfile xil_pn:name="MemoryUnitUtils.v"/>
    </transform>
    <transform xil_pn:end_ts="1611777208" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1029533377410763760" xil_pn:start_ts="1611777208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611777208" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-657553047669570642" xil_pn:start_ts="1611777208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611777208" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6404991284722352569" xil_pn:start_ts="1611777208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780421" xil_pn:in_ck="-6350778254559142965" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1611780421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoryUnit.v"/>
      <outfile xil_pn:name="MemoryUnitUtils.v"/>
    </transform>
    <transform xil_pn:end_ts="1611780424" xil_pn:in_ck="-6350778254559142965" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8265936765339459263" xil_pn:start_ts="1611780421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoryUnit_beh.prj"/>
      <outfile xil_pn:name="MemoryUnit_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1611780424" xil_pn:in_ck="8526558451382233928" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8765102728938595362" xil_pn:start_ts="1611780424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoryUnit_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1611780485" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1611780484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780485" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1494236454951362926" xil_pn:start_ts="1611780485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780485" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6404991284722352569" xil_pn:start_ts="1611780485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780485" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1611780485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780485" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1029533377410763760" xil_pn:start_ts="1611780485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780485" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1611780485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780485" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3255787212580651005" xil_pn:start_ts="1611780485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612591176" xil_pn:in_ck="-6350778254559142965" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6616325570567530712" xil_pn:start_ts="1612591166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoryUnit.lso"/>
      <outfile xil_pn:name="MemoryUnit.ngc"/>
      <outfile xil_pn:name="MemoryUnit.ngr"/>
      <outfile xil_pn:name="MemoryUnit.prj"/>
      <outfile xil_pn:name="MemoryUnit.stx"/>
      <outfile xil_pn:name="MemoryUnit.syr"/>
      <outfile xil_pn:name="MemoryUnit.xst"/>
      <outfile xil_pn:name="MemoryUnit_beh.prj"/>
      <outfile xil_pn:name="MemoryUnit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1611780494" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766166037701960859" xil_pn:start_ts="1611780494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1611780552" xil_pn:in_ck="3476824620106326559" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5079512711114603366" xil_pn:start_ts="1611780544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MemoryUnit.bld"/>
      <outfile xil_pn:name="MemoryUnit.ngd"/>
      <outfile xil_pn:name="MemoryUnit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1611780574" xil_pn:in_ck="3476824620106326560" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1611780552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MemoryUnit.pcf"/>
      <outfile xil_pn:name="MemoryUnit_map.map"/>
      <outfile xil_pn:name="MemoryUnit_map.mrp"/>
      <outfile xil_pn:name="MemoryUnit_map.ncd"/>
      <outfile xil_pn:name="MemoryUnit_map.ngm"/>
      <outfile xil_pn:name="MemoryUnit_map.xrpt"/>
      <outfile xil_pn:name="MemoryUnit_summary.xml"/>
      <outfile xil_pn:name="MemoryUnit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1611780590" xil_pn:in_ck="4648203569007034681" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1611780574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MemoryUnit.ncd"/>
      <outfile xil_pn:name="MemoryUnit.pad"/>
      <outfile xil_pn:name="MemoryUnit.par"/>
      <outfile xil_pn:name="MemoryUnit.ptwx"/>
      <outfile xil_pn:name="MemoryUnit.unroutes"/>
      <outfile xil_pn:name="MemoryUnit.xpi"/>
      <outfile xil_pn:name="MemoryUnit_pad.csv"/>
      <outfile xil_pn:name="MemoryUnit_pad.txt"/>
      <outfile xil_pn:name="MemoryUnit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1611780590" xil_pn:in_ck="3476824620106326428" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1611780584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MemoryUnit.twr"/>
      <outfile xil_pn:name="MemoryUnit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
