---PC--- --inst--  loadmem process input .abs file
00000000 8C010074 	lw   $1,w2($0)    -- Icache stall, Dcache will stall
00000004 8C020078 	lw   $2,w3($0)    -- Dcache stall on access w2
00000008 00221820 	add  $3,$1,$2     -- pipeline stall
0000000C 00222022 	sub  $4,$1,$2
00000010 00012BC4 	sll  $5,$1,15     -- Icache stall
00000014 00023402 	srl  $6,$2,16
00000018 0005380B 	cmpl $7,$5
0000001C AC010080 	sw   $1,w5($0)    -- Dcache will stall
00000020 30A80070 	addi $8,w1($5)    -- Icache stall
00000024 8C0F0070 	lw   $15,w1($0)
00000028 8C100074 	lw   $16,w2($0)  
0000002C 01F08820 	add  $17,$15,$16  -- $16 forwarded, stall 
00000030 02319020 	add  $18,$17,$17  -- $17 forwarded on both
00000034 76320005 	beq  $17,$18,lab1 -- one stall, no br
00000038 8C090080 	lw   $9,w5($0)    -- always execute
0000003C 8C0C0070 	lw   $12,w1($0)   -- executed
00000040 08000013 	j    lab1
00000044 8C010078 	lw   $1,w3($0)   -- branch slot, always
00000048 8C0E0070 	lw   $14,w1($0)  -- not executed
0000004C 74410002 lab1:	beq  $2,$1,lab2  -- forward, does branch 
00000050 0181580F 	or   $11,$12,$1  -- always execute
00000054 8C0E0074 	lw   $14,w2($0)  -- not executed
00000058 8C0A0084 lab2:	lw   $10,w6($0)  -- run long enough to load
0000005C 08000017 lab3:	j    lab3:	 -- loop until time runs out
00000060 8C0D0080 	lw   $13,w5($0)  -- branch slot, always
00000064 8C0E0078 	lw   $14,w3($0)  -- not executed
00000068 00000000 	nop
0000006C 00000000 	nop
00000070 11111111 w1:	word 0x11111111
00000074 22222222 w2:	word 0x22222222
00000078 33333333 w3:	word 0x33333333
0000007C 44444444 w4:	word 0x44444444
00000080 55555555 w5:	word 0x55555555
00000084 66666666 w6:	word 0x66666666
loadmem ends. memory loaded
clock 0  inst=00000000  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 1  inst=00000000  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 2  inst=00000000  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 3  inst=8C010074  PC   =00000000 PCnext=00000004
ID  stage  IR=00000000                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 4  inst=8C020078  PC   =00000004 PCnext=00000008
ID  stage  IR=8C010074                                                 rd=00001
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000000 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 5  inst=00221820  PC   =00000008 PCnext=0000000C
ID  stage  IR=8C020078                                                 rd=00010
EX  stage  IR=8C010074  EX_A =00000000  EX_B =00000000  EX_C =00000074 rd=00001
EX  stage             EX_aluB=00000074 EX_res=00000074
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 6  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =00000000 rd=00001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 7  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =00000000 rd=00001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 8  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =00000000 rd=00001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 9  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820                                                 rd=00000
EX  stage  IR=8C020078  EX_A =00000000  EX_B =00000000  EX_C =00000078 rd=00010
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=8C010074  addr =00000074  data =00000000  read =22222222 rd=00001
WB  stage  IR=00000000  read =00000000  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 10  inst=00222022  PC   =0000000C PCnext=00000010
ID  stage  IR=00221820  write=22222222  into =00000001                 rd=00011
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00001820 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=8C020078  addr =00000078  data =00000000  read =33333333 rd=00010
WB  stage  IR=8C010074  read =22222222  pass =00000074 result=22222222 rd=00001
control RegDst=1  ALUSrc=0  MemtoReg=1  MEMRead=1  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 00000000 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 11  inst=00000000  PC   =00000010 PCnext=00000014
ID  stage  IR=00222022  write=33333333  into =00000002                 rd=00000
EX  stage  IR=00221820  EX_A =22222222  EX_B =00000000  EX_C =00001820 rd=00011
EX  stage             EX_aluB=33333333 EX_res=55555555
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=8C020078  read =33333333  pass =00000078 result=33333333 rd=00010
control RegDst=1  ALUSrc=0  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 12  inst=00000000  PC   =00000010 PCnext=00000014
ID  stage  IR=00222022                                                 rd=00000
EX  stage  IR=00000000  EX_A =22222222  EX_B =33333333  EX_C =00002022 rd=00000
EX  stage             EX_aluB=33333333 EX_res=55555555
MEM stage  IR=00221820  addr =55555555  data =33333333                 rd=00011
WB  stage  IR=00000000  read =33333333  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 00000000 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 13  inst=00000000  PC   =00000010 PCnext=00000014
ID  stage  IR=00222022  write=55555555  into =00000003                 rd=00000
EX  stage  IR=00000000  EX_A =22222222  EX_B =33333333  EX_C =00002022 rd=00000
EX  stage             EX_aluB=33333333 EX_res=55555555
MEM stage  IR=00000000  addr =55555555  data =33333333                 rd=00000
WB  stage  IR=00221820  read =33333333  pass =55555555 result=55555555 rd=00011
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 14  inst=00012BC4  PC   =00000010 PCnext=00000014
ID  stage  IR=00222022                                                 rd=00100
EX  stage  IR=00000000  EX_A =22222222  EX_B =33333333  EX_C =00002022 rd=00000
EX  stage             EX_aluB=33333333 EX_res=55555555
MEM stage  IR=00000000  addr =55555555  data =33333333                 rd=00000
WB  stage  IR=00000000  read =33333333  pass =55555555 result=55555555 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 15  inst=00023402  PC   =00000014 PCnext=00000018
ID  stage  IR=00012BC4                                                 rd=00101
EX  stage  IR=00222022  EX_A =22222222  EX_B =33333333  EX_C =00002022 rd=00100
EX  stage             EX_aluB=33333333 EX_res=EEEEEEEF
MEM stage  IR=00000000  addr =55555555  data =33333333                 rd=00000
WB  stage  IR=00000000  read =33333333  pass =55555555 result=55555555 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 16  inst=0005380B  PC   =00000018 PCnext=0000001C
ID  stage  IR=00023402                                                 rd=00110
EX  stage  IR=00012BC4  EX_A =00000000  EX_B =22222222  EX_C =00002BC4 rd=00101
EX  stage             EX_aluB=22222222 EX_res=11110000
MEM stage  IR=00222022  addr =EEEEEEEF  data =33333333                 rd=00100
WB  stage  IR=00000000  read =33333333  pass =55555555 result=55555555 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 00000000 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 17  inst=AC010080  PC   =0000001C PCnext=00000020
ID  stage  IR=0005380B  write=EEEEEEEF  into =00000004                 rd=00111
EX  stage  IR=00023402  EX_A =00000000  EX_B =33333333  EX_C =00003402 rd=00110
EX  stage             EX_aluB=33333333 EX_res=00003333
MEM stage  IR=00012BC4  addr =11110000  data =22222222                 rd=00101
WB  stage  IR=00222022  read =33333333  pass =EEEEEEEF result=EEEEEEEF rd=00100
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 00000000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 18  inst=00000000  PC   =00000020 PCnext=00000024
ID  stage  IR=AC010080  write=11110000  into =00000005                 rd=00000
EX  stage  IR=0005380B  EX_A =00000000  EX_B =00000000  EX_C =0000380B rd=00111
EX  stage             EX_aluB=11110000 EX_res=EEEEFFFF
MEM stage  IR=00023402  addr =00003333  data =33333333                 rd=00110
WB  stage  IR=00012BC4  read =33333333  pass =11110000 result=11110000 rd=00101
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00000000 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 19  inst=00000000  PC   =00000020 PCnext=00000024
ID  stage  IR=AC010080  write=00003333  into =00000006                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =22222222  EX_C =00000080 rd=00000
EX  stage             EX_aluB=22222222 EX_res=22222222
MEM stage  IR=0005380B  addr =EEEEFFFF  data =11110000                 rd=00111
WB  stage  IR=00023402  read =33333333  pass =00003333 result=00003333 rd=00110
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 00000000 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 20  inst=00000000  PC   =00000020 PCnext=00000024
ID  stage  IR=AC010080  write=EEEEFFFF  into =00000007                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =22222222  EX_C =00000080 rd=00000
EX  stage             EX_aluB=22222222 EX_res=22222222
MEM stage  IR=00000000  addr =22222222  data =22222222                 rd=00000
WB  stage  IR=0005380B  read =33333333  pass =EEEEFFFF result=EEEEFFFF rd=00111
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 21  inst=30A80070  PC   =00000020 PCnext=00000024
ID  stage  IR=AC010080                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =22222222  EX_C =00000080 rd=00000
EX  stage             EX_aluB=22222222 EX_res=22222222
MEM stage  IR=00000000  addr =22222222  data =22222222                 rd=00000
WB  stage  IR=00000000  read =33333333  pass =22222222 result=22222222 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 22  inst=8C0F0070  PC   =00000024 PCnext=00000028
ID  stage  IR=30A80070                                                 rd=01000
EX  stage  IR=AC010080  EX_A =00000000  EX_B =22222222  EX_C =00000080 rd=00000
EX  stage             EX_aluB=00000080 EX_res=00000080
MEM stage  IR=00000000  addr =22222222  data =22222222                 rd=00000
WB  stage  IR=00000000  read =33333333  pass =22222222 result=22222222 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 55555555 66666666 00000000 00000000 

clock 23  inst=8C100074  PC   =00000028 PCnext=0000002C
ID  stage  IR=8C0F0070                                                 rd=01111
EX  stage  IR=30A80070  EX_A =11110000  EX_B =00000000  EX_C =00000070 rd=01000
EX  stage             EX_aluB=00000070 EX_res=11110070
MEM stage  IR=AC010080  addr =00000080  data =22222222  wrote=22222222 rd=00000
WB  stage  IR=00000000  read =33333333  pass =22222222 result=22222222 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=1  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 24  inst=8C100074  PC   =00000028 PCnext=0000002C
ID  stage  IR=8C0F0070                                                 rd=01111
EX  stage  IR=30A80070  EX_A =11110000  EX_B =00000000  EX_C =00000070 rd=01000
EX  stage             EX_aluB=00000070 EX_res=11110070
MEM stage  IR=AC010080  addr =00000080  data =22222222  wrote=22222222 rd=00000
WB  stage  IR=00000000  read =33333333  pass =22222222 result=22222222 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=1  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 25  inst=8C100074  PC   =00000028 PCnext=0000002C
ID  stage  IR=8C0F0070                                                 rd=01111
EX  stage  IR=30A80070  EX_A =11110000  EX_B =00000000  EX_C =00000070 rd=01000
EX  stage             EX_aluB=00000070 EX_res=11110070
MEM stage  IR=AC010080  addr =00000080  data =22222222  wrote=22222222 rd=00000
WB  stage  IR=00000000  read =33333333  pass =22222222 result=22222222 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=1  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 26  inst=8C100074  PC   =00000028 PCnext=0000002C
ID  stage  IR=8C0F0070                                                 rd=01111
EX  stage  IR=30A80070  EX_A =11110000  EX_B =00000000  EX_C =00000070 rd=01000
EX  stage             EX_aluB=00000070 EX_res=11110070
MEM stage  IR=AC010080  addr =00000080  data =22222222  wrote=22222222 rd=00000
WB  stage  IR=00000000  read =33333333  pass =22222222 result=22222222 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=1  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 27  inst=01F08820  PC   =0000002C PCnext=00000030
ID  stage  IR=8C100074                                                 rd=10000
EX  stage  IR=8C0F0070  EX_A =00000000  EX_B =00000000  EX_C =00000070 rd=01111
EX  stage             EX_aluB=00000070 EX_res=00000070
MEM stage  IR=30A80070  addr =11110070  data =00000000                 rd=01000
WB  stage  IR=AC010080  read =22222222  pass =00000080 result=00000080 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 28  inst=00000000  PC   =00000030 PCnext=00000034
ID  stage  IR=01F08820  write=11110070  into =00000008                 rd=00000
EX  stage  IR=8C100074  EX_A =00000000  EX_B =00000000  EX_C =00000074 rd=10000
EX  stage             EX_aluB=00000074 EX_res=00000074
MEM stage  IR=8C0F0070  addr =00000070  data =00000000  read =11111111 rd=01111
WB  stage  IR=30A80070  read =22222222  pass =11110070 result=11110070 rd=01000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 29  inst=00000000  PC   =00000030 PCnext=00000034
ID  stage  IR=01F08820  write=11111111  into =0000000F                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =FFFF8820 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=8C100074  addr =00000074  data =00000000  read =22222222 rd=10000
WB  stage  IR=8C0F0070  read =11111111  pass =00000070 result=11111111 rd=01111
control RegDst=1  ALUSrc=0  MemtoReg=1  MEMRead=1  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 30  inst=00000000  PC   =00000030 PCnext=00000034
ID  stage  IR=01F08820  write=22222222  into =00000010                 rd=00000
EX  stage  IR=00000000  EX_A =11111111  EX_B =00000000  EX_C =FFFF8820 rd=00000
EX  stage             EX_aluB=00000000 EX_res=11111111
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=8C100074  read =22222222  pass =00000074 result=22222222 rd=10000
control RegDst=1  ALUSrc=0  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 31  inst=02319020  PC   =00000030 PCnext=00000034
ID  stage  IR=01F08820                                                 rd=10001
EX  stage  IR=00000000  EX_A =11111111  EX_B =22222222  EX_C =FFFF8820 rd=00000
EX  stage             EX_aluB=22222222 EX_res=33333333
MEM stage  IR=00000000  addr =11111111  data =00000000                 rd=00000
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 32  inst=76320005  PC   =00000034 PCnext=00000038
ID  stage  IR=02319020                                                 rd=10010
EX  stage  IR=01F08820  EX_A =11111111  EX_B =22222222  EX_C =FFFF8820 rd=10001
EX  stage             EX_aluB=22222222 EX_res=33333333
MEM stage  IR=00000000  addr =33333333  data =22222222                 rd=00000
WB  stage  IR=00000000  read =22222222  pass =11111111 result=11111111 rd=00000
control RegDst=1  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 33  inst=8C090080  PC   =00000038 PCnext=0000003C
ID  stage  IR=76320005                                                 rd=10010
EX  stage  IR=02319020  EX_A =00000000  EX_B =00000000  EX_C =FFFF9020 rd=10010
EX  stage             EX_aluB=33333333 EX_res=66666666
MEM stage  IR=01F08820  addr =33333333  data =22222222                 rd=10001
WB  stage  IR=00000000  read =22222222  pass =33333333 result=33333333 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 00000000 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 34  inst=8C0C0070  PC   =0000003C PCnext=00000040
ID  stage  IR=8C090080  write=33333333  into =00000011                 rd=01001
EX  stage  IR=76320005  EX_A =00000000  EX_B =00000000  EX_C =00000005 rd=10010
EX  stage             EX_aluB=00000005 EX_res=33333338
MEM stage  IR=02319020  addr =66666666  data =33333333                 rd=10010
WB  stage  IR=01F08820  read =22222222  pass =33333333 result=33333333 rd=10001
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 00000000 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 35  inst=00000000  PC   =00000040 PCnext=00000044
ID  stage  IR=8C0C0070  write=66666666  into =00000012                 rd=00000
EX  stage  IR=8C090080  EX_A =00000000  EX_B =00000000  EX_C =00000080 rd=01001
EX  stage             EX_aluB=00000080 EX_res=00000080
MEM stage  IR=76320005  addr =33333338  data =66666666                 rd=10010
WB  stage  IR=02319020  read =22222222  pass =66666666 result=66666666 rd=10010
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 36  inst=00000000  PC   =00000040 PCnext=00000044
ID  stage  IR=8C0C0070                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000070 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=8C090080  addr =00000080  data =00000000  read =22222222 rd=01001
WB  stage  IR=76320005  read =22222222  pass =33333338 result=33333338 rd=10010
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 00000000 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 37  inst=00000000  PC   =00000040 PCnext=00000044
ID  stage  IR=8C0C0070  write=22222222  into =00000009                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000070 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=8C090080  read =22222222  pass =00000080 result=22222222 rd=01001
control RegDst=0  ALUSrc=0  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 38  inst=08000013  PC   =00000040 PCnext=00000044
ID  stage  IR=8C0C0070                                                 rd=01100
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000070 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 39  inst=8C010078  PC   =00000044 PCnext=0000004C
ID  stage  IR=08000013                                                 rd=00000
EX  stage  IR=8C0C0070  EX_A =00000000  EX_B =00000000  EX_C =00000070 rd=01100
EX  stage             EX_aluB=00000070 EX_res=00000070
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 40  inst=74410002  PC   =0000004C PCnext=00000050
ID  stage  IR=8C010078                                                 rd=00001
EX  stage  IR=08000013  EX_A =00000000  EX_B =00000000  EX_C =00000013 rd=00000
EX  stage             EX_aluB=00000013 EX_res=00000013
MEM stage  IR=8C0C0070  addr =00000070  data =00000000  read =11111111 rd=01100
WB  stage  IR=00000000  read =22222222  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 00000000 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 41  inst=00000000  PC   =00000050 PCnext=00000054
ID  stage  IR=74410002  write=11111111  into =0000000C                 rd=00000
EX  stage  IR=8C010078  EX_A =00000000  EX_B =22222222  EX_C =00000078 rd=00001
EX  stage             EX_aluB=00000078 EX_res=00000078
MEM stage  IR=08000013  addr =00000013  data =00000000                 rd=00000
WB  stage  IR=8C0C0070  read =11111111  pass =00000070 result=11111111 rd=01100
control RegDst=0  ALUSrc=1  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 11111111 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 42  inst=00000000  PC   =00000050 PCnext=00000054
ID  stage  IR=74410002                                                 rd=00000
EX  stage  IR=00000000  EX_A =33333333  EX_B =22222222  EX_C =00000002 rd=00000
EX  stage             EX_aluB=22222222 EX_res=55555555
MEM stage  IR=8C010078  addr =00000078  data =22222222  read =33333333 rd=00001
WB  stage  IR=08000013  read =11111111  pass =00000013 result=00000013 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 22222222 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 11111111 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 43  inst=00000000  PC   =00000050 PCnext=00000054
ID  stage  IR=74410002  write=33333333  into =00000001                 rd=00000
EX  stage  IR=00000000  EX_A =33333333  EX_B =22222222  EX_C =00000002 rd=00000
EX  stage             EX_aluB=22222222 EX_res=55555555
MEM stage  IR=00000000  addr =55555555  data =22222222                 rd=00000
WB  stage  IR=8C010078  read =33333333  pass =00000078 result=33333333 rd=00001
control RegDst=0  ALUSrc=0  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 11111111 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 44  inst=0181580F  PC   =00000050 PCnext=00000054
ID  stage  IR=74410002                                                 rd=00001
EX  stage  IR=00000000  EX_A =33333333  EX_B =33333333  EX_C =00000002 rd=00000
EX  stage             EX_aluB=33333333 EX_res=66666666
MEM stage  IR=00000000  addr =55555555  data =22222222                 rd=00000
WB  stage  IR=00000000  read =33333333  pass =55555555 result=55555555 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 11111111 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 45  inst=8C0E0074  PC   =00000054 PCnext=00000058
ID  stage  IR=0181580F                                                 rd=01011
EX  stage  IR=74410002  EX_A =33333333  EX_B =33333333  EX_C =00000002 rd=00001
EX  stage             EX_aluB=00000002 EX_res=33333335
MEM stage  IR=00000000  addr =66666666  data =33333333                 rd=00000
WB  stage  IR=00000000  read =33333333  pass =55555555 result=55555555 rd=00000
control RegDst=1  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 11111111 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 46  inst=8C0A0084  PC   =00000058 PCnext=0000005C
ID  stage  IR=8C0E0074                                                 rd=01110
EX  stage  IR=0181580F  EX_A =11111111  EX_B =33333333  EX_C =0000580F rd=01011
EX  stage             EX_aluB=33333335 EX_res=33333335
MEM stage  IR=74410002  addr =33333335  data =33333333                 rd=00001
WB  stage  IR=00000000  read =33333333  pass =66666666 result=66666666 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 11111111 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 47  inst=08000017  PC   =0000005C PCnext=00000060
ID  stage  IR=8C0A0084                                                 rd=01010
EX  stage  IR=8C0E0074  EX_A =00000000  EX_B =00000000  EX_C =00000074 rd=01110
EX  stage             EX_aluB=00000074 EX_res=00000074
MEM stage  IR=0181580F  addr =33333335  data =33333335                 rd=01011
WB  stage  IR=74410002  read =33333333  pass =33333335 result=33333335 rd=00001
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 00000000 11111111 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 48  inst=00000000  PC   =00000060 PCnext=0000005C
ID  stage  IR=08000017  write=33333335  into =0000000B                 rd=00000
EX  stage  IR=8C0A0084  EX_A =00000000  EX_B =00000000  EX_C =00000084 rd=01010
EX  stage             EX_aluB=00000084 EX_res=00000084
MEM stage  IR=8C0E0074  addr =00000074  data =00000000  read =22222222 rd=01110
WB  stage  IR=0181580F  read =33333333  pass =33333335 result=33333335 rd=01011
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=1  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 33333335 11111111 00000000 00000000 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 49  inst=00000000  PC   =00000060 PCnext=0000005C
ID  stage  IR=08000017  write=22222222  into =0000000E                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000017 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=8C0A0084  addr =00000084  data =00000000  read =66666666 rd=01010
WB  stage  IR=8C0E0074  read =22222222  pass =00000074 result=22222222 rd=01110
control RegDst=0  ALUSrc=0  MemtoReg=1  MEMRead=1  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 00000000 33333335 11111111 00000000 22222222 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 50  inst=00000000  PC   =00000060 PCnext=0000005C
ID  stage  IR=08000017  write=66666666  into =0000000A                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000017 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=8C0A0084  read =66666666  pass =00000084 result=66666666 rd=01010
control RegDst=0  ALUSrc=0  MemtoReg=1  MEMRead=0  MEMWrite=0  WB_write_enb=1
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 66666666 33333335 11111111 00000000 22222222 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 51  inst=8C0D0080  PC   =00000060 PCnext=0000005C
ID  stage  IR=08000017                                                 rd=00000
EX  stage  IR=00000000  EX_A =00000000  EX_B =00000000  EX_C =00000017 rd=00000
EX  stage             EX_aluB=00000000 EX_res=00000000
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =66666666  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=0  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 66666666 33333335 11111111 00000000 22222222 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 52  inst=08000017  PC   =0000005C PCnext=00000060
ID  stage  IR=8C0D0080                                                 rd=01101
EX  stage  IR=08000017  EX_A =00000000  EX_B =00000000  EX_C =00000017 rd=00000
EX  stage             EX_aluB=00000017 EX_res=00000017
MEM stage  IR=00000000  addr =00000000  data =00000000                 rd=00000
WB  stage  IR=00000000  read =66666666  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 66666666 33333335 11111111 00000000 22222222 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

clock 53  inst=8C0D0080  PC   =00000060 PCnext=0000005C
ID  stage  IR=08000017                                                 rd=00000
EX  stage  IR=8C0D0080  EX_A =00000000  EX_B =00000000  EX_C =00000080 rd=01101
EX  stage             EX_aluB=00000080 EX_res=00000080
MEM stage  IR=08000017  addr =00000017  data =00000000                 rd=00000
WB  stage  IR=00000000  read =66666666  pass =00000000 result=00000000 rd=00000
control RegDst=0  ALUSrc=1  MemtoReg=0  MEMRead=0  MEMWrite=0  WB_write_enb=0
reg 0-7 00000000 33333333 33333333 55555555 EEEEEEEF 11110000 00003333 EEEEFFFF 
   8-15 11110070 22222222 66666666 33333335 11111111 00000000 22222222 11111111 
  16-23 22222222 33333333 66666666 00000000 00000000 00000000 00000000 00000000 
RAM 70- 11111111 22222222 33333333 44444444 22222222 66666666 00000000 00000000 

./part3b:info: simulation stopped by --stop-time @540ns
