# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Master_and_slave.srcs/sources_1/imports/Codigos/slave/slave.srcs/sources_1/imports/vhdl/i2cslave.vhd" \
"../../../../Master_and_slave.srcs/sources_1/new/Top_func.vhd" \
"../../../../Master_and_slave.srcs/sources_1/imports/Codigos/master/master.srcs/sources_1/imports/vhdl/i2cmaster.vhd" \
"../../../../Master_and_slave.srcs/sim_1/new/TB_Top_Func.vhd" \

# Do not sort compile order
nosort
