Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys.qsys --synthesis=VERILOG --output-directory=/home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis --family="Cyclone V" --part=5CEFA2F23C8
Progress: Loading ADCinterface3/ADCinterface_qsys.qsys
Progress: Reading input file
Progress: Adding ADCinterface_0 [ADCinterface 1.0]
Progress: Parameterizing module ADCinterface_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding write_master_0 [write_master 1.0]
Progress: Parameterizing module write_master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADCinterface_qsys: Generating ADCinterface_qsys "ADCinterface_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master write_master_0.avmm_ddr3_master and slave onchip_memory2_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master write_master_0.avmm_ddr3_master and slave onchip_memory2_0.s2 because the master has address signal 32 bit wide, but the slave is 13 bit wide.
Info: ADCinterface_0: "ADCinterface_qsys" instantiated ADCinterface "ADCinterface_0"
Info: master_0: "ADCinterface_qsys" instantiated altera_jtag_avalon_master "master_0"
Info: onchip_memory2_0: Starting RTL generation for module 'ADCinterface_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/eric/altera/15.0/quartus/linux64/perl/bin/perl -I /home/eric/altera/15.0/quartus/linux64/perl/lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin/europa -I /home/eric/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ADCinterface_qsys_onchip_memory2_0 --dir=/tmp/alt6660_3148380355320352516.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/eric/altera/15.0/quartus --verilog --config=/tmp/alt6660_3148380355320352516.dir/0005_onchip_memory2_0_gen//ADCinterface_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'ADCinterface_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "ADCinterface_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: write_master_0: "ADCinterface_qsys" instantiated write_master "write_master_0"
Info: mm_interconnect_0: "ADCinterface_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "ADCinterface_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "ADCinterface_qsys" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: write_master_0_avmm_ddr3_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "write_master_0_avmm_ddr3_master_translator"
Info: onchip_memory2_0_s2_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s2_translator"
Info: master_0_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: write_master_0_avmm_control_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "write_master_0_avmm_control_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: master_0_master_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: write_master_0_avmm_control_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "write_master_0_avmm_control_burst_adapter"
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: write_master_0_avmm_control_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "write_master_0_avmm_control_rsp_width_adapter"
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/eric/Documents/Verilog_stuff/ADCinterface3/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ADCinterface_qsys: Done "ADCinterface_qsys" with 31 modules, 53 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
