#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar 23 16:00:14 2022
# Process ID: 19604
# Current directory: C:/Users/liams/Documents/GitHub/Virtex-HDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16596 C:\Users\liams\Documents\GitHub\Virtex-HDL\Virtex-HDL.xpr
# Log file: C:/Users/liams/Documents/GitHub/Virtex-HDL/vivado.log
# Journal file: C:/Users/liams/Documents/GitHub/Virtex-HDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.xpr
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
reset_run synth_1
reset_run blk_mem_frame_buffer_synth_1
reset_run blk_mem_blobs_synth_1
reset_run fifo_python_to_blob_synth_1
reset_run fifo_python_stream_synth_1
reset_run clk_wiz_0_synth_1
reset_run fifo_virtex_config_synth_1
set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
set_property AUTO_INCREMENTAL_CHECKPOINT.DIRECTORY C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/utils_1/imports/synth_1 [get_runs synth_1]
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFGCE} CONFIG.CLKOUT2_DRIVES {BUFGCE} CONFIG.CLKOUT3_DRIVES {BUFGCE} CONFIG.CLKOUT4_DRIVES {BUFGCE} CONFIG.CLKOUT5_DRIVES {BUFGCE} CONFIG.CLKOUT6_DRIVES {BUFGCE} CONFIG.CLKOUT7_DRIVES {BUFGCE} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {80.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {4} CONFIG.CLKOUT1_JITTER {229.362} CONFIG.CLKOUT1_PHASE_ERROR {114.212} CONFIG.CLKOUT2_JITTER {167.017} CONFIG.CLKOUT2_PHASE_ERROR {114.212} CONFIG.CLKOUT3_JITTER {126.455} CONFIG.CLKOUT3_PHASE_ERROR {114.212}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 20
wait_on_run clk_wiz_0_synth_1
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files -ipstatic_source_dir C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/modelsim} {questa=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/questa} {riviera=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/riviera} {activehdl=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
set_property AUTO_INCREMENTAL_CHECKPOINT 0 [get_runs synth_1]
set_property write_incremental_synth_checkpoint true [get_runs synth_1]
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
set_property write_incremental_synth_checkpoint false [get_runs synth_1]
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.USE_MIN_POWER {true} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200} CONFIG.USE_SAFE_CLOCK_STARTUP {true} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.JITTER_SEL {No_Jitter} CONFIG.CLKOUT1_DRIVES {BUFGCE} CONFIG.CLKOUT2_DRIVES {BUFGCE} CONFIG.CLKOUT3_DRIVES {BUFGCE} CONFIG.CLKOUT4_DRIVES {BUFGCE} CONFIG.CLKOUT5_DRIVES {BUFGCE} CONFIG.CLKOUT6_DRIVES {BUFGCE} CONFIG.CLKOUT7_DRIVES {BUFGCE} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {80.000} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.5} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.5} CONFIG.MMCM_CLKOUT2_DIVIDE {4} CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.5} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {229.362} CONFIG.CLKOUT1_PHASE_ERROR {114.212} CONFIG.CLKOUT2_JITTER {167.017} CONFIG.CLKOUT2_PHASE_ERROR {114.212} CONFIG.CLKOUT3_JITTER {126.455} CONFIG.CLKOUT3_PHASE_ERROR {114.212}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 20
wait_on_run clk_wiz_0_synth_1
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci] -directory C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files -ipstatic_source_dir C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/modelsim} {questa=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/questa} {riviera=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/riviera} {activehdl=C:/Users/liams/Documents/GitHub/Virtex-HDL/Virtex-HDL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
