{
  "module_name": "nau8540.h",
  "hash_id": "bb1a27137bbb38ca7e24a6eeb65399a4ef9790e611543da3b66810995816338a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/nau8540.h",
  "human_readable_source": " \n \n\n#ifndef __NAU8540_H__\n#define __NAU8540_H__\n\n#define NAU8540_REG_SW_RESET\t\t\t0x00\n#define NAU8540_REG_POWER_MANAGEMENT\t0x01\n#define NAU8540_REG_CLOCK_CTRL\t\t0x02\n#define NAU8540_REG_CLOCK_SRC\t\t\t0x03\n#define NAU8540_REG_FLL1\t\t\t0x04\n#define NAU8540_REG_FLL2\t\t\t0x05\n#define NAU8540_REG_FLL3\t\t\t0x06\n#define NAU8540_REG_FLL4\t\t\t0x07\n#define NAU8540_REG_FLL5\t\t\t0x08\n#define NAU8540_REG_FLL6\t\t\t0x09\n#define NAU8540_REG_FLL_VCO_RSV\t\t0x0A\n#define NAU8540_REG_PCM_CTRL0\t\t\t0x10\n#define NAU8540_REG_PCM_CTRL1\t\t\t0x11\n#define NAU8540_REG_PCM_CTRL2\t\t\t0x12\n#define NAU8540_REG_PCM_CTRL3\t\t\t0x13\n#define NAU8540_REG_PCM_CTRL4\t\t\t0x14\n#define NAU8540_REG_ALC_CONTROL_1\t\t0x20\n#define NAU8540_REG_ALC_CONTROL_2\t\t0x21\n#define NAU8540_REG_ALC_CONTROL_3\t\t0x22\n#define NAU8540_REG_ALC_CONTROL_4\t\t0x23\n#define NAU8540_REG_ALC_CONTROL_5\t\t0x24\n#define NAU8540_REG_ALC_GAIN_CH12\t\t0x2D\n#define NAU8540_REG_ALC_GAIN_CH34\t\t0x2E\n#define NAU8540_REG_ALC_STATUS\t\t0x2F\n#define NAU8540_REG_NOTCH_FIL1_CH1\t\t0x30\n#define NAU8540_REG_NOTCH_FIL2_CH1\t\t0x31\n#define NAU8540_REG_NOTCH_FIL1_CH2\t\t0x32\n#define NAU8540_REG_NOTCH_FIL2_CH2\t\t0x33\n#define NAU8540_REG_NOTCH_FIL1_CH3\t\t0x34\n#define NAU8540_REG_NOTCH_FIL2_CH3\t\t0x35\n#define NAU8540_REG_NOTCH_FIL1_CH4\t\t0x36\n#define NAU8540_REG_NOTCH_FIL2_CH4\t\t0x37\n#define NAU8540_REG_HPF_FILTER_CH12\t\t0x38\n#define NAU8540_REG_HPF_FILTER_CH34\t\t0x39\n#define NAU8540_REG_ADC_SAMPLE_RATE\t\t0x3A\n#define NAU8540_REG_DIGITAL_GAIN_CH1\t\t0x40\n#define NAU8540_REG_DIGITAL_GAIN_CH2\t\t0x41\n#define NAU8540_REG_DIGITAL_GAIN_CH3\t\t0x42\n#define NAU8540_REG_DIGITAL_GAIN_CH4\t\t0x43\n#define NAU8540_REG_DIGITAL_MUX\t\t0x44\n#define NAU8540_REG_P2P_CH1\t\t\t0x48\n#define NAU8540_REG_P2P_CH2\t\t\t0x49\n#define NAU8540_REG_P2P_CH3\t\t\t0x4A\n#define NAU8540_REG_P2P_CH4\t\t\t0x4B\n#define NAU8540_REG_PEAK_CH1\t\t\t0x4C\n#define NAU8540_REG_PEAK_CH2\t\t\t0x4D\n#define NAU8540_REG_PEAK_CH3\t\t\t0x4E\n#define NAU8540_REG_PEAK_CH4\t\t\t0x4F\n#define NAU8540_REG_GPIO_CTRL\t\t\t0x50\n#define NAU8540_REG_MISC_CTRL\t\t\t0x51\n#define NAU8540_REG_I2C_CTRL\t\t\t0x52\n#define NAU8540_REG_I2C_DEVICE_ID\t\t0x58\n#define NAU8540_REG_RST\t\t\t0x5A\n#define NAU8540_REG_VMID_CTRL\t\t\t0x60\n#define NAU8540_REG_MUTE\t\t\t0x61\n#define NAU8540_REG_ANALOG_ADC1\t\t0x64\n#define NAU8540_REG_ANALOG_ADC2\t\t0x65\n#define NAU8540_REG_ANALOG_PWR\t\t0x66\n#define NAU8540_REG_MIC_BIAS\t\t\t0x67\n#define NAU8540_REG_REFERENCE\t\t\t0x68\n#define NAU8540_REG_FEPGA1\t\t\t0x69\n#define NAU8540_REG_FEPGA2\t\t\t0x6A\n#define NAU8540_REG_FEPGA3\t\t\t0x6B\n#define NAU8540_REG_FEPGA4\t\t\t0x6C\n#define NAU8540_REG_PWR\t\t\t0x6D\n#define NAU8540_REG_MAX\t\t\tNAU8540_REG_PWR\n\n\n \n#define NAU8540_ADC4_EN\t\t(0x1 << 3)\n#define NAU8540_ADC3_EN\t\t(0x1 << 2)\n#define NAU8540_ADC2_EN\t\t(0x1 << 1)\n#define NAU8540_ADC1_EN\t\t0x1\n\n \n#define NAU8540_CLK_ADC_EN\t\t(0x1 << 15)\n#define NAU8540_CLK_I2S_EN\t\t(0x1 << 1)\n\n \n#define NAU8540_CLK_SRC_SFT\t\t15\n#define NAU8540_CLK_SRC_MASK\t\t(1 << NAU8540_CLK_SRC_SFT)\n#define NAU8540_CLK_SRC_VCO\t\t(1 << NAU8540_CLK_SRC_SFT)\n#define NAU8540_CLK_SRC_MCLK\t\t(0 << NAU8540_CLK_SRC_SFT)\n#define NAU8540_CLK_ADC_SRC_SFT\t6\n#define NAU8540_CLK_ADC_SRC_MASK\t(0x3 << NAU8540_CLK_ADC_SRC_SFT)\n#define NAU8540_CLK_MCLK_SRC_MASK\t0xf\n\n \n#define NAU8540_ICTRL_LATCH_SFT\t10\n#define NAU8540_ICTRL_LATCH_MASK\t(0x7 << NAU8540_ICTRL_LATCH_SFT)\n#define NAU8540_FLL_RATIO_MASK\t0x7f\n\n \n#define NAU8540_GAIN_ERR_SFT\t\t12\n#define NAU8540_GAIN_ERR_MASK\t\t(0xf << NAU8540_GAIN_ERR_SFT)\n#define NAU8540_FLL_CLK_SRC_SFT\t10\n#define NAU8540_FLL_CLK_SRC_MASK\t(0x3 << NAU8540_FLL_CLK_SRC_SFT)\n#define NAU8540_FLL_CLK_SRC_MCLK\t(0 << NAU8540_FLL_CLK_SRC_SFT)\n#define NAU8540_FLL_CLK_SRC_BLK\t(0x2 << NAU8540_FLL_CLK_SRC_SFT)\n#define NAU8540_FLL_CLK_SRC_FS\t\t(0x3 << NAU8540_FLL_CLK_SRC_SFT)\n#define NAU8540_FLL_INTEGER_MASK\t0x3ff\n\n \n#define NAU8540_FLL_REF_DIV_SFT\t10\n#define NAU8540_FLL_REF_DIV_MASK\t(0x3 << NAU8540_FLL_REF_DIV_SFT)\n\n \n#define NAU8540_FLL_PDB_DAC_EN\t(0x1 << 15)\n#define NAU8540_FLL_LOOP_FTR_EN\t(0x1 << 14)\n#define NAU8540_FLL_CLK_SW_MASK\t(0x1 << 13)\n#define NAU8540_FLL_CLK_SW_N2\t\t(0x1 << 13)\n#define NAU8540_FLL_CLK_SW_REF\t(0x0 << 13)\n#define NAU8540_FLL_FTR_SW_MASK\t(0x1 << 12)\n#define NAU8540_FLL_FTR_SW_ACCU\t(0x1 << 12)\n#define NAU8540_FLL_FTR_SW_FILTER\t(0x0 << 12)\n\n \n#define NAU8540_DCO_EN\t\t\t(0x1 << 15)\n#define NAU8540_SDM_EN\t\t\t(0x1 << 14)\n#define NAU8540_CUTOFF500\t\t(0x1 << 13)\n\n \n#define NAU8540_I2S_BP_SFT\t\t7\n#define NAU8540_I2S_BP_INV\t\t(0x1 << NAU8540_I2S_BP_SFT)\n#define NAU8540_I2S_PCMB_SFT\t\t6\n#define NAU8540_I2S_PCMB_EN\t\t(0x1 << NAU8540_I2S_PCMB_SFT)\n#define NAU8540_I2S_DL_SFT\t\t2\n#define NAU8540_I2S_DL_MASK\t\t(0x3 << NAU8540_I2S_DL_SFT)\n#define NAU8540_I2S_DL_16\t\t(0 << NAU8540_I2S_DL_SFT)\n#define NAU8540_I2S_DL_20\t\t(0x1 << NAU8540_I2S_DL_SFT)\n#define NAU8540_I2S_DL_24\t\t(0x2 << NAU8540_I2S_DL_SFT)\n#define NAU8540_I2S_DL_32\t\t(0x3 << NAU8540_I2S_DL_SFT)\n#define NAU8540_I2S_DF_MASK\t\t0x3\n#define NAU8540_I2S_DF_RIGTH\t\t0\n#define NAU8540_I2S_DF_LEFT\t\t0x1\n#define NAU8540_I2S_DF_I2S\t\t0x2\n#define NAU8540_I2S_DF_PCM_AB\t\t0x3\n\n \n#define NAU8540_I2S_DO12_TRI\t\t(0x1 << 15)\n#define NAU8540_I2S_LRC_DIV_SFT\t12\n#define NAU8540_I2S_LRC_DIV_MASK\t(0x3 << NAU8540_I2S_LRC_DIV_SFT)\n#define NAU8540_I2S_DO12_OE\t\t(0x1 << 4)\n#define NAU8540_I2S_MS_SFT\t\t3\n#define NAU8540_I2S_MS_MASK\t\t(0x1 << NAU8540_I2S_MS_SFT)\n#define NAU8540_I2S_MS_MASTER\t\t(0x1 << NAU8540_I2S_MS_SFT)\n#define NAU8540_I2S_MS_SLAVE\t\t(0x0 << NAU8540_I2S_MS_SFT)\n#define NAU8540_I2S_BLK_DIV_MASK\t0x7\n\n \n#define NAU8540_I2S_DO34_TRI\t\t(0x1 << 15)\n#define NAU8540_I2S_DO34_OE\t\t(0x1 << 11)\n#define NAU8540_I2S_TSLOT_L_MASK\t0x3ff\n\n \n#define NAU8540_TDM_MODE\t\t(0x1 << 15)\n#define NAU8540_TDM_OFFSET_EN\t\t(0x1 << 14)\n#define NAU8540_TDM_TX_MASK\t\t0xf\n\n \n#define NAU8540_CH_SYNC\t\t(0x1 << 14)\n#define NAU8540_ADC_OSR_MASK\t\t0x3\n#define NAU8540_ADC_OSR_256\t\t0x3\n#define NAU8540_ADC_OSR_128\t\t0x2\n#define NAU8540_ADC_OSR_64\t\t0x1\n#define NAU8540_ADC_OSR_32\t\t0x0\n\n \n#define NAU8540_VMID_EN\t\t(1 << 6)\n#define NAU8540_VMID_SEL_SFT\t\t4\n#define NAU8540_VMID_SEL_MASK\t\t(0x3 << NAU8540_VMID_SEL_SFT)\n\n \n#define NAU8540_PU_PRE\t\t\t(0x1 << 8)\n\n \n#define NAU8540_PRECHARGE_DIS\t\t(0x1 << 13)\n#define NAU8540_GLOBAL_BIAS_EN\t(0x1 << 12)\n\n \n#define NAU8540_FEPGA1_MODCH2_SHT_SFT\t7\n#define NAU8540_FEPGA1_MODCH2_SHT\t(0x1 << NAU8540_FEPGA1_MODCH2_SHT_SFT)\n#define NAU8540_FEPGA1_MODCH1_SHT_SFT\t3\n#define NAU8540_FEPGA1_MODCH1_SHT\t(0x1 << NAU8540_FEPGA1_MODCH1_SHT_SFT)\n\n \n#define NAU8540_FEPGA2_MODCH4_SHT_SFT\t7\n#define NAU8540_FEPGA2_MODCH4_SHT\t(0x1 << NAU8540_FEPGA2_MODCH4_SHT_SFT)\n#define NAU8540_FEPGA2_MODCH3_SHT_SFT\t3\n#define NAU8540_FEPGA2_MODCH3_SHT\t(0x1 << NAU8540_FEPGA2_MODCH3_SHT_SFT)\n\n\n \nenum {\n\tNAU8540_CLK_DIS,\n\tNAU8540_CLK_MCLK,\n\tNAU8540_CLK_INTERNAL,\n\tNAU8540_CLK_FLL_MCLK,\n\tNAU8540_CLK_FLL_BLK,\n\tNAU8540_CLK_FLL_FS,\n};\n\nstruct nau8540 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n};\n\nstruct nau8540_fll {\n\tint mclk_src;\n\tint ratio;\n\tint fll_frac;\n\tint fll_int;\n\tint clk_ref_div;\n};\n\nstruct nau8540_fll_attr {\n\tunsigned int param;\n\tunsigned int val;\n};\n\n \nstruct nau8540_osr_attr {\n\tunsigned int osr;\n\tunsigned int clk_src;\n};\n\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}