// Seed: 3478185471
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri id_7
);
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    output wor id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    output tri1 id_14,
    output supply0 id_15
);
  assign id_15 = 1;
  module_0(
      id_5, id_5, id_14, id_5, id_1, id_1, id_11, id_4
  );
endmodule
