--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PongNexys3.twx PongNexys3.ncd -o PongNexys3.twr
PongNexys3.pcf

Design file:              PongNexys3.ncd
Physical constraint file: PongNexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1809 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.476ns.
--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_4 (SLICE_X9Y33.C2), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y33.C1      net (fanout=3)        1.003   clock_module/hz50m_clk_count<12>
    SLICE_X10Y33.COUT    Topcyc                0.280   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi2
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.C2       net (fanout=14)       1.166   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (1.261ns logic, 2.172ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y33.C1      net (fanout=3)        1.003   clock_module/hz50m_clk_count<12>
    SLICE_X10Y33.COUT    Topcyc                0.277   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<2>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.C2       net (fanout=14)       1.166   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.258ns logic, 2.172ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_11 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_11 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.BMUX     Tshcko                0.461   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_11
    SLICE_X10Y33.C3      net (fanout=3)        0.918   clock_module/hz50m_clk_count<11>
    SLICE_X10Y33.COUT    Topcyc                0.280   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi2
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.C2       net (fanout=14)       1.166   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.331ns logic, 2.087ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_5 (SLICE_X9Y33.C2), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y33.C1      net (fanout=3)        1.003   clock_module/hz50m_clk_count<12>
    SLICE_X10Y33.COUT    Topcyc                0.280   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi2
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.C2       net (fanout=14)       1.166   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.227   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_5_glue_rst
                                                       clock_module/hz50m_clk_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.166ns logic, 2.172ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y33.C1      net (fanout=3)        1.003   clock_module/hz50m_clk_count<12>
    SLICE_X10Y33.COUT    Topcyc                0.277   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<2>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.C2       net (fanout=14)       1.166   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.227   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_5_glue_rst
                                                       clock_module/hz50m_clk_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (1.163ns logic, 2.172ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_11 (FF)
  Destination:          clock_module/hz50m_clk_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_11 to clock_module/hz50m_clk_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.BMUX     Tshcko                0.461   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_11
    SLICE_X10Y33.C3      net (fanout=3)        0.918   clock_module/hz50m_clk_count<11>
    SLICE_X10Y33.COUT    Topcyc                0.280   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi2
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.C2       net (fanout=14)       1.166   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.227   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_5_glue_rst
                                                       clock_module/hz50m_clk_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.236ns logic, 2.087ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_1 (SLICE_X9Y33.A2), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y33.C1      net (fanout=3)        1.003   clock_module/hz50m_clk_count<12>
    SLICE_X10Y33.COUT    Topcyc                0.280   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi2
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.A2       net (fanout=14)       1.009   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_1_glue_rst
                                                       clock_module/hz50m_clk_count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (1.261ns logic, 2.015ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y33.C1      net (fanout=3)        1.003   clock_module/hz50m_clk_count<12>
    SLICE_X10Y33.COUT    Topcyc                0.277   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<2>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.A2       net (fanout=14)       1.009   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_1_glue_rst
                                                       clock_module/hz50m_clk_count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.258ns logic, 2.015ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_11 (FF)
  Destination:          clock_module/hz50m_clk_count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_11 to clock_module/hz50m_clk_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.BMUX     Tshcko                0.461   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_11
    SLICE_X10Y33.C3      net (fanout=3)        0.918   clock_module/hz50m_clk_count<11>
    SLICE_X10Y33.COUT    Topcyc                0.280   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi2
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y34.BMUX    Tcinb                 0.268   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.A2       net (fanout=14)       1.009   clock_module/Mcompar_n0001_cy<5>
    SLICE_X9Y33.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_1_glue_rst
                                                       clock_module/hz50m_clk_count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.331ns logic, 1.930ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_11 (SLICE_X9Y34.B5), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_10 (FF)
  Destination:          clock_module/hz50m_clk_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_10 to clock_module/hz50m_clk_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.BQ       Tcko                  0.198   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_10
    SLICE_X8Y34.C4       net (fanout=3)        0.121   clock_module/hz50m_clk_count<10>
    SLICE_X8Y34.DMUX     Topcd                 0.279   clock_module/Mcount_hz50m_clk_count_cy<11>
                                                       clock_module/hz50m_clk_count<10>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X9Y34.B5       net (fanout=1)        0.070   Result<11>
    SLICE_X9Y34.CLK      Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_11_glue_rst
                                                       clock_module/hz50m_clk_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.632ns logic, 0.191ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_11 (FF)
  Destination:          clock_module/hz50m_clk_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_11 to clock_module/hz50m_clk_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.BMUX     Tshcko                0.244   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_11
    SLICE_X8Y34.D5       net (fanout=3)        0.199   clock_module/hz50m_clk_count<11>
    SLICE_X8Y34.DMUX     Topdd                 0.243   clock_module/Mcount_hz50m_clk_count_cy<11>
                                                       clock_module/hz50m_clk_count<11>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X9Y34.B5       net (fanout=1)        0.070   Result<11>
    SLICE_X9Y34.CLK      Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_11_glue_rst
                                                       clock_module/hz50m_clk_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.642ns logic, 0.269ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_7 (FF)
  Destination:          clock_module/hz50m_clk_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_7 to clock_module/hz50m_clk_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DMUX     Tshcko                0.244   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7
    SLICE_X8Y33.D4       net (fanout=3)        0.108   clock_module/hz50m_clk_count<7>
    SLICE_X8Y33.COUT     Topcyd                0.181   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/hz50m_clk_count<7>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.001   clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X8Y34.DMUX     Tcind                 0.154   clock_module/Mcount_hz50m_clk_count_cy<11>
                                                       clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X9Y34.B5       net (fanout=1)        0.070   Result<11>
    SLICE_X9Y34.CLK      Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_11_glue_rst
                                                       clock_module/hz50m_clk_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.734ns logic, 0.179ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_7 (SLICE_X9Y33.D4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_7 (FF)
  Destination:          clock_module/hz50m_clk_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_7 to clock_module/hz50m_clk_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DMUX     Tshcko                0.244   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7
    SLICE_X8Y33.D4       net (fanout=3)        0.108   clock_module/hz50m_clk_count<7>
    SLICE_X8Y33.DMUX     Topdd                 0.243   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/hz50m_clk_count<7>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X9Y33.D4       net (fanout=1)        0.108   Result<7>
    SLICE_X9Y33.CLK      Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7_glue_rst
                                                       clock_module/hz50m_clk_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.642ns logic, 0.216ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_2 (FF)
  Destination:          clock_module/hz50m_clk_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_2 to clock_module/hz50m_clk_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.198   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_2
    SLICE_X8Y32.C5       net (fanout=3)        0.165   clock_module/hz50m_clk_count<2>
    SLICE_X8Y32.COUT     Topcyc                0.195   clock_module/Mcount_hz50m_clk_count_cy<3>
                                                       clock_module/hz50m_clk_count<2>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.001   clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y33.DMUX     Tcind                 0.154   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X9Y33.D4       net (fanout=1)        0.108   Result<7>
    SLICE_X9Y33.CLK      Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7_glue_rst
                                                       clock_module/hz50m_clk_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.702ns logic, 0.274ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_3 (FF)
  Destination:          clock_module/hz50m_clk_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_3 to clock_module/hz50m_clk_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.AMUX     Tshcko                0.244   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_3
    SLICE_X8Y32.D5       net (fanout=3)        0.162   clock_module/hz50m_clk_count<3>
    SLICE_X8Y32.COUT     Topcyd                0.181   clock_module/Mcount_hz50m_clk_count_cy<3>
                                                       clock_module/hz50m_clk_count<3>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.001   clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y33.DMUX     Tcind                 0.154   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X9Y33.D4       net (fanout=1)        0.108   Result<7>
    SLICE_X9Y33.CLK      Tah         (-Th)    -0.155   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_7_glue_rst
                                                       clock_module/hz50m_clk_count_7
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.734ns logic, 0.271ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_4 (SLICE_X9Y33.C5), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_2 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_2 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.198   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_2
    SLICE_X8Y32.C5       net (fanout=3)        0.165   clock_module/hz50m_clk_count<2>
    SLICE_X8Y32.COUT     Topcyc                0.195   clock_module/Mcount_hz50m_clk_count_cy<3>
                                                       clock_module/hz50m_clk_count<2>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.001   clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.127   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X9Y33.C5       net (fanout=1)        0.054   Result<4>
    SLICE_X9Y33.CLK      Tah         (-Th)    -0.215   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.735ns logic, 0.220ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.967ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_4 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_4 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4
    SLICE_X8Y33.A1       net (fanout=3)        0.256   clock_module/hz50m_clk_count<4>
    SLICE_X8Y33.AMUX     Topaa                 0.244   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/hz50m_clk_count<4>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X9Y33.C5       net (fanout=1)        0.054   Result<4>
    SLICE_X9Y33.CLK      Tah         (-Th)    -0.215   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.657ns logic, 0.310ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_3 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_3 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.AMUX     Tshcko                0.244   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_3
    SLICE_X8Y32.D5       net (fanout=3)        0.162   clock_module/hz50m_clk_count<3>
    SLICE_X8Y32.COUT     Topcyd                0.181   clock_module/Mcount_hz50m_clk_count_cy<3>
                                                       clock_module/hz50m_clk_count<3>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.001   clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.127   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X9Y33.C5       net (fanout=1)        0.054   Result<4>
    SLICE_X9Y33.CLK      Tah         (-Th)    -0.215   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.767ns logic, 0.217ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: InputClock_BUFGP/BUFG/I0
  Logical resource: InputClock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: InputClock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clock_module/hz50m_clk_count<0>/CLK
  Logical resource: clock_module/hz50m_clk_count_0/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clock_module/hz50m_clk_count<6>/CLK
  Logical resource: clock_module/hz50m_clk_count_3/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock InputClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
InputClock     |         |         |         |    3.476|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1809 paths, 0 nets, and 108 connections

Design statistics:
   Minimum period:   3.476ns{1}   (Maximum frequency: 287.687MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 12:05:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



