
---------- Begin Simulation Statistics ----------
final_tick                                26275729375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    243                       # Simulator instruction rate (inst/s)
host_mem_usage                                8750772                       # Number of bytes of host memory used
host_op_rate                                      249                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31416.61                       # Real time elapsed on the host
host_tick_rate                                 715766                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7619384                       # Number of instructions simulated
sim_ops                                       7815689                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022487                       # Number of seconds simulated
sim_ticks                                 22486951875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.287062                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  314173                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               322934                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                457                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3678                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            321704                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2758                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1094                       # Number of indirect misses.
system.cpu.branchPred.lookups                  343177                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7372                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2012309                       # Number of instructions committed
system.cpu.committedOps                       2042778                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.390450                       # CPI: cycles per instruction
system.cpu.discardedOps                          9990                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1028339                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81277                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           619108                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2153127                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294946                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      429                       # number of quiesce instructions executed
system.cpu.numCycles                          6822633                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       429                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1330740     65.14%     65.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1045      0.05%     65.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                  80186      3.93%     69.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                630807     30.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2042778                       # Class of committed instruction
system.cpu.quiesceCycles                     29156490                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4669506                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        577276                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              191247                       # Transaction distribution
system.membus.trans_dist::ReadResp             191820                       # Transaction distribution
system.membus.trans_dist::WriteReq             101578                       # Transaction distribution
system.membus.trans_dist::WriteResp            101578                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          245                       # Transaction distribution
system.membus.trans_dist::WriteClean               27                       # Transaction distribution
system.membus.trans_dist::CleanEvict              247                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           264                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       288047                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        288047                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       577193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       586802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       576094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       576094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1163639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10607                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56111                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     18434408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     18434408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18510295                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            869759                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007806                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  869706     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      53      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              869759                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1461934126                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9736250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              705453                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1872625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7403930                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1160193330                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1577250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2914401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       728600                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3643002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       728600                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2914401                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3643002                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3643002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3643002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7286003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       235008                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       235008                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       425797                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       425797                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3850                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7636                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1122306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1163266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1321610                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6050                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10607                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17956868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     18612228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21033687                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2185009125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1794674087                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1132357000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2914401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4371602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5828802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13114805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5828802                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4371602                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10200404                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2914401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10200404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10200404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23315210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2185801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10200404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2185801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14572006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4371602                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1503094                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5874696                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2185801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14572006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3688895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20446702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       190767                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       190767                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        97280                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        97280                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       540674                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       576094                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17301508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     18434408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       356698                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       356698    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       356698                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    815426250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1051091000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962836415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17486407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29144012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2009466834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43716018                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43777031                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87493050                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2006552433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61263439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29144012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2096959884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22609924                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12320772                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21495812                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       176128                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4304897                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       385025                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2678785                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20400809                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731514884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    250638505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2914401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1005468599                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    408016171                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    547907607                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    955923778                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20400809                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1139531055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    798546112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2914401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1961392377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19776                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19776                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          309                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          328                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       879443                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54076                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         933519                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       879443                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       879443                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       879443                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54076                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        933519                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11665412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12231528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5636096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6243328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       182273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              191127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        88064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              97552                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20461822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    518763595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2185801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1503094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1024594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             543938906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         774138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17486407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    250638505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5828802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       728600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2185801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            277642254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         774138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37948229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    769402100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8014603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       728600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3688895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1024594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            821581160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    270145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006450109500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          274                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          274                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              350011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             103733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      191127                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      97552                       # Number of write requests accepted
system.mem_ctrls.readBursts                    191127                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6172949210                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  954560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11184389210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32334.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58584.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       150                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   178037                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   90804                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                191124                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97552                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  167817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    306                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.340040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.009981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.835572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          480      2.44%      2.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          438      2.23%      4.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          310      1.58%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          234      1.19%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          515      2.62%     10.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          229      1.17%     11.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          319      1.62%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          266      1.35%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16842     85.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19633                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     696.784672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1335.900819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           181     66.06%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.36%     66.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.36%     66.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           36     13.14%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.73%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      1.46%     82.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           38     13.87%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.09%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.36%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            2      0.73%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            4      1.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           274                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     356.047445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    118.026134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    442.309666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            107     39.05%     39.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      6.57%     45.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      9.12%     54.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           17      6.20%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      1.09%     62.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.73%     62.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.82%     64.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.46%     66.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      1.82%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.46%     69.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.36%     69.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.36%     70.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.36%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.36%     70.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.55%     73.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     26.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           274                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12218368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6243648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12231528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6243328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       543.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       277.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    543.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    277.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22486831875                       # Total gap between requests
system.mem_ctrls.avgGap                      77895.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11653124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5635136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20458619.850183673203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 518217144.981549441814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2143109.491579324938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1503093.891421422362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1007517.609587093000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 831059.723162234877                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17486407.325714971870                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 250595813.577779531479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5828802.441904990003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 728600.305238123750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2185800.915714371484                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       182273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        88064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    409443315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10668929570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43869385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     45276530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16870410                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28407187875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6708874250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 385437034500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1367060500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  47792299250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    495432875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56898.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58532.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57121.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85427.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46862.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 104438190.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1091939.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4376783.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    667510.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 186688668.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    645094.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17743274280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3530747095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 858                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           429                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42477802.738928                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    215946049.945824                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          429    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             429                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8052752000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18222977375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1067149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1067149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1067149                       # number of overall hits
system.cpu.icache.overall_hits::total         1067149                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          309                       # number of overall misses
system.cpu.icache.overall_misses::total           309                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13489375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13489375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13489375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13489375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1067458                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1067458                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1067458                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1067458                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000289                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000289                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000289                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000289                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43654.935275                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43654.935275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43654.935275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43654.935275                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          309                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          309                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          309                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          309                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12999125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12999125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12999125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12999125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000289                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000289                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42068.365696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42068.365696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42068.365696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42068.365696                       # average overall mshr miss latency
system.cpu.icache.replacements                    125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1067149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1067149                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           309                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13489375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13489375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1067458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1067458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43654.935275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43654.935275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12999125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12999125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42068.365696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42068.365696                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           404.828619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              643201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               125                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5145.608000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   404.828619                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.790681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.790681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2135225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2135225                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       129786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           129786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       129786                       # number of overall hits
system.cpu.dcache.overall_hits::total          129786                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          501                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            501                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          501                       # number of overall misses
system.cpu.dcache.overall_misses::total           501                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     39450500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39450500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     39450500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39450500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       130287                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       130287                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       130287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       130287                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003845                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003845                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003845                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003845                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78743.512974                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78743.512974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78743.512974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78743.512974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.dcache.writebacks::total               245                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4778                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4778                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29361000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29361000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10426875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10426875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002909                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77469.656992                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77469.656992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77469.656992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77469.656992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2182.267685                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2182.267685                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22270125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22270125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76267.551370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76267.551370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          480                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          480                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10426875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10426875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75973.484848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75973.484848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.656250                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.656250                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          209                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          209                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17180375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17180375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82202.751196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82202.751196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4298                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4298                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9304000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9304000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80904.347826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80904.347826                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       288047                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       288047                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2999625625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2999625625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10413.667301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10413.667301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        74329                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        74329                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       213718                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       213718                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2913654501                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2913654501                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13633.173158                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13633.173158                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.642633                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6051                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               394                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.357868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.642633                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2825903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2825903                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26275729375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26275910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    243                       # Simulator instruction rate (inst/s)
host_mem_usage                                8750772                       # Number of bytes of host memory used
host_op_rate                                      249                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31416.78                       # Real time elapsed on the host
host_tick_rate                                 715768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7619393                       # Number of instructions simulated
sim_ops                                       7815704                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022487                       # Number of seconds simulated
sim_ticks                                 22487132500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.286476                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  314175                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               322938                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                458                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3680                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            321704                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2758                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1094                       # Number of indirect misses.
system.cpu.branchPred.lookups                  343183                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7374                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          691                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2012318                       # Number of instructions committed
system.cpu.committedOps                       2042793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.390578                       # CPI: cycles per instruction
system.cpu.discardedOps                          9995                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1028356                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             81277                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           619109                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2153368                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294935                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      429                       # number of quiesce instructions executed
system.cpu.numCycles                          6822922                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       429                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1330748     65.14%     65.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1045      0.05%     65.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                  80192      3.93%     69.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                630807     30.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2042793                       # Class of committed instruction
system.cpu.quiesceCycles                     29156490                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4669554                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        577284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              191247                       # Transaction distribution
system.membus.trans_dist::ReadResp             191824                       # Transaction distribution
system.membus.trans_dist::WriteReq             101578                       # Transaction distribution
system.membus.trans_dist::WriteResp            101578                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          246                       # Transaction distribution
system.membus.trans_dist::WriteClean               27                       # Transaction distribution
system.membus.trans_dist::CleanEvict              250                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           266                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       288047                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        288047                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       577199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       586808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       576094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       576094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1163651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10607                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     18434408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     18434408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18510615                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            869763                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007806                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  869710     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      53      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              869763                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1461943751                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9736250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              711078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1872625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7414930                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1160193330                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1587250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2914378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       728594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3642972                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       728594                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2914378                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3642972                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3642972                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3642972                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7285945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       235008                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       235008                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       425797                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       425797                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3850                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7636                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1122306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1163266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1321610                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6050                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10607                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     17956868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     18612228                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21033687                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2185009125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1794674087                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1132357000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2914378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4371567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5828756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13114700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5828756                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4371567                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10200322                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2914378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10200322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10200322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23315022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2185783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10200322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2185783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14571889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4371567                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1503082                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5874649                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2185783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14571889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3688865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20446538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       190767                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       190767                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        97280                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        97280                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       540674                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       576094                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17301508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     18434408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       356698                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       356698    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       356698                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    815426250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1051091000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1962820649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17486267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29143778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2009450694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43715667                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43776680                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87492347                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2006536316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61262947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29143778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2096943041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22609924                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12320772                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21495812                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       176128                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4304897                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       385025                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2678785                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20400645                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731509009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    250636492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2914378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1005460523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    408012894                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    547903206                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    955916100                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20400645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1139521902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    798539698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2914378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1961376623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          311                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          330                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       885128                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        54075                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         939204                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       885128                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       885128                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       885128                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        54075                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        939204                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11665412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12231656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5636096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6243392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       182273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              191129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          273                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        88064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              97553                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20461657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    518759428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2185783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1503082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1030278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             543940229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         776978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17486267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    250636492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5828756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       728594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2185783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            277642870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         776978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37947924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    769395920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8014539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       728594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3688865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1030278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            821583099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    270145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006450109500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          274                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          274                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              350016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             103733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      191129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      97553                       # Number of write requests accepted
system.mem_ctrls.readBursts                    191129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6172957710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  954570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11184450210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32333.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58583.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       150                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   178039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   90804                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                191126                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97553                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  167817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    306                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.340040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.009981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.835572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          480      2.44%      2.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          438      2.23%      4.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          310      1.58%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          234      1.19%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          515      2.62%     10.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          229      1.17%     11.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          319      1.62%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          266      1.35%     14.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16842     85.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19633                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     696.784672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1335.900819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           181     66.06%     66.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.36%     66.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.36%     66.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           36     13.14%     79.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.73%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      1.46%     82.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           38     13.87%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.09%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.36%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            2      0.73%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            4      1.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           274                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     356.047445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    118.026134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    442.309666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            107     39.05%     39.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      6.57%     45.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      9.12%     54.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           17      6.20%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      1.09%     62.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.73%     62.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.82%     64.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.46%     66.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      1.82%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.46%     69.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.36%     69.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.36%     70.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.36%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.36%     70.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.55%     73.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     26.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           274                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12218496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6243648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12231656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6243392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       543.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       277.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    543.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    277.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22487095625                       # Total gap between requests
system.mem_ctrls.avgGap                      77895.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11653124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5635136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20458455.518950670958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 518212982.468974232674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2143092.277327934280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1503081.818013034761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1013201.660994348698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 831053.047781881527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17486266.868396848440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 250593800.699133157730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5828755.622798949480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 728594.452849868685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2185783.358549606055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       182273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          273                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        88064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    409443315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10668929570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43869385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     45276530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16931410                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28407187875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6708874250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 385437034500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1367060500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  47792299250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    495432875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56898.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58532.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57121.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     85427.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46771.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 104055633.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1091939.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4376783.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    667510.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 186688668.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    645094.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17743274280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1216530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3530927720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 858                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           429                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42477802.738928                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    215946049.945824                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          429    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             429                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8052932625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18222977375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1067159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1067159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1067159                       # number of overall hits
system.cpu.icache.overall_hits::total         1067159                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          311                       # number of overall misses
system.cpu.icache.overall_misses::total           311                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13575000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13575000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13575000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13575000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1067470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1067470                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1067470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1067470                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000291                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000291                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000291                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000291                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43649.517685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43649.517685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43649.517685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43649.517685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13082000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13082000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13082000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13082000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000291                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000291                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42064.308682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42064.308682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42064.308682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42064.308682                       # average overall mshr miss latency
system.cpu.icache.replacements                    127                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1067159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1067159                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           311                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13575000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13575000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1067470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1067470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000291                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43649.517685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43649.517685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13082000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13082000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42064.308682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42064.308682                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           404.828653                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2811391                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5245.132463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   404.828653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.790681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.790681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2135251                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2135251                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       129790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           129790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       129790                       # number of overall hits
system.cpu.dcache.overall_hits::total          129790                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          503                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            503                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          503                       # number of overall misses
system.cpu.dcache.overall_misses::total           503                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     39579250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39579250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     39579250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39579250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       130293                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       130293                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       130293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       130293                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003861                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003861                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003861                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003861                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78686.381710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78686.381710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78686.381710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78686.381710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.dcache.writebacks::total               246                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4778                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4778                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29486875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29486875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29486875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29486875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10426875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10426875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002924                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77393.372703                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77393.372703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77393.372703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77393.372703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2182.267685                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2182.267685                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    369                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        80085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           80085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22398875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22398875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        80379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76186.649660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76186.649660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          480                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          480                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20182875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20182875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10426875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10426875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75875.469925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75875.469925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.656250                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.656250                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          209                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          209                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17180375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17180375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82202.751196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82202.751196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4298                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4298                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9304000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9304000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80904.347826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80904.347826                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       288047                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       288047                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2999625625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2999625625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10413.667301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10413.667301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        74329                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        74329                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       213718                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       213718                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2913654501                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2913654501                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13633.173158                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13633.173158                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           497.642628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              133959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            150.010078                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   497.642628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2825929                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2825929                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26275910000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
