#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug 16 13:28:02 2025
# Process ID: 6676
# Current directory: /mnt/d/SoC_Embedded_LAB/FPGA/Blink/test
# Command line: vivado
# Log file: /mnt/d/SoC_Embedded_LAB/FPGA/Blink/test/vivado.log
# Journal file: /mnt/d/SoC_Embedded_LAB/FPGA/Blink/test/vivado.jou
# Running On: BRANDUN, OS: Linux, CPU Frequency: 2188.799 MHz, CPU Physical cores: 8, Host memory: 8160 MB
#-----------------------------------------------------------
start_gui
create_project Blink_IP /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP -part xc7z010clg400-1
set_property board_part digilentinc.com:arty-z7-10:part0:1.1 [current_project]
import_files -norecurse {/mnt/d/Verilog_Lecture/Matbi_FPGA_Season1/Code/Chapter_05_blink_leds/counter_toggle_out.v /mnt/d/Verilog_Lecture/Matbi_FPGA_Season1/Code/Chapter_05_blink_leds/lab5_matbi.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP/Blink_IP.srcs/sources_1/imports/Chapter_05_blink_leds/lab5_matbi.v] -no_script -reset -force -quiet
remove_files  /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP/Blink_IP.srcs/sources_1/imports/Chapter_05_blink_leds/lab5_matbi.v
file delete -force /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP/Blink_IP.srcs/sources_1/imports/Chapter_05_blink_leds/lab5_matbi.v
export_ip_user_files -of_objects  [get_files /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP/Blink_IP.srcs/sources_1/imports/Chapter_05_blink_leds/counter_toggle_out.v] -no_script -reset -force -quiet
remove_files  /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP/Blink_IP.srcs/sources_1/imports/Chapter_05_blink_leds/counter_toggle_out.v
file delete -force /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP/Blink_IP.srcs/sources_1/imports/Chapter_05_blink_leds/counter_toggle_out.v
import_files -norecurse {/mnt/d/SoC_Embedded_LAB/FPGA/Blink/Counter.v /mnt/d/SoC_Embedded_LAB/FPGA/Blink/Blink.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP/Blink_IP.srcs/sources_1/imports/Blink -vendor localdomain -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /mnt/d/Xilinx_Linux/tools/Vivado/2022.2/Projects/Blink_IP/Blink_IP.srcs/sources_1/imports/Blink [current_project]
update_ip_catalog
