$date
	Sat May  6 17:29:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder3_8_tb $end
$var wire 8 ! y [7:0] $end
$var reg 3 " d [2:0] $end
$scope module DUT $end
$var wire 3 # d [2:0] $end
$var reg 8 $ y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#1000000
b10 $
b10 !
b1 "
b1 #
#2000000
b100 $
b100 !
b10 "
b10 #
#3000000
b1000 $
b1000 !
b11 "
b11 #
#4000000
b10000 $
b10000 !
b100 "
b100 #
#5000000
b100000 $
b100000 !
b101 "
b101 #
#6000000
b1000000 $
b1000000 !
b110 "
b110 #
#7000000
b10000000 $
b10000000 !
b111 "
b111 #
#8000000
