{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614793338756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614793338765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 20:42:18 2021 " "Processing started: Wed Mar 03 20:42:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614793338765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793338765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 04_hex_display -c 04_hex_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off 04_hex_display -c 04_hex_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793338765 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "8 " "User specified to use only one processors but 8 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1614793339534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clkdiv1 Clkdiv1 top.v(9) " "Verilog HDL Declaration information at top.v(9): object \"clkdiv1\" differs only in case from object \"Clkdiv1\" in the same scope" {  } { { "top.v" "" { Text "C:/repositories/Verilog/homework2/top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614793351156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clkdiv10 Clkdiv10 top.v(10) " "Verilog HDL Declaration information at top.v(10): object \"clkdiv10\" differs only in case from object \"Clkdiv10\" in the same scope" {  } { { "top.v" "" { Text "C:/repositories/Verilog/homework2/top.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614793351156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/repositories/Verilog/homework2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614793351158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793351158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/repositories/Verilog/homework2/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614793351163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793351163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "hex2seg.v" "" { Text "C:/repositories/Verilog/homework2/hex2seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614793351168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793351168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnthex.v 1 1 " "Found 1 design units, including 1 entities, in source file cnthex.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnthex " "Found entity 1: cnthex" {  } { { "cnthex.v" "" { Text "C:/repositories/Verilog/homework2/cnthex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614793351174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793351174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv10.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv10 " "Found entity 1: clkdiv10" {  } { { "clkdiv10.v" "" { Text "C:/repositories/Verilog/homework2/clkdiv10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614793351179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793351179 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shownumber.v(13) " "Verilog HDL information at shownumber.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "shownumber.v" "" { Text "C:/repositories/Verilog/homework2/shownumber.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614793351184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shownumber.v 1 1 " "Found 1 design units, including 1 entities, in source file shownumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 shownumber " "Found entity 1: shownumber" {  } { { "shownumber.v" "" { Text "C:/repositories/Verilog/homework2/shownumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614793351185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793351185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614793351229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:Clkdiv1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:Clkdiv1\"" {  } { { "top.v" "Clkdiv1" { Text "C:/repositories/Verilog/homework2/top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614793351232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnthex cnthex:Cnthex1 " "Elaborating entity \"cnthex\" for hierarchy \"cnthex:Cnthex1\"" {  } { { "top.v" "Cnthex1" { Text "C:/repositories/Verilog/homework2/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614793351254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv10 clkdiv10:Clkdiv10 " "Elaborating entity \"clkdiv10\" for hierarchy \"clkdiv10:Clkdiv10\"" {  } { { "top.v" "Clkdiv10" { Text "C:/repositories/Verilog/homework2/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614793351257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:Hex2seg1 " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:Hex2seg1\"" {  } { { "top.v" "Hex2seg1" { Text "C:/repositories/Verilog/homework2/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614793351260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shownumber shownumber:Shownumber1 " "Elaborating entity \"shownumber\" for hierarchy \"shownumber:Shownumber1\"" {  } { { "top.v" "Shownumber1" { Text "C:/repositories/Verilog/homework2/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614793351264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614793351865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/repositories/Verilog/homework2/output_files/04_hex_display.map.smsg " "Generated suppressed messages file C:/repositories/Verilog/homework2/output_files/04_hex_display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793352241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614793352414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614793352414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614793352517 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614793352517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614793352517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614793352517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614793352626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 20:42:32 2021 " "Processing ended: Wed Mar 03 20:42:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614793352626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614793352626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614793352626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614793352626 ""}
