Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Lab8_provided\nios_system.qsys --block-symbol-file --output-directory=C:\Lab8_provided\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab8_provided/nios_system.qsys
Progress: Reading input file
Progress: Adding address [altera_avalon_pio 15.1]
Progress: Parameterizing module address
Progress: Adding buttons [altera_up_avalon_parallel_port 15.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding din [altera_avalon_pio 15.1]
Progress: Parameterizing module din
Progress: Adding gameboy_clk [clock_source 15.1]
Progress: Parameterizing module gameboy_clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pixel_buffer [altera_up_avalon_sram 15.1]
Progress: Parameterizing module pixel_buffer
Progress: Adding pixel_buffer_dma [altera_up_avalon_video_pixel_buffer_dma 15.1]
Progress: Parameterizing module pixel_buffer_dma
Progress: Adding rgb_resampler [altera_up_avalon_video_rgb_resampler 15.1]
Progress: Parameterizing module rgb_resampler
Progress: Adding scaler [altera_up_avalon_video_scaler 15.1]
Progress: Parameterizing module scaler
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 15.1]
Progress: Parameterizing module vga_controller
Progress: Adding video_fifo [altera_up_avalon_video_dual_clock_buffer 15.1]
Progress: Parameterizing module video_fifo
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 15.1]
Progress: Parameterizing module video_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.din: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Lab8_provided\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Lab8_provided\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Lab8_provided/nios_system.qsys
Progress: Reading input file
Progress: Adding address [altera_avalon_pio 15.1]
Progress: Parameterizing module address
Progress: Adding buttons [altera_up_avalon_parallel_port 15.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding din [altera_avalon_pio 15.1]
Progress: Parameterizing module din
Progress: Adding gameboy_clk [clock_source 15.1]
Progress: Parameterizing module gameboy_clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pixel_buffer [altera_up_avalon_sram 15.1]
Progress: Parameterizing module pixel_buffer
Progress: Adding pixel_buffer_dma [altera_up_avalon_video_pixel_buffer_dma 15.1]
Progress: Parameterizing module pixel_buffer_dma
Progress: Adding rgb_resampler [altera_up_avalon_video_rgb_resampler 15.1]
Progress: Parameterizing module rgb_resampler
Progress: Adding scaler [altera_up_avalon_video_scaler 15.1]
Progress: Parameterizing module scaler
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding timer_0 [altera_avalon_timer 15.1]
Progress: Parameterizing module timer_0
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 15.1]
Progress: Parameterizing module vga_controller
Progress: Adding video_fifo [altera_up_avalon_video_dual_clock_buffer 15.1]
Progress: Parameterizing module video_fifo
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 15.1]
Progress: Parameterizing module video_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.din: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9
Info: address: Starting RTL generation for module 'nios_system_address'
Info: address:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_address --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0004_address_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0004_address_gen//nios_system_address_component_configuration.pl  --do_build_sim=0  ]
Info: address: Done RTL generation for module 'nios_system_address'
Info: address: "nios_system" instantiated altera_avalon_pio "address"
Info: buttons: Starting Generation of Parallel Port
Info: buttons: "nios_system" instantiated altera_up_avalon_parallel_port "buttons"
Info: din: Starting RTL generation for module 'nios_system_din'
Info: din:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_din --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0006_din_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0006_din_gen//nios_system_din_component_configuration.pl  --do_build_sim=0  ]
Info: din: Done RTL generation for module 'nios_system_din'
Info: din: "nios_system" instantiated altera_avalon_pio "din"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0007_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0007_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: leds: Starting RTL generation for module 'nios_system_leds'
Info: leds:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_leds --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0008_leds_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0008_leds_gen//nios_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios_system_leds'
Info: leds: "nios_system" instantiated altera_avalon_pio "leds"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0009_nios2_qsys_0_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64 --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0009_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2016.04.28 18:13:43 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.04.28 18:13:43 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.04.28 18:13:47 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64
Info: nios2_qsys_0: # 2016.04.28 18:13:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.04.28 18:13:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.04.28 18:13:47 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.04.28 18:13:47 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)     Testbench
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)     Instruction decoding
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)       Instruction fields
Info: nios2_qsys_0: # 2016.04.28 18:13:51 (*)       Instruction decodes
Info: nios2_qsys_0: # 2016.04.28 18:13:52 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2016.04.28 18:13:52 (*)       Instruction controls
Info: nios2_qsys_0: # 2016.04.28 18:13:52 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2016.04.28 18:13:52 (*)     Pipeline backend
Info: nios2_qsys_0: # 2016.04.28 18:13:54 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.04.28 18:13:56 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2016.04.28 18:13:57 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0010_onchip_memory_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0010_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pixel_buffer: Starting Generation of SRAM or SSRAM Controller
Info: pixel_buffer: "nios_system" instantiated altera_up_avalon_sram "pixel_buffer"
Info: pixel_buffer_dma: Starting Generation of VGA Pixel Buffer
Info: pixel_buffer_dma: "nios_system" instantiated altera_up_avalon_video_pixel_buffer_dma "pixel_buffer_dma"
Info: rgb_resampler: Starting Generation of Video RGB Resampler
Info: rgb_resampler: "nios_system" instantiated altera_up_avalon_video_rgb_resampler "rgb_resampler"
Info: scaler: Starting Generation of Video Scaler
Info: scaler: "nios_system" instantiated altera_up_avalon_video_scaler "scaler"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0015_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0015_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0016_switches_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0016_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: sys_sdram_pll_0: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0017_timer_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/adev/AppData/Local/Temp/alt6920_9110725768522719101.dir/0017_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: vga_controller: Starting Generation of VGA Controller
Info: vga_controller: "nios_system" instantiated altera_up_avalon_video_vga_controller "vga_controller"
Info: video_fifo: Starting Generation of the Dual Clock Buffer
Info: video_fifo: "nios_system" instantiated altera_up_avalon_video_dual_clock_buffer "video_fifo"
Info: video_pll_0: "nios_system" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: pixel_buffer_dma_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pixel_buffer_dma_avalon_pixel_dma_master_translator"
Info: pixel_buffer_avalon_sram_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pixel_buffer_avalon_sram_slave_translator"
Info: pixel_buffer_dma_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pixel_buffer_dma_avalon_pixel_dma_master_agent"
Info: pixel_buffer_avalon_sram_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pixel_buffer_avalon_sram_slave_agent"
Info: pixel_buffer_avalon_sram_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pixel_buffer_avalon_sram_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: pixel_buffer_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pixel_buffer_avalon_sram_slave_burst_adapter"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_009: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_009"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_qsys_0_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_qsys_0_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Lab8_provided/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 57 modules, 93 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
