# Compile
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/000-globals.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-fa.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_mux21.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_mux31.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_rca.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_csa.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-generic_register.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-ffd.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-ivx.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/01-nand2.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.a-pg_network.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.b-g_block.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.c-pg_block.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.d-carry_select_block.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.e-sum_generator.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.core/a.b.a.a.f-sparse_tree.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.b-shifter.core/a.b.a.b.a-mask_generator.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.b-shifter.core/a.b.a.b.b-coarse_shift.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.b-shifter.core/a.b.a.b.c-fine_shift.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.c-logic.core/a.b.a.c.a-nand3.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.c-logic.core/a.b.a.c.b-nand4.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.f-multiplier.core/a.b.a.f.a-shifter_mult.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.f-multiplier.core/a.b.a.f.b-mux58_mult.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.a-adder.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.b-shifter.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.c-logic.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.d-comparator.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.e-zero_detector.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.f-booth_multiplier_v1.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.core/a.b.a.f-wallace_tree.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.a-ALU_v1.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.b-register_file.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.c-sign_extend.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.d-branch_unit.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.core/a.b.e-forwarding_unit.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.a-CU_HW.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a.b-DataPath.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/a-DLX.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/b-IROM.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/c-DRAM.vhd}
vcom {Y:/Microelectronic_Systems/DLX-Project/src_pro/DLX_simulation/test_bench/TB_DLX.vhd}

# Start simulation
vsim -t 10ps work.dlx_tb(testbench)

################################## ControlUnit ##################################
add wave -group ControlUnit sim:/dlx_tb/uut/cu/*

################################## DataPath ##################################
add wave -group DataPath -group PC sim:/dlx_tb/uut/pc/*
add wave -group DataPath -group IR sim:/dlx_tb/uut/ir/*
add wave -group DataPath -group MuxNPC sim:/dlx_tb/uut/dp/muxnpc/*
add wave -group DataPath -group RegNPC sim:/dlx_tb/uut/dp/regnpc/*
add wave -group DataPath -group MuxRFDATA sim:/dlx_tb/uut/dp/muxrfdata/*
add wave -group DataPath -group MuxRADDR sim:/dlx_tb/uut/dp/muxrfaddr/*
add wave -group DataPath -group RF sim:/dlx_tb/uut/dp/rf0/*
add wave -group DataPath -group SignExtIMM16 sim:/dlx_tb/uut/dp/signextimm16/*
add wave -group DataPath -group SignExtIMM26 sim:/dlx_tb/uut/dp/signextimm26/*
add wave -group DataPath -group MuxIMM sim:/dlx_tb/uut/dp/muximm/*
add wave -group DataPath -group RegA sim:/dlx_tb/uut/dp/rega/*
add wave -group DataPath -group RegB sim:/dlx_tb/uut/dp/regb/*
add wave -group DataPath -group RegIMM sim:/dlx_tb/uut/dp/regimm/*
add wave -group DataPath -group RegRD1 sim:/dlx_tb/uut/dp/regrd1/*
add wave -group DataPath -group RegNPC1 sim:/dlx_tb/uut/dp/regnpc1/*
add wave -group DataPath -group MuxA sim:/dlx_tb/uut/dp/muxa/*
add wave -group DataPath -group MuxB sim:/dlx_tb/uut/dp/muxb/*
add wave -group DataPath -group FwdA sim:/dlx_tb/uut/dp/muxfwda/*
add wave -group DataPath -group FwdB sim:/dlx_tb/uut/dp/muxfwdb/*
add wave -group DataPath -group FwdC sim:/dlx_tb/uut/dp/muxfwdc/*
add wave -group DataPath -group ALU0 sim:/dlx_tb/uut/dp/alu0/*
add wave -group DataPath -group ZERO sim:/dlx_tb/uut/dp/zero/*
add wave -group DataPath -group BU0 sim:/dlx_tb/uut/dp/bu0/*
add wave -group DataPath -group RegA1 sim:/dlx_tb/uut/dp/rega1/*
add wave -group DataPath -group FFBranch sim:/dlx_tb/uut/dp/ffdbranch/*
add wave -group DataPath -group FFJL1 sim:/dlx_tb/uut/dp/ffdjl1/*
add wave -group DataPath -group FFJREG sim:/dlx_tb/uut/dp/ffdjreg/*
add wave -group DataPath -group RegNPC2 sim:/dlx_tb/uut/dp/regnpc2/*
add wave -group DataPath -group RegALU1 sim:/dlx_tb/uut/dp/regalu1/*
add wave -group DataPath -group RegME sim:/dlx_tb/uut/dp/regme/*
add wave -group DataPath -group RegRD2 sim:/dlx_tb/uut/dp/regrd2/*
add wave -group DataPath -group MuxJR sim:/dlx_tb/uut/dp/muxjr/*
add wave -group DataPath -group FwdD sim:/dlx_tb/uut/dp/muxmem/*
add wave -group DataPath -group SignExtSH sim:/dlx_tb/uut/dp/signextsh/*
add wave -group DataPath -group SignExtSB sim:/dlx_tb/uut/dp/signextsb/*
add wave -group DataPath -group MuxSTORE sim:/dlx_tb/uut/dp/muxstore/*
add wave -group DataPath -group SignExtLH sim:/dlx_tb/uut/dp/signextlh/*
add wave -group DataPath -group SignExtLB sim:/dlx_tb/uut/dp/signextlb/*
add wave -group DataPath -group MuxLOAD sim:/dlx_tb/uut/dp/muxload/*
add wave -group DataPath -group RegALU2 sim:/dlx_tb/uut/dp/regalu2/*
add wave -group DataPath -group RegLMD sim:/dlx_tb/uut/dp/reglmd/*
add wave -group DataPath -group RegRD3 sim:/dlx_tb/uut/dp/regrd3/*
add wave -group DataPath -group FFJL2 sim:/dlx_tb/uut/dp/ffdjl2/*
add wave -group DataPath -group RegNPC3 sim:/dlx_tb/uut/dp/regnpc3/*
add wave -group DataPath -group MuxWB sim:/dlx_tb/uut/dp/muxwb/*
add wave -group DataPath -group FU0 sim:/dlx_tb/uut/dp/fu0/*

################################## DRAM ##################################
add wave -group DRAM sim:/dlx_tb/dram/*

# Set unsigned as DEFAULT radix
radix -hex
# Run simulation
run 58 ns
# Print postscript waveform
#write wave p4adder.ps -start 0 -end 230000 -perpage 230000
