# file: cocotb/Makefile

# ì‹œë®¬ë ˆì´í„°: Verilator ì‚¬ìš©
SIM           = verilator
TOPLEVEL_LANG = verilog

# Verilator íŒŒí˜• ì˜µì…˜
EXTRA_ARGS += --trace --trace-structs

# ğŸ”¹ Verilog ì†ŒìŠ¤ ê²½ë¡œ (ì§€ê¸ˆ êµ¬ì¡°: ../src/*.v)
VERILOG_SOURCES = \
    ../src/scanner_top.v \
    ../src/scanner_main_controller.v \
    ../src/scanner_stage_module.v \
    ../src/scanner_handler_module.v \
    ../src/scanner_source_control.v

# DUT top ëª¨ë“ˆ ì´ë¦„
TOPLEVEL = scanner_top

# cocotb í…ŒìŠ¤íŠ¸ íŒŒì´ì¬ íŒŒì¼ ì´ë¦„ (test_scanner_top.py)
# (í™•ì¥ì .py ëŠ” ì“°ì§€ ì•ŠìŠµë‹ˆë‹¤)
MODULE = test_scanner_top

# cocotb ê³µìš© Makefile include
include $(shell cocotb-config --makefiles)/Makefile.sim
