-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_lap_data337_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_lap_data337_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_lap_data337_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_lap_data337_empty_n : IN STD_LOGIC;
    mat_lap_data337_read : OUT STD_LOGIC;
    mat_dil_b_data338_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    mat_dil_b_data338_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_b_data338_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_b_data338_full_n : IN STD_LOGIC;
    mat_dil_b_data338_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_126_fu_175_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_126_reg_324 : STD_LOGIC_VECTOR (13 downto 0);
    signal op2_assign_fu_187_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal op2_assign_reg_329 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln1834_fu_193_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1834_reg_334 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_load38_reg_339 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal p_load_reg_344 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_load39_reg_352 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1073_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_i_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_i_reg_357 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_129_fu_232_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_129_reg_362 : STD_LOGIC_VECTOR (1 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_15_ce0 : STD_LOGIC;
    signal buf_V_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_15_ce1 : STD_LOGIC;
    signal buf_V_15_we1 : STD_LOGIC;
    signal buf_V_15_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_done : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_idle : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_ready : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_36_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_36_out_ap_vld : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_35_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_35_out_ap_vld : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_out_ap_vld : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_done : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_idle : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_ready : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_mat_lap_data337_read : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_ce1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_we1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_done : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_idle : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_ready : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_ce1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_we1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_done : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_idle : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_ready : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_lap_data337_read : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_dil_b_data338_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_dil_b_data338_write : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_ce0 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_ce1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_we1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_ce0 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_ce1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_we1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_ce0 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_ce1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_we1 : STD_LOGIC;
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal empty_125_fu_80 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal empty_124_fu_76 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_fu_72 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start_reg : STD_LOGIC := '0';
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal row_V_fu_68 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_9_fu_237_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal img_height_cast_fu_184_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1073_9_fu_213_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1073_fu_209_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ind_V_36_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_36_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_35_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_35_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_lap_data337_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_lap_data337_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_lap_data337_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_lap_data337_empty_n : IN STD_LOGIC;
        mat_lap_data337_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_15_ce1 : OUT STD_LOGIC;
        buf_V_15_we1 : OUT STD_LOGIC;
        buf_V_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mat_lap_data337_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mat_lap_data337_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_lap_data337_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_lap_data337_empty_n : IN STD_LOGIC;
        mat_lap_data337_read : OUT STD_LOGIC;
        mat_dil_b_data338_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mat_dil_b_data338_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_b_data338_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mat_dil_b_data338_full_n : IN STD_LOGIC;
        mat_dil_b_data338_write : OUT STD_LOGIC;
        add_ln1834 : IN STD_LOGIC_VECTOR (13 downto 0);
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (0 downto 0);
        buf_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_16_ce0 : OUT STD_LOGIC;
        buf_V_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_16_ce1 : OUT STD_LOGIC;
        buf_V_16_we1 : OUT STD_LOGIC;
        buf_V_16_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_15_ce0 : OUT STD_LOGIC;
        buf_V_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_15_ce1 : OUT STD_LOGIC;
        buf_V_15_we1 : OUT STD_LOGIC;
        buf_V_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        empty_62 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty_63 : IN STD_LOGIC_VECTOR (12 downto 0);
        empty : IN STD_LOGIC_VECTOR (12 downto 0);
        p_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        cmp_i_i131_i : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_15_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_address0,
        ce0 => buf_V_15_ce0,
        q0 => buf_V_15_q0,
        address1 => buf_V_15_address1,
        ce1 => buf_V_15_ce1,
        we1 => buf_V_15_we1,
        d1 => buf_V_15_d1);

    buf_V_16_U : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1027_7_7_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_address0,
        ce0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_ce0,
        q0 => buf_V_16_q0,
        address1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_address1,
        ce1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_ce1,
        we1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_we1,
        d1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_d1);

    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132 : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start,
        ap_done => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_done,
        ap_idle => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_idle,
        ap_ready => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_ready,
        row_ind_V_36_out => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_36_out,
        row_ind_V_36_out_ap_vld => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_36_out_ap_vld,
        row_ind_V_35_out => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_35_out,
        row_ind_V_35_out_ap_vld => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_35_out_ap_vld,
        row_ind_V_out => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_out,
        row_ind_V_out_ap_vld => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_out_ap_vld);

    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139 : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start,
        ap_done => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_done,
        ap_idle => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_idle,
        ap_ready => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_ready,
        mat_lap_data337_dout => mat_lap_data337_dout,
        mat_lap_data337_num_data_valid => ap_const_lv2_0,
        mat_lap_data337_fifo_cap => ap_const_lv2_0,
        mat_lap_data337_empty_n => mat_lap_data337_empty_n,
        mat_lap_data337_read => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_mat_lap_data337_read,
        img_width => img_width,
        buf_V_15_address1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_address1,
        buf_V_15_ce1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_ce1,
        buf_V_15_we1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_we1,
        buf_V_15_d1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_d1);

    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147 : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start,
        ap_done => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_done,
        ap_idle => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_idle,
        ap_ready => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_ready,
        img_width => img_width,
        buf_V_address1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_address1,
        buf_V_ce1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_ce1,
        buf_V_we1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_we1,
        buf_V_d1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_d1);

    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153 : component reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start,
        ap_done => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_done,
        ap_idle => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_idle,
        ap_ready => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_ready,
        mat_lap_data337_dout => mat_lap_data337_dout,
        mat_lap_data337_num_data_valid => ap_const_lv2_0,
        mat_lap_data337_fifo_cap => ap_const_lv2_0,
        mat_lap_data337_empty_n => mat_lap_data337_empty_n,
        mat_lap_data337_read => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_lap_data337_read,
        mat_dil_b_data338_din => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_dil_b_data338_din,
        mat_dil_b_data338_num_data_valid => ap_const_lv2_0,
        mat_dil_b_data338_fifo_cap => ap_const_lv2_0,
        mat_dil_b_data338_full_n => mat_dil_b_data338_full_n,
        mat_dil_b_data338_write => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_dil_b_data338_write,
        add_ln1834 => add_ln1834_reg_334,
        p_read => p_read,
        p_read2 => p_read2,
        p_read6 => p_read6,
        p_read8 => p_read8,
        buf_V_16_address0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_address0,
        buf_V_16_ce0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_ce0,
        buf_V_16_q0 => buf_V_16_q0,
        buf_V_16_address1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_address1,
        buf_V_16_ce1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_ce1,
        buf_V_16_we1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_we1,
        buf_V_16_d1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_16_d1,
        buf_V_address0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_address0,
        buf_V_ce0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_address1,
        buf_V_ce1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_ce1,
        buf_V_we1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_we1,
        buf_V_d1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_d1,
        buf_V_15_address0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_address0,
        buf_V_15_ce0 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_ce0,
        buf_V_15_q0 => buf_V_15_q0,
        buf_V_15_address1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_address1,
        buf_V_15_ce1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_ce1,
        buf_V_15_we1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_we1,
        buf_V_15_d1 => grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_d1,
        img_width => img_width,
        empty_62 => p_load39_reg_352,
        empty_63 => p_load38_reg_339,
        empty => p_load_reg_344,
        p_cast => empty_129_reg_362,
        cmp_i_i131_i => cmp_i_i131_i_reg_357);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1073_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_ready = ap_const_logic_1)) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_ready = ap_const_logic_1)) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_ready = ap_const_logic_1)) then 
                    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_124_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                empty_124_fu_76 <= empty_125_fu_80;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_35_out_ap_vld = ap_const_logic_1))) then 
                empty_124_fu_76 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_35_out;
            end if; 
        end if;
    end process;

    empty_125_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                empty_125_fu_80 <= empty_fu_72;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_36_out_ap_vld = ap_const_logic_1))) then 
                empty_125_fu_80 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_36_out;
            end if; 
        end if;
    end process;

    empty_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                empty_fu_72 <= empty_124_fu_76;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_out_ap_vld = ap_const_logic_1))) then 
                empty_fu_72 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_row_ind_V_out;
            end if; 
        end if;
    end process;

    row_V_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_V_fu_68 <= ap_const_lv13_1;
            elsif (((icmp_ln1073_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row_V_fu_68 <= row_V_9_fu_237_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln1834_reg_334 <= add_ln1834_fu_193_p2;
                op2_assign_reg_329 <= op2_assign_fu_187_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                cmp_i_i131_i_reg_357 <= cmp_i_i131_i_fu_226_p2;
                empty_129_reg_362 <= empty_129_fu_232_p1;
                p_load39_reg_352 <= empty_fu_72;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_126_reg_324 <= empty_126_fu_175_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                p_load38_reg_339 <= empty_124_fu_76;
                p_load_reg_344 <= empty_125_fu_80;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, ap_CS_fsm_state6, icmp_ln1073_fu_217_p2, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_done, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln1073_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln1834_fu_193_p2 <= std_logic_vector(unsigned(empty_126_reg_324) + unsigned(ap_const_lv14_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_done)
    begin
        if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_done)
    begin
        if ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_done, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_done = ap_const_logic_0) or (grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, icmp_ln1073_fu_217_p2)
    begin
        if ((((icmp_ln1073_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, icmp_ln1073_fu_217_p2)
    begin
        if (((icmp_ln1073_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_15_address1_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_address1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_address1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_address1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_15_address1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_address1;
        else 
            buf_V_15_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_15_ce0_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_ce0 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_ce0;
        else 
            buf_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_15_ce1_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_ce1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_ce1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_ce1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_15_ce1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_ce1;
        else 
            buf_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_15_d1_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_d1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_d1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_d1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_15_d1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_d1;
        else 
            buf_V_15_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_15_we1_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_we1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_we1, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_we1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_V_15_we1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_buf_V_15_we1;
        else 
            buf_V_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address1_assign_proc : process(ap_CS_fsm_state5, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_address1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_address1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_address1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_address1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_ce0 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_state5, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_ce1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_ce1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_ce1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(ap_CS_fsm_state5, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_d1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_d1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_d1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_d1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_state5, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_we1, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_we1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_we1 <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i131_i_fu_226_p2 <= "1" when (unsigned(zext_ln1073_fu_209_p1) < unsigned(img_height)) else "0";
    empty_126_fu_175_p1 <= img_width(14 - 1 downto 0);
    empty_129_fu_232_p1 <= empty_125_fu_80(2 - 1 downto 0);
    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_ap_start_reg;
    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_132_ap_start_reg;
    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_ap_start_reg;
    grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_311_3_fu_147_ap_start_reg;
    icmp_ln1073_fu_217_p2 <= "1" when (unsigned(zext_ln1073_9_fu_213_p1) < unsigned(op2_assign_reg_329)) else "0";
    img_height_cast_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),17));
    mat_dil_b_data338_din <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_dil_b_data338_din;

    mat_dil_b_data338_write_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_dil_b_data338_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mat_dil_b_data338_write <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_dil_b_data338_write;
        else 
            mat_dil_b_data338_write <= ap_const_logic_0;
        end if; 
    end process;


    mat_lap_data337_read_assign_proc : process(grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_mat_lap_data337_read, grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_lap_data337_read, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            mat_lap_data337_read <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_153_mat_lap_data337_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mat_lap_data337_read <= grp_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_139_mat_lap_data337_read;
        else 
            mat_lap_data337_read <= ap_const_logic_0;
        end if; 
    end process;

    op2_assign_fu_187_p2 <= std_logic_vector(unsigned(img_height_cast_fu_184_p1) + unsigned(ap_const_lv17_1));
    row_V_9_fu_237_p2 <= std_logic_vector(unsigned(row_V_fu_68) + unsigned(ap_const_lv13_1));
    zext_ln1073_9_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_68),17));
    zext_ln1073_fu_209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_68),16));
end behav;
