{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685570908080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685570908080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 17:08:28 2023 " "Processing started: Wed May 31 17:08:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685570908080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570908080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ray_trace_final -c ray_trace_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ray_trace_final -c ray_trace_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570908080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685570909502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685570909502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/wrapper_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/wrapper_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_top " "Found entity 1: wrapper_top" {  } { { "source/wrapper_top.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/wrapper_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ray_tracer_top " "Found entity 1: ray_tracer_top" {  } { { "source/top.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/streamer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/streamer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 streamer " "Found entity 1: streamer" {  } { { "source/streamer.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/streamer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shader " "Found entity 1: shader" {  } { { "source/shader.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/p_hit_2.sv 3 3 " "Found 3 design units, including 3 entities, in source file source/p_hit_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p_hit_mult " "Found entity 1: p_hit_mult" {  } { { "source/p_hit_2.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917095 ""} { "Info" "ISGN_ENTITY_NAME" "2 p_hit_module " "Found entity 2: p_hit_module" {  } { { "source/p_hit_2.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917095 ""} { "Info" "ISGN_ENTITY_NAME" "3 p_hit " "Found entity 3: p_hit" {  } { { "source/p_hit_2.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/p_hit_1.sv 4 4 " "Found 4 design units, including 4 entities, in source file source/p_hit_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p_hit_fifo_in_pt1 " "Found entity 1: p_hit_fifo_in_pt1" {  } { { "source/p_hit_1.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917097 ""} { "Info" "ISGN_ENTITY_NAME" "2 p_hit_dot_add_pt1 " "Found entity 2: p_hit_dot_add_pt1" {  } { { "source/p_hit_1.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917097 ""} { "Info" "ISGN_ENTITY_NAME" "3 p_hit_dot_pt2 " "Found entity 3: p_hit_dot_pt2" {  } { { "source/p_hit_1.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917097 ""} { "Info" "ISGN_ENTITY_NAME" "4 p_hit_1 " "Found entity 4: p_hit_1" {  } { { "source/p_hit_1.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hit_bool.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/hit_bool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_bool " "Found entity 1: hit_bool" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fifo_math.sv 12 12 " "Found 12 design units, including 12 entities, in source file source/fifo_math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_module " "Found entity 1: add_module" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "2 add " "Found entity 2: add" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "3 dot_module " "Found entity 3: dot_module" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "4 dot " "Found entity 4: dot" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "5 cross_module " "Found entity 5: cross_module" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "6 Cross " "Found entity 6: Cross" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "7 scale_module " "Found entity 7: scale_module" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "8 scale " "Found entity 8: scale" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "9 sub_module " "Found entity 9: sub_module" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "10 sub " "Found entity 10: sub" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "11 sub_single_module " "Found entity 11: sub_single_module" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""} { "Info" "ISGN_ENTITY_NAME" "12 sub_single " "Found entity 12: sub_single" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file source/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917103 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_array " "Found entity 2: fifo_array" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dummy_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/dummy_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dummy_memory " "Found entity 1: dummy_memory" {  } { { "source/dummy_memory.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/dummy_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/divide_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/divide_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divide_top " "Found entity 1: divide_top" {  } { { "source/divide_top.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/divide_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/divide.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/divide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divide_module " "Found entity 1: divide_module" {  } { { "source/divide.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/divide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/accumulate_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/accumulate_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accumulate " "Found entity 1: accumulate" {  } { { "source/accumulate_v2.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/accumulate_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ray_trace_final.sv 1 1 " "Found 1 design units, including 1 entities, in source file ray_trace_final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ray_trace_final " "Found entity 1: ray_trace_final" {  } { { "ray_trace_final.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/ray_trace_final.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file test_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_rom " "Found entity 1: test_rom" {  } { { "test_rom.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/test_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ray_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ray_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ray_rom " "Found entity 1: ray_rom" {  } { { "ray_rom.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/ray_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_rom " "Found entity 1: tri_rom" {  } { { "tri_rom.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/tri_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ray_trace_final " "Elaborating entity \"ray_trace_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685570917169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_top wrapper_top:WT0 " "Elaborating entity \"wrapper_top\" for hierarchy \"wrapper_top:WT0\"" {  } { { "ray_trace_final.sv" "WT0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/ray_trace_final.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570917176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wrapper_top.sv(69) " "Verilog HDL assignment warning at wrapper_top.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "source/wrapper_top.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/wrapper_top.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570917179 "|ray_trace_final|wrapper_top:WT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ray_rom wrapper_top:WT0\|ray_rom:RAY_MEM0 " "Elaborating entity \"ray_rom\" for hierarchy \"wrapper_top:WT0\|ray_rom:RAY_MEM0\"" {  } { { "source/wrapper_top.sv" "RAY_MEM0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/wrapper_top.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570917193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\"" {  } { { "ray_rom.v" "altsyncram_component" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/ray_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570917237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\"" {  } { { "ray_rom.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/ray_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570917248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component " "Instantiated megafunction \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ray_data.mif " "Parameter \"init_file\" = \"ray_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAYI " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAYI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 96 " "Parameter \"width_a\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570917248 ""}  } { { "ray_rom.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/ray_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685570917248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jgi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jgi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jgi1 " "Found entity 1: altsyncram_jgi1" {  } { { "db/altsyncram_jgi1.tdf" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_jgi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jgi1 wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated " "Elaborating entity \"altsyncram_jgi1\" for hierarchy \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570917289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1k2 " "Found entity 1: altsyncram_k1k2" {  } { { "db/altsyncram_k1k2.tdf" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_k1k2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570917357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570917357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1k2 wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|altsyncram_k1k2:altsyncram1 " "Elaborating entity \"altsyncram_k1k2\" for hierarchy \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|altsyncram_k1k2:altsyncram1\"" {  } { { "db/altsyncram_jgi1.tdf" "altsyncram1" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_jgi1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570917358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jgi1.tdf" "mgl_prim2" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_jgi1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570917981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jgi1.tdf" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_jgi1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570918001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570918002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570918002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570918002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380014409 " "Parameter \"NODE_NAME\" = \"1380014409\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570918002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570918002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570918002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 96 " "Parameter \"WIDTH_WORD\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570918002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570918002 ""}  } { { "db/altsyncram_jgi1.tdf" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_jgi1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685570918002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570918104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570918231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"wrapper_top:WT0\|ray_rom:RAY_MEM0\|altsyncram:altsyncram_component\|altsyncram_jgi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570918357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ray_tracer_top wrapper_top:WT0\|ray_tracer_top:DUT_INST0 " "Elaborating entity \"ray_tracer_top\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\"" {  } { { "source/wrapper_top.sv" "DUT_INST0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/wrapper_top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570918400 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phit_acc_shader top.sv(64) " "Verilog HDL or VHDL warning at top.sv(64): object \"phit_acc_shader\" assigned a value but never read" {  } { { "source/top.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570918403 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|fifo:INPUT_RAY_FIFO " "Elaborating entity \"fifo\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|fifo:INPUT_RAY_FIFO\"" {  } { { "source/top.sv" "INPUT_RAY_FIFO" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570918427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo.sv(70) " "Verilog HDL assignment warning at fifo.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570919006 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|fifo:INPUT_RAY_FIFO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (10)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570919006 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|fifo:INPUT_RAY_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "streamer wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|streamer:STREAMER0 " "Elaborating entity \"streamer\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|streamer:STREAMER0\"" {  } { { "source/top.sv" "STREAMER0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570923670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 streamer.sv(78) " "Verilog HDL assignment warning at streamer.sv(78): truncated value with size 32 to match size of target (12)" {  } { { "source/streamer.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/streamer.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570923672 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|streamer:STREAMER0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i streamer.sv(27) " "Verilog HDL Always Construct warning at streamer.sv(27): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/streamer.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/streamer.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685570923674 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|streamer:STREAMER0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dummy_memory wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0 " "Elaborating entity \"dummy_memory\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\"" {  } { { "source/top.sv" "DUM_MEM0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570923701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_rom wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0 " "Elaborating entity \"tri_rom\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\"" {  } { { "source/dummy_memory.sv" "TR0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/dummy_memory.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570923717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.v" "altsyncram_component" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/tri_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570923744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/tri_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570923753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component " "Instantiated megafunction \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tri_data.mif " "Parameter \"init_file\" = \"tri_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TRII " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TRII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12 " "Parameter \"numwords_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 192 " "Parameter \"width_a\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570923754 ""}  } { { "tri_rom.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/tri_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685570923754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldi1 " "Found entity 1: altsyncram_ldi1" {  } { { "db/altsyncram_ldi1.tdf" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_ldi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570923793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570923793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldi1 wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated " "Elaborating entity \"altsyncram_ldi1\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570923794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_frj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_frj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_frj2 " "Found entity 1: altsyncram_frj2" {  } { { "db/altsyncram_frj2.tdf" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_frj2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570923897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570923897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_frj2 wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\|altsyncram_frj2:altsyncram1 " "Elaborating entity \"altsyncram_frj2\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\|altsyncram_frj2:altsyncram1\"" {  } { { "db/altsyncram_ldi1.tdf" "altsyncram1" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_ldi1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570923898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ldi1.tdf" "mgl_prim2" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_ldi1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ldi1.tdf" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_ldi1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|dummy_memory:DUM_MEM0\|tri_rom:TR0\|altsyncram:altsyncram_component\|altsyncram_ldi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570924028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570924028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570924028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1414678857 " "Parameter \"NODE_NAME\" = \"1414678857\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570924028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 12 " "Parameter \"NUMWORDS\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570924028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570924028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 192 " "Parameter \"WIDTH_WORD\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570924028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685570924028 ""}  } { { "db/altsyncram_ldi1.tdf" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/altsyncram_ldi1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685570924028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_hit wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0 " "Elaborating entity \"p_hit\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\"" {  } { { "source/top.sv" "P_HIT0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_hit_module wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module " "Elaborating entity \"p_hit_module\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\"" {  } { { "source/p_hit_2.sv" "u_p_hit_module" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_hit_mult wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult " "Elaborating entity \"p_hit_mult\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\"" {  } { { "source/p_hit_2.sv" "u_p_hit_mult" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_hit_1 wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1 " "Elaborating entity \"p_hit_1\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\"" {  } { { "source/p_hit_2.sv" "u_p_hit_1" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_hit_dot_add_pt1 wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top " "Elaborating entity \"p_hit_dot_add_pt1\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\"" {  } { { "source/p_hit_1.sv" "top" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_hit_fifo_in_pt1 wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1 " "Elaborating entity \"p_hit_fifo_in_pt1\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1\"" {  } { { "source/p_hit_1.sv" "u_p_hit_fifo_in_pt1" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_array wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1\|fifo_array:tri_normal_fifo " "Elaborating entity \"fifo_array\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1\|fifo_array:tri_normal_fifo\"" {  } { { "source/p_hit_1.sv" "tri_normal_fifo" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 fifo.sv(97) " "Verilog HDL or VHDL warning at fifo.sv(97): object \"temp1\" assigned a value but never read" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570924103 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1|fifo_array:tri_normal_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 fifo.sv(97) " "Verilog HDL or VHDL warning at fifo.sv(97): object \"temp2\" assigned a value but never read" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570924103 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1|fifo_array:tri_normal_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp3 fifo.sv(97) " "Verilog HDL or VHDL warning at fifo.sv(97): object \"temp3\" assigned a value but never read" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570924103 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1|fifo_array:tri_normal_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1\|fifo_array:tri_normal_fifo\|fifo:fifo_doing_stuff\[0\].u_fifo " "Elaborating entity \"fifo\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1\|fifo_array:tri_normal_fifo\|fifo:fifo_doing_stuff\[0\].u_fifo\"" {  } { { "source/fifo.sv" "fifo_doing_stuff\[0\].u_fifo" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fifo.sv(70) " "Verilog HDL assignment warning at fifo.sv(70): truncated value with size 32 to match size of target (7)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924117 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1|fifo_array:tri_normal_fifo|fifo:fifo_doing_stuff[0].u_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (7)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924117 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|p_hit_fifo_in_pt1:u_p_hit_fifo_in_pt1|fifo_array:tri_normal_fifo|fifo:fifo_doing_stuff[0].u_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|dot:x_dot " "Elaborating entity \"dot\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|dot:x_dot\"" {  } { { "source/p_hit_1.sv" "x_dot" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_module wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|dot:x_dot\|dot_module:u_dot_module " "Elaborating entity \"dot_module\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|dot:x_dot\|dot_module:u_dot_module\"" {  } { { "source/fifo_math.sv" "u_dot_module" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fifo_math.sv(155) " "Verilog HDL assignment warning at fifo_math.sv(155): truncated value with size 32 to match size of target (24)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924208 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|dot:x_dot|dot_module:u_dot_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fifo_math.sv(156) " "Verilog HDL assignment warning at fifo_math.sv(156): truncated value with size 32 to match size of target (24)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924208 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|dot:x_dot|dot_module:u_dot_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fifo_math.sv(157) " "Verilog HDL assignment warning at fifo_math.sv(157): truncated value with size 32 to match size of target (24)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924208 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|dot:x_dot|dot_module:u_dot_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 fifo_math.sv(159) " "Verilog HDL assignment warning at fifo_math.sv(159): truncated value with size 24 to match size of target (16)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924209 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|dot:x_dot|dot_module:u_dot_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|dot:x_dot\|fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|dot:x_dot\|fifo:u_fifo\"" {  } { { "source/fifo_math.sv" "u_fifo" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fifo.sv(70) " "Verilog HDL assignment warning at fifo.sv(70): truncated value with size 32 to match size of target (9)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924241 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|dot:x_dot|fifo:u_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (9)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924241 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|p_hit_dot_add_pt1:top|dot:x_dot|fifo:u_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_single wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|sub_single:u_sub_single " "Elaborating entity \"sub_single\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|sub_single:u_sub_single\"" {  } { { "source/p_hit_1.sv" "u_sub_single" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_single_module wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|sub_single:u_sub_single\|sub_single_module:u_sub_single_module " "Elaborating entity \"sub_single_module\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_add_pt1:top\|sub_single:u_sub_single\|sub_single_module:u_sub_single_module\"" {  } { { "source/fifo_math.sv" "u_sub_single_module" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_hit_dot_pt2 wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_pt2:bottom " "Elaborating entity \"p_hit_dot_pt2\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|p_hit_dot_pt2:bottom\"" {  } { { "source/p_hit_1.sv" "bottom" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_top wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|divide_top:u_divide_top " "Elaborating entity \"divide_top\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|divide_top:u_divide_top\"" {  } { { "source/p_hit_1.sv" "u_divide_top" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_1.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_module wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|divide_top:u_divide_top\|divide_module:u_divide_module " "Elaborating entity \"divide_module\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|p_hit_1:u_p_hit_1\|divide_top:u_divide_top\|divide_module:u_divide_module\"" {  } { { "source/divide_top.sv" "u_divide_module" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/divide_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divide.sv(90) " "Verilog HDL assignment warning at divide.sv(90): truncated value with size 32 to match size of target (8)" {  } { { "source/divide.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/divide.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924767 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|divide_top:u_divide_top|divide_module:u_divide_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_dividend divide.sv(50) " "Verilog HDL Always Construct warning at divide.sv(50): inferring latch(es) for variable \"temp_dividend\", which holds its previous value in one or more paths through the always construct" {  } { { "source/divide.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/divide.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685570924768 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|divide_top:u_divide_top|divide_module:u_divide_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_divisor divide.sv(50) " "Verilog HDL Always Construct warning at divide.sv(50): inferring latch(es) for variable \"temp_divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "source/divide.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/divide.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685570924769 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|divide_top:u_divide_top|divide_module:u_divide_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp divide.sv(50) " "Verilog HDL Always Construct warning at divide.sv(50): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "source/divide.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/divide.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685570924769 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|p_hit_1:u_p_hit_1|divide_top:u_divide_top|divide_module:u_divide_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|scale:u_scale " "Elaborating entity \"scale\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|scale:u_scale\"" {  } { { "source/p_hit_2.sv" "u_scale" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_module wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|scale:u_scale\|scale_module:u_scale_module " "Elaborating entity \"scale_module\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|scale:u_scale\|scale_module:u_scale_module\"" {  } { { "source/fifo_math.sv" "u_scale_module" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 24 fifo_math.sv(399) " "Verilog HDL assignment warning at fifo_math.sv(399): truncated value with size 64 to match size of target (24)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924808 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|scale_module:u_scale_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 24 fifo_math.sv(400) " "Verilog HDL assignment warning at fifo_math.sv(400): truncated value with size 64 to match size of target (24)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924808 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|scale_module:u_scale_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 24 fifo_math.sv(401) " "Verilog HDL assignment warning at fifo_math.sv(401): truncated value with size 64 to match size of target (24)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924808 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|scale_module:u_scale_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 fifo_math.sv(403) " "Verilog HDL assignment warning at fifo_math.sv(403): truncated value with size 24 to match size of target (16)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924808 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|scale_module:u_scale_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 fifo_math.sv(404) " "Verilog HDL assignment warning at fifo_math.sv(404): truncated value with size 24 to match size of target (16)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924808 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|scale_module:u_scale_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 fifo_math.sv(405) " "Verilog HDL assignment warning at fifo_math.sv(405): truncated value with size 24 to match size of target (16)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570924808 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|scale_module:u_scale_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_array wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|scale:u_scale\|fifo_array:u_fifo_array " "Elaborating entity \"fifo_array\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|p_hit_mult:u_p_hit_mult\|scale:u_scale\|fifo_array:u_fifo_array\"" {  } { { "source/fifo_math.sv" "u_fifo_array" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 fifo.sv(97) " "Verilog HDL or VHDL warning at fifo.sv(97): object \"temp1\" assigned a value but never read" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570924818 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|fifo_array:u_fifo_array"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 fifo.sv(97) " "Verilog HDL or VHDL warning at fifo.sv(97): object \"temp2\" assigned a value but never read" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570924818 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|fifo_array:u_fifo_array"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp3 fifo.sv(97) " "Verilog HDL or VHDL warning at fifo.sv(97): object \"temp3\" assigned a value but never read" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570924818 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|p_hit_module:u_p_hit_module|p_hit_mult:u_p_hit_mult|scale:u_scale|fifo_array:u_fifo_array"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|add:u_add " "Elaborating entity \"add\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|add:u_add\"" {  } { { "source/p_hit_2.sv" "u_add" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_module wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|add:u_add\|add_module:u_add_module " "Elaborating entity \"add_module\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|p_hit_module:u_p_hit_module\|add:u_add\|add_module:u_add_module\"" {  } { { "source/fifo_math.sv" "u_add_module" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|p_hit:P_HIT0\|fifo:u_fifo\"" {  } { { "source/p_hit_2.sv" "u_fifo" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/p_hit_2.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570924924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fifo.sv(70) " "Verilog HDL assignment warning at fifo.sv(70): truncated value with size 32 to match size of target (15)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570926343 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|fifo:u_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (15)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570926343 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|p_hit:P_HIT0|fifo:u_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_bool wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0 " "Elaborating entity \"hit_bool\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\"" {  } { { "source/top.sv" "HIT_BOOL0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570940782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o0_0 hit_bool.sv(235) " "Verilog HDL or VHDL warning at hit_bool.sv(235): object \"o0_0\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940783 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o0_1 hit_bool.sv(236) " "Verilog HDL or VHDL warning at hit_bool.sv(236): object \"o0_1\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940783 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o0_2 hit_bool.sv(237) " "Verilog HDL or VHDL warning at hit_bool.sv(237): object \"o0_2\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940783 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "help1 hit_bool.sv(567) " "Verilog HDL or VHDL warning at hit_bool.sv(567): object \"help1\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940783 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "help2 hit_bool.sv(570) " "Verilog HDL or VHDL warning at hit_bool.sv(570): object \"help2\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940783 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "help3 hit_bool.sv(573) " "Verilog HDL or VHDL warning at hit_bool.sv(573): object \"help3\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 573 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940783 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break1 hit_bool.sv(577) " "Verilog HDL or VHDL warning at hit_bool.sv(577): object \"break1\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940783 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break2 hit_bool.sv(580) " "Verilog HDL or VHDL warning at hit_bool.sv(580): object \"break2\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940784 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break3 hit_bool.sv(583) " "Verilog HDL or VHDL warning at hit_bool.sv(583): object \"break3\" assigned a value but never read" {  } { { "source/hit_bool.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685570940784 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|sub:u_sub_0 " "Elaborating entity \"sub\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|sub:u_sub_0\"" {  } { { "source/hit_bool.sv" "u_sub_0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570940806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|sub:u_sub_0\|sub_module:u_sub_module " "Elaborating entity \"sub_module\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|sub:u_sub_0\|sub_module:u_sub_module\"" {  } { { "source/fifo_math.sv" "u_sub_module" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570940814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cross wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|Cross:u_Cross_0 " "Elaborating entity \"Cross\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|Cross:u_Cross_0\"" {  } { { "source/hit_bool.sv" "u_Cross_0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570940992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_module wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|Cross:u_Cross_0\|cross_module:u_cross_module " "Elaborating entity \"cross_module\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|Cross:u_Cross_0\|cross_module:u_cross_module\"" {  } { { "source/fifo_math.sv" "u_cross_module" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570941000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 fifo_math.sv(279) " "Verilog HDL assignment warning at fifo_math.sv(279): truncated value with size 24 to match size of target (16)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941002 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0|Cross:u_Cross_0|cross_module:u_cross_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 fifo_math.sv(280) " "Verilog HDL assignment warning at fifo_math.sv(280): truncated value with size 24 to match size of target (16)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941002 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0|Cross:u_Cross_0|cross_module:u_cross_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 fifo_math.sv(281) " "Verilog HDL assignment warning at fifo_math.sv(281): truncated value with size 24 to match size of target (16)" {  } { { "source/fifo_math.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo_math.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941002 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0|Cross:u_Cross_0|cross_module:u_cross_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|fifo:u_tri_id_fifo " "Elaborating entity \"fifo\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|fifo:u_tri_id_fifo\"" {  } { { "source/hit_bool.sv" "u_tri_id_fifo" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570941207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fifo.sv(70) " "Verilog HDL assignment warning at fifo.sv(70): truncated value with size 32 to match size of target (7)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941213 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0|fifo:u_tri_id_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (7)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941213 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0|fifo:u_tri_id_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|fifo:u_hit_bool_fifo " "Elaborating entity \"fifo\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|hit_bool:HIT_BOOL0\|fifo:u_hit_bool_fifo\"" {  } { { "source/hit_bool.sv" "u_hit_bool_fifo" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/hit_bool.sv" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570941290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.sv(70) " "Verilog HDL assignment warning at fifo.sv(70): truncated value with size 32 to match size of target (3)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941292 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0|fifo:u_hit_bool_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (3)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941292 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|hit_bool:HIT_BOOL0|fifo:u_hit_bool_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulate wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|accumulate:ACC0 " "Elaborating entity \"accumulate\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|accumulate:ACC0\"" {  } { { "source/top.sv" "ACC0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570941298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 accumulate_v2.sv(65) " "Verilog HDL assignment warning at accumulate_v2.sv(65): truncated value with size 32 to match size of target (26)" {  } { { "source/accumulate_v2.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/accumulate_v2.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941299 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|accumulate:ACC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 accumulate_v2.sv(110) " "Verilog HDL assignment warning at accumulate_v2.sv(110): truncated value with size 32 to match size of target (26)" {  } { { "source/accumulate_v2.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/accumulate_v2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941300 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|accumulate:ACC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 accumulate_v2.sv(234) " "Verilog HDL assignment warning at accumulate_v2.sv(234): truncated value with size 32 to match size of target (26)" {  } { { "source/accumulate_v2.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/accumulate_v2.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941301 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|accumulate:ACC0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i accumulate_v2.sv(42) " "Verilog HDL Always Construct warning at accumulate_v2.sv(42): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/accumulate_v2.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/accumulate_v2.sv" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685570941302 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|accumulate:ACC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shader wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|shader:SHADE0 " "Elaborating entity \"shader\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|shader:SHADE0\"" {  } { { "source/top.sv" "SHADE0" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/top.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570941330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shader.sv(40) " "Verilog HDL assignment warning at shader.sv(40): truncated value with size 32 to match size of target (16)" {  } { { "source/shader.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/shader.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941331 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|shader:SHADE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|shader:SHADE0\|fifo:input_tri_fifo " "Elaborating entity \"fifo\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|shader:SHADE0\|fifo:input_tri_fifo\"" {  } { { "source/shader.sv" "input_tri_fifo" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/shader.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570941342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fifo.sv(70) " "Verilog HDL assignment warning at fifo.sv(70): truncated value with size 32 to match size of target (11)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941445 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|shader:SHADE0|fifo:input_tri_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570941445 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|shader:SHADE0|fifo:input_tri_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|shader:SHADE0\|fifo:input_hit_fifo " "Elaborating entity \"fifo\" for hierarchy \"wrapper_top:WT0\|ray_tracer_top:DUT_INST0\|shader:SHADE0\|fifo:input_hit_fifo\"" {  } { { "source/shader.sv" "input_hit_fifo" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/shader.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685570942461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fifo.sv(70) " "Verilog HDL assignment warning at fifo.sv(70): truncated value with size 32 to match size of target (11)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570942471 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|shader:SHADE0|fifo:input_hit_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "source/fifo.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/source/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685570942471 "|ray_trace_final|wrapper_top:WT0|ray_tracer_top:DUT_INST0|shader:SHADE0|fifo:input_hit_fifo"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685570955027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.31.17:09:17 Progress: Loading sldf4d7095d/alt_sld_fab_wrapper_hw.tcl " "2023.05.31.17:09:17 Progress: Loading sldf4d7095d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570957654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570959633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570959733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570962345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570962420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570962512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570962615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570962619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570962619 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685570963281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf4d7095d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf4d7095d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf4d7095d/alt_sld_fab.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/ip/sldf4d7095d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570963444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570963444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570963524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570963524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570963545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570963545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570963598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570963598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570963666 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570963666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570963666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ohjui/Desktop/northwestern tings/Spring 2023/CE 392/Ray_Trace_Final/db/ip/sldf4d7095d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685570963720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685570963720 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1685571191801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685571335782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685571473692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685571514974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685571514974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589684 " "Implemented 589684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685571553994 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685571553994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "589156 " "Implemented 589156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685571553994 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685571553994 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "33 " "Implemented 33 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1685571553994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685571553994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9008 " "Peak virtual memory: 9008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685571554458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 17:19:14 2023 " "Processing ended: Wed May 31 17:19:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685571554458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:46 " "Elapsed time: 00:10:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685571554458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:35 " "Total CPU time (on all processors): 00:18:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685571554458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685571554458 ""}
