# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cmsdk_mcu.srcs/sources_1/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd" \

# Do not sort compile order
nosort
