   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0_hal_nano.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.platform_init,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	platform_init
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	platform_init:
  26              	.LFB37:
  27              		.file 1 ".././hal/stm32f0_nano/stm32f0_hal_nano.c"
   1:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
   2:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0_hal.h"
   3:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0_hal_lowlevel.h"
   4:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_rcc.h"
   5:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_gpio.h"
   6:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_dma.h"
   7:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_uart.h"
   8:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_flash.h"
   9:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  10:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** UART_HandleTypeDef UartHandle;
  11:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  12:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  13:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void platform_init(void)
  14:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
  28              		.loc 1 14 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 88
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  15:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     /* LEDs */
  16:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     GPIO_InitTypeDef GpioInit;
  32              		.loc 1 16 5 view .LVU1
  17:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_2;
  33              		.loc 1 17 2 view .LVU2
  14:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     /* LEDs */
  34              		.loc 1 14 1 is_stmt 0 view .LVU3
  35 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 20
  38              		.cfi_offset 4, -20
  39              		.cfi_offset 5, -16
  40              		.cfi_offset 6, -12
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  21:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  43              		.loc 1 21 2 view .LVU4
  44 0002 9027     		movs	r7, #144
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  45              		.loc 1 19 21 view .LVU5
  46 0004 0024     		movs	r4, #0
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  47              		.loc 1 18 21 view .LVU6
  48 0006 0125     		movs	r5, #1
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  49              		.loc 1 20 21 view .LVU7
  50 0008 0326     		movs	r6, #3
  17:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  51              		.loc 1 17 21 view .LVU8
  52 000a 0423     		movs	r3, #4
  14:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     /* LEDs */
  53              		.loc 1 14 1 view .LVU9
  54 000c 97B0     		sub	sp, sp, #92
  55              	.LCFI1:
  56              		.cfi_def_cfa_offset 112
  57              		.loc 1 21 2 view .LVU10
  58 000e FF05     		lsls	r7, r7, #23
  59 0010 3800     		movs	r0, r7
  60 0012 05A9     		add	r1, sp, #20
  17:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  61              		.loc 1 17 21 view .LVU11
  62 0014 0593     		str	r3, [sp, #20]
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  63              		.loc 1 18 2 is_stmt 1 view .LVU12
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  64              		.loc 1 18 21 is_stmt 0 view .LVU13
  65 0016 0695     		str	r5, [sp, #24]
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  66              		.loc 1 19 2 is_stmt 1 view .LVU14
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  67              		.loc 1 19 21 is_stmt 0 view .LVU15
  68 0018 0794     		str	r4, [sp, #28]
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  69              		.loc 1 20 2 is_stmt 1 view .LVU16
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  70              		.loc 1 20 21 is_stmt 0 view .LVU17
  71 001a 0896     		str	r6, [sp, #32]
  72              		.loc 1 21 2 is_stmt 1 view .LVU18
  73 001c FFF7FEFF 		bl	HAL_GPIO_Init
  74              	.LVL0:
  22:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     
  23:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_4;
  75              		.loc 1 23 2 view .LVU19
  76              		.loc 1 23 21 is_stmt 0 view .LVU20
  77 0020 1023     		movs	r3, #16
  24:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  25:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  26:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  27:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  78              		.loc 1 27 2 view .LVU21
  79 0022 05A9     		add	r1, sp, #20
  80 0024 3800     		movs	r0, r7
  23:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  81              		.loc 1 23 21 view .LVU22
  82 0026 0593     		str	r3, [sp, #20]
  24:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  83              		.loc 1 24 2 is_stmt 1 view .LVU23
  24:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  84              		.loc 1 24 21 is_stmt 0 view .LVU24
  85 0028 0695     		str	r5, [sp, #24]
  25:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  86              		.loc 1 25 2 is_stmt 1 view .LVU25
  25:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  87              		.loc 1 25 21 is_stmt 0 view .LVU26
  88 002a 0794     		str	r4, [sp, #28]
  26:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  89              		.loc 1 26 2 is_stmt 1 view .LVU27
  26:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  90              		.loc 1 26 21 is_stmt 0 view .LVU28
  91 002c 0896     		str	r6, [sp, #32]
  92              		.loc 1 27 2 is_stmt 1 view .LVU29
  93 002e FFF7FEFF 		bl	HAL_GPIO_Init
  94              	.LVL1:
  28:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  29:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #ifdef USE_INTERNAL_CLK
  30:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitTypeDef RCC_OscInitStruct;
  31:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  32:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.HSEState       = RCC_HSE_OFF;
  33:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.HSIState       = RCC_HSI_ON;
  34:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
  35:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
  36:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  37:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
  38:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCL
  39:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSI;
  40:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
  41:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  42:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  43:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   uint32_t flash_latency = 0;
  44:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  45:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #else
  46:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct;
  95              		.loc 1 46 2 view .LVU30
  47:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
  96              		.loc 1 47 2 view .LVU31
  48:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
  97              		.loc 1 48 35 is_stmt 0 view .LVU32
  98 0032 0523     		movs	r3, #5
  49:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
  50:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
  51:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_OscConfig(&RCC_OscInitStruct);
  99              		.loc 1 51 2 view .LVU33
 100 0034 0AA8     		add	r0, sp, #40
  48:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 101              		.loc 1 48 35 view .LVU34
 102 0036 0B93     		str	r3, [sp, #44]
  47:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 103              		.loc 1 47 35 view .LVU35
 104 0038 0A96     		str	r6, [sp, #40]
  48:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 105              		.loc 1 48 2 is_stmt 1 view .LVU36
  49:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 106              		.loc 1 49 2 view .LVU37
  49:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 107              		.loc 1 49 35 is_stmt 0 view .LVU38
 108 003a 0D94     		str	r4, [sp, #52]
  50:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 109              		.loc 1 50 2 is_stmt 1 view .LVU39
  50:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 110              		.loc 1 50 35 is_stmt 0 view .LVU40
 111 003c 1394     		str	r4, [sp, #76]
 112              		.loc 1 51 2 is_stmt 1 view .LVU41
 113 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 114              	.LVL2:
  52:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  53:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct;
 115              		.loc 1 53 2 view .LVU42
  54:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK
 116              		.loc 1 54 2 view .LVU43
 117              		.loc 1 54 35 is_stmt 0 view .LVU44
 118 0042 0723     		movs	r3, #7
  55:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
  56:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
  57:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  58:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 119              		.loc 1 58 2 view .LVU45
 120 0044 0021     		movs	r1, #0
 121 0046 01A8     		add	r0, sp, #4
  54:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK
 122              		.loc 1 54 35 view .LVU46
 123 0048 0193     		str	r3, [sp, #4]
  55:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 124              		.loc 1 55 2 is_stmt 1 view .LVU47
  55:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 125              		.loc 1 55 35 is_stmt 0 view .LVU48
 126 004a 0295     		str	r5, [sp, #8]
  56:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 127              		.loc 1 56 2 is_stmt 1 view .LVU49
  56:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 128              		.loc 1 56 35 is_stmt 0 view .LVU50
 129 004c 0394     		str	r4, [sp, #12]
  57:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 130              		.loc 1 57 2 is_stmt 1 view .LVU51
  57:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 131              		.loc 1 57 35 is_stmt 0 view .LVU52
 132 004e 0494     		str	r4, [sp, #16]
 133              		.loc 1 58 2 is_stmt 1 view .LVU53
 134 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 135              	.LVL3:
  59:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #endif
  60:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 136              		.loc 1 60 1 is_stmt 0 view .LVU54
 137 0054 17B0     		add	sp, sp, #92
 138              		@ sp needed
 139 0056 F0BD     		pop	{r4, r5, r6, r7, pc}
 140              		.cfi_endproc
 141              	.LFE37:
 143              		.section	.text.init_uart,"ax",%progbits
 144              		.align	1
 145              		.p2align 2,,3
 146              		.global	init_uart
 147              		.syntax unified
 148              		.code	16
 149              		.thumb_func
 150              		.fpu softvfp
 152              	init_uart:
 153              	.LFB38:
  61:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  62:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void init_uart(void)
  63:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 154              		.loc 1 63 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 32
 157              		@ frame_needed = 0, uses_anonymous_args = 0
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 158              		.loc 1 64 2 view .LVU56
 159              	.LBB2:
 160              		.loc 1 64 2 view .LVU57
 161              		.loc 1 64 2 view .LVU58
 162 0000 8021     		movs	r1, #128
 163              	.LBE2:
  63:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 63 1 is_stmt 0 view .LVU59
 165 0002 70B5     		push	{r4, r5, r6, lr}
 166              	.LCFI2:
 167              		.cfi_def_cfa_offset 16
 168              		.cfi_offset 4, -16
 169              		.cfi_offset 5, -12
 170              		.cfi_offset 6, -8
 171              		.cfi_offset 14, -4
 172              	.LBB3:
 173              		.loc 1 64 2 view .LVU60
 174 0004 1B4C     		ldr	r4, .L4
 175 0006 8902     		lsls	r1, r1, #10
 176 0008 6269     		ldr	r2, [r4, #20]
 177              	.LBE3:
  63:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 178              		.loc 1 63 1 view .LVU61
 179 000a 88B0     		sub	sp, sp, #32
 180              	.LCFI3:
 181              		.cfi_def_cfa_offset 48
 182              	.LBB4:
 183              		.loc 1 64 2 view .LVU62
 184 000c 0A43     		orrs	r2, r1
 185 000e 6261     		str	r2, [r4, #20]
 186              		.loc 1 64 2 is_stmt 1 view .LVU63
 187 0010 6369     		ldr	r3, [r4, #20]
 188              	.LBE4:
  65:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  70:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
  71:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 189              		.loc 1 71 2 is_stmt 0 view .LVU64
 190 0012 9020     		movs	r0, #144
 191              	.LBB5:
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 192              		.loc 1 64 2 view .LVU65
 193 0014 0B40     		ands	r3, r1
 194 0016 0193     		str	r3, [sp, #4]
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 195              		.loc 1 64 2 is_stmt 1 view .LVU66
 196 0018 019B     		ldr	r3, [sp, #4]
 197              	.LBE5:
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 198              		.loc 1 64 2 view .LVU67
  65:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 199              		.loc 1 65 2 view .LVU68
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
 200              		.loc 1 66 2 view .LVU69
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
 201              		.loc 1 66 21 is_stmt 0 view .LVU70
 202 001a C023     		movs	r3, #192
 203 001c DB00     		lsls	r3, r3, #3
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 204              		.loc 1 68 21 view .LVU71
 205 001e 0125     		movs	r5, #1
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
 206              		.loc 1 69 21 view .LVU72
 207 0020 0326     		movs	r6, #3
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
 208              		.loc 1 66 21 view .LVU73
 209 0022 0393     		str	r3, [sp, #12]
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
 210              		.loc 1 67 2 is_stmt 1 view .LVU74
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
 211              		.loc 1 67 21 is_stmt 0 view .LVU75
 212 0024 0223     		movs	r3, #2
 213              		.loc 1 71 2 view .LVU76
 214 0026 03A9     		add	r1, sp, #12
 215 0028 C005     		lsls	r0, r0, #23
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
 216              		.loc 1 67 21 view .LVU77
 217 002a 0493     		str	r3, [sp, #16]
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 218              		.loc 1 68 2 is_stmt 1 view .LVU78
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 219              		.loc 1 68 21 is_stmt 0 view .LVU79
 220 002c 0595     		str	r5, [sp, #20]
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
 221              		.loc 1 69 2 is_stmt 1 view .LVU80
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
 222              		.loc 1 69 21 is_stmt 0 view .LVU81
 223 002e 0696     		str	r6, [sp, #24]
  70:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 224              		.loc 1 70 2 is_stmt 1 view .LVU82
  70:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 225              		.loc 1 70 21 is_stmt 0 view .LVU83
 226 0030 0795     		str	r5, [sp, #28]
 227              		.loc 1 71 2 is_stmt 1 view .LVU84
 228 0032 FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL4:
  72:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CLK_ENABLE();
 230              		.loc 1 73 2 view .LVU85
 231              	.LBB6:
 232              		.loc 1 73 2 view .LVU86
 233              		.loc 1 73 2 view .LVU87
 234 0036 8021     		movs	r1, #128
 235 0038 A269     		ldr	r2, [r4, #24]
 236 003a C901     		lsls	r1, r1, #7
 237 003c 0A43     		orrs	r2, r1
 238 003e A261     		str	r2, [r4, #24]
 239              		.loc 1 73 2 view .LVU88
 240 0040 A369     		ldr	r3, [r4, #24]
 241              	.LBE6:
  74:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
  75:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Instance        = USART1;
 242              		.loc 1 75 29 is_stmt 0 view .LVU89
 243 0042 0D48     		ldr	r0, .L4+4
 244              	.LBB7:
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 245              		.loc 1 73 2 view .LVU90
 246 0044 0B40     		ands	r3, r1
 247 0046 0293     		str	r3, [sp, #8]
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 248              		.loc 1 73 2 is_stmt 1 view .LVU91
 249 0048 029B     		ldr	r3, [sp, #8]
 250              	.LBE7:
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 251              		.loc 1 73 2 view .LVU92
  74:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 252              		.loc 1 74 2 view .LVU93
 253 004a 236B     		ldr	r3, [r4, #48]
 254 004c B343     		bics	r3, r6
 255 004e 2B43     		orrs	r3, r5
 256 0050 2363     		str	r3, [r4, #48]
 257              		.loc 1 75 2 view .LVU94
 258              		.loc 1 75 29 is_stmt 0 view .LVU95
 259 0052 0A4B     		ldr	r3, .L4+8
 260 0054 0360     		str	r3, [r0]
  76:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #if SS_VER==SS_VER_2_1
  77:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   UartHandle.Init.BaudRate   = 230400;
  78:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #else
  79:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   UartHandle.Init.BaudRate   = 38400;
 261              		.loc 1 79 3 is_stmt 1 view .LVU96
 262              		.loc 1 79 30 is_stmt 0 view .LVU97
 263 0056 9623     		movs	r3, #150
 264 0058 1B02     		lsls	r3, r3, #8
 265 005a 4360     		str	r3, [r0, #4]
  80:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #endif
  81:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 266              		.loc 1 81 2 is_stmt 1 view .LVU98
 267              		.loc 1 81 29 is_stmt 0 view .LVU99
 268 005c 0023     		movs	r3, #0
 269 005e 8360     		str	r3, [r0, #8]
  82:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 270              		.loc 1 82 2 is_stmt 1 view .LVU100
 271              		.loc 1 82 29 is_stmt 0 view .LVU101
 272 0060 C360     		str	r3, [r0, #12]
  83:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.Parity     = UART_PARITY_NONE;
 273              		.loc 1 83 2 is_stmt 1 view .LVU102
 274              		.loc 1 83 29 is_stmt 0 view .LVU103
 275 0062 0361     		str	r3, [r0, #16]
  84:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 276              		.loc 1 84 2 is_stmt 1 view .LVU104
 277              		.loc 1 84 29 is_stmt 0 view .LVU105
 278 0064 8361     		str	r3, [r0, #24]
  85:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 279              		.loc 1 85 2 is_stmt 1 view .LVU106
 280              		.loc 1 85 29 is_stmt 0 view .LVU107
 281 0066 0C33     		adds	r3, r3, #12
 282 0068 4361     		str	r3, [r0, #20]
  86:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_UART_Init(&UartHandle);
 283              		.loc 1 86 2 is_stmt 1 view .LVU108
 284 006a FFF7FEFF 		bl	HAL_UART_Init
 285              	.LVL5:
  87:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 286              		.loc 1 87 1 is_stmt 0 view .LVU109
 287 006e 08B0     		add	sp, sp, #32
 288              		@ sp needed
 289 0070 70BD     		pop	{r4, r5, r6, pc}
 290              	.L5:
 291 0072 C046     		.align	2
 292              	.L4:
 293 0074 00100240 		.word	1073876992
 294 0078 00000000 		.word	UartHandle
 295 007c 00380140 		.word	1073821696
 296              		.cfi_endproc
 297              	.LFE38:
 299              		.section	.text.trigger_setup,"ax",%progbits
 300              		.align	1
 301              		.p2align 2,,3
 302              		.global	trigger_setup
 303              		.syntax unified
 304              		.code	16
 305              		.thumb_func
 306              		.fpu softvfp
 308              	trigger_setup:
 309              	.LFB39:
  88:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  89:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_setup(void)
  90:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 310              		.loc 1 90 1 is_stmt 1 view -0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 24
 313              		@ frame_needed = 0, uses_anonymous_args = 0
  91:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 314              		.loc 1 91 2 view .LVU111
 315              	.LBB8:
 316              		.loc 1 91 2 view .LVU112
 317              		.loc 1 91 2 view .LVU113
 318 0000 8020     		movs	r0, #128
 319 0002 104A     		ldr	r2, .L7
 320              	.LBE8:
  90:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 321              		.loc 1 90 1 is_stmt 0 view .LVU114
 322 0004 10B5     		push	{r4, lr}
 323              	.LCFI4:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 4, -8
 326              		.cfi_offset 14, -4
 327              	.LBB9:
 328              		.loc 1 91 2 view .LVU115
 329 0006 5169     		ldr	r1, [r2, #20]
 330 0008 8002     		lsls	r0, r0, #10
 331 000a 0143     		orrs	r1, r0
 332 000c 5161     		str	r1, [r2, #20]
 333              		.loc 1 91 2 is_stmt 1 view .LVU116
 334 000e 5369     		ldr	r3, [r2, #20]
 335              	.LBE9:
  90:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 336              		.loc 1 90 1 is_stmt 0 view .LVU117
 337 0010 86B0     		sub	sp, sp, #24
 338              	.LCFI5:
 339              		.cfi_def_cfa_offset 32
 340              	.LBB10:
 341              		.loc 1 91 2 view .LVU118
 342 0012 0340     		ands	r3, r0
 343 0014 0093     		str	r3, [sp]
 344              		.loc 1 91 2 is_stmt 1 view .LVU119
 345 0016 009B     		ldr	r3, [sp]
 346              	.LBE10:
 347              		.loc 1 91 2 view .LVU120
  92:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	
  93:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 348              		.loc 1 93 2 view .LVU121
  94:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_7;
 349              		.loc 1 94 2 view .LVU122
 350              		.loc 1 94 21 is_stmt 0 view .LVU123
 351 0018 8023     		movs	r3, #128
  95:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  97:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  98:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 352              		.loc 1 98 2 view .LVU124
 353 001a 9024     		movs	r4, #144
  94:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_7;
 354              		.loc 1 94 21 view .LVU125
 355 001c 0193     		str	r3, [sp, #4]
  95:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 356              		.loc 1 95 2 is_stmt 1 view .LVU126
  95:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 357              		.loc 1 95 21 is_stmt 0 view .LVU127
 358 001e 7F3B     		subs	r3, r3, #127
 359 0020 0293     		str	r3, [sp, #8]
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 360              		.loc 1 96 2 is_stmt 1 view .LVU128
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 361              		.loc 1 96 21 is_stmt 0 view .LVU129
 362 0022 0023     		movs	r3, #0
 363              		.loc 1 98 2 view .LVU130
 364 0024 E405     		lsls	r4, r4, #23
 365 0026 2000     		movs	r0, r4
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 366              		.loc 1 96 21 view .LVU131
 367 0028 0393     		str	r3, [sp, #12]
  97:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 368              		.loc 1 97 2 is_stmt 1 view .LVU132
 369              		.loc 1 98 2 is_stmt 0 view .LVU133
 370 002a 01A9     		add	r1, sp, #4
  97:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 371              		.loc 1 97 21 view .LVU134
 372 002c 0333     		adds	r3, r3, #3
 373 002e 0493     		str	r3, [sp, #16]
 374              		.loc 1 98 2 is_stmt 1 view .LVU135
 375 0030 FFF7FEFF 		bl	HAL_GPIO_Init
 376              	.LVL6:
  99:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	
 100:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 377              		.loc 1 100 2 view .LVU136
 378 0034 0022     		movs	r2, #0
 379 0036 8021     		movs	r1, #128
 380 0038 2000     		movs	r0, r4
 381 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 382              	.LVL7:
 101:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 383              		.loc 1 101 1 is_stmt 0 view .LVU137
 384 003e 06B0     		add	sp, sp, #24
 385              		@ sp needed
 386 0040 10BD     		pop	{r4, pc}
 387              	.L8:
 388 0042 C046     		.align	2
 389              	.L7:
 390 0044 00100240 		.word	1073876992
 391              		.cfi_endproc
 392              	.LFE39:
 394              		.section	.text.trigger_high,"ax",%progbits
 395              		.align	1
 396              		.p2align 2,,3
 397              		.global	trigger_high
 398              		.syntax unified
 399              		.code	16
 400              		.thumb_func
 401              		.fpu softvfp
 403              	trigger_high:
 404              	.LFB40:
 102:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 103:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_high(void)
 104:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 405              		.loc 1 104 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 105:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 409              		.loc 1 105 2 view .LVU139
 410 0000 9020     		movs	r0, #144
 104:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 411              		.loc 1 104 1 is_stmt 0 view .LVU140
 412 0002 10B5     		push	{r4, lr}
 413              	.LCFI6:
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 4, -8
 416              		.cfi_offset 14, -4
 417              		.loc 1 105 2 view .LVU141
 418 0004 0122     		movs	r2, #1
 419 0006 8021     		movs	r1, #128
 420 0008 C005     		lsls	r0, r0, #23
 421 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 422              	.LVL8:
 106:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 423              		.loc 1 106 1 view .LVU142
 424              		@ sp needed
 425 000e 10BD     		pop	{r4, pc}
 426              		.cfi_endproc
 427              	.LFE40:
 429              		.section	.text.trigger_low,"ax",%progbits
 430              		.align	1
 431              		.p2align 2,,3
 432              		.global	trigger_low
 433              		.syntax unified
 434              		.code	16
 435              		.thumb_func
 436              		.fpu softvfp
 438              	trigger_low:
 439              	.LFB41:
 107:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 108:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_low(void)
 109:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 440              		.loc 1 109 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 110:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 444              		.loc 1 110 2 view .LVU144
 445 0000 9020     		movs	r0, #144
 109:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 446              		.loc 1 109 1 is_stmt 0 view .LVU145
 447 0002 10B5     		push	{r4, lr}
 448              	.LCFI7:
 449              		.cfi_def_cfa_offset 8
 450              		.cfi_offset 4, -8
 451              		.cfi_offset 14, -4
 452              		.loc 1 110 2 view .LVU146
 453 0004 0022     		movs	r2, #0
 454 0006 8021     		movs	r1, #128
 455 0008 C005     		lsls	r0, r0, #23
 456 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 457              	.LVL9:
 111:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }   
 458              		.loc 1 111 1 view .LVU147
 459              		@ sp needed
 460 000e 10BD     		pop	{r4, pc}
 461              		.cfi_endproc
 462              	.LFE41:
 464              		.section	.text.getch,"ax",%progbits
 465              		.align	1
 466              		.p2align 2,,3
 467              		.global	getch
 468              		.syntax unified
 469              		.code	16
 470              		.thumb_func
 471              		.fpu softvfp
 473              	getch:
 474              	.LFB42:
 112:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 113:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** char getch(void)
 114:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 475              		.loc 1 114 1 is_stmt 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 8
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 115:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d;
 479              		.loc 1 115 2 view .LVU149
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 480              		.loc 1 116 2 view .LVU150
 114:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d;
 481              		.loc 1 114 1 is_stmt 0 view .LVU151
 482 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 483              	.LCFI8:
 484              		.cfi_def_cfa_offset 20
 485              		.cfi_offset 4, -20
 486              		.cfi_offset 5, -16
 487              		.cfi_offset 6, -12
 488              		.cfi_offset 7, -8
 489              		.cfi_offset 14, -4
 490 0002 83B0     		sub	sp, sp, #12
 491              	.LCFI9:
 492              		.cfi_def_cfa_offset 32
 493 0004 6B46     		mov	r3, sp
 117:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 494              		.loc 1 117 15 view .LVU152
 495 0006 0827     		movs	r7, #8
 496 0008 084E     		ldr	r6, .L14
 497 000a 094C     		ldr	r4, .L14+4
 498 000c DD1D     		adds	r5, r3, #7
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 499              		.loc 1 116 7 view .LVU153
 500 000e 02E0     		b	.L12
 501              	.L13:
 502              		.loc 1 117 3 is_stmt 1 view .LVU154
 503              		.loc 1 117 15 is_stmt 0 view .LVU155
 504 0010 236A     		ldr	r3, [r4, #32]
 505 0012 3B43     		orrs	r3, r7
 506 0014 2362     		str	r3, [r4, #32]
 507              	.L12:
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 508              		.loc 1 116 7 is_stmt 1 view .LVU156
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 509              		.loc 1 116 8 is_stmt 0 view .LVU157
 510 0016 3223     		movs	r3, #50
 511 0018 0122     		movs	r2, #1
 512 001a 2900     		movs	r1, r5
 513 001c 3000     		movs	r0, r6
 514 001e FFF7FEFF 		bl	HAL_UART_Receive
 515              	.LVL10:
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 516              		.loc 1 116 7 view .LVU158
 517 0022 0028     		cmp	r0, #0
 518 0024 F4D1     		bne	.L13
 118:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	return d;
 519              		.loc 1 118 2 is_stmt 1 view .LVU159
 520              		.loc 1 118 9 is_stmt 0 view .LVU160
 521 0026 2878     		ldrb	r0, [r5]
 119:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 522              		.loc 1 119 1 view .LVU161
 523 0028 03B0     		add	sp, sp, #12
 524              		@ sp needed
 525 002a F0BD     		pop	{r4, r5, r6, r7, pc}
 526              	.L15:
 527              		.align	2
 528              	.L14:
 529 002c 00000000 		.word	UartHandle
 530 0030 00380140 		.word	1073821696
 531              		.cfi_endproc
 532              	.LFE42:
 534              		.section	.text.putch,"ax",%progbits
 535              		.align	1
 536              		.p2align 2,,3
 537              		.global	putch
 538              		.syntax unified
 539              		.code	16
 540              		.thumb_func
 541              		.fpu softvfp
 543              	putch:
 544              	.LVL11:
 545              	.LFB43:
 120:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 121:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void putch(char c)
 122:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 546              		.loc 1 122 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 8
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 123:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d  = c;
 550              		.loc 1 123 2 view .LVU163
 122:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d  = c;
 551              		.loc 1 122 1 is_stmt 0 view .LVU164
 552 0000 00B5     		push	{lr}
 553              	.LCFI10:
 554              		.cfi_def_cfa_offset 4
 555              		.cfi_offset 14, -4
 556 0002 83B0     		sub	sp, sp, #12
 557              	.LCFI11:
 558              		.cfi_def_cfa_offset 16
 559              		.loc 1 123 10 view .LVU165
 560 0004 6B46     		mov	r3, sp
 124:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 561              		.loc 1 124 2 view .LVU166
 562 0006 0122     		movs	r2, #1
 123:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d  = c;
 563              		.loc 1 123 10 view .LVU167
 564 0008 D91D     		adds	r1, r3, #7
 565 000a 0870     		strb	r0, [r1]
 566              		.loc 1 124 2 is_stmt 1 view .LVU168
 567 000c 024B     		ldr	r3, .L17
 568 000e 0348     		ldr	r0, .L17+4
 569              	.LVL12:
 570              		.loc 1 124 2 is_stmt 0 view .LVU169
 571 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 572              	.LVL13:
 125:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 573              		.loc 1 125 1 view .LVU170
 574 0014 03B0     		add	sp, sp, #12
 575              		@ sp needed
 576 0016 00BD     		pop	{pc}
 577              	.L18:
 578              		.align	2
 579              	.L17:
 580 0018 88130000 		.word	5000
 581 001c 00000000 		.word	UartHandle
 582              		.cfi_endproc
 583              	.LFE43:
 585              		.section	.text.led_error,"ax",%progbits
 586              		.align	1
 587              		.p2align 2,,3
 588              		.global	led_error
 589              		.syntax unified
 590              		.code	16
 591              		.thumb_func
 592              		.fpu softvfp
 594              	led_error:
 595              	.LVL14:
 596              	.LFB44:
 126:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 127:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 128:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void led_error(unsigned int status)
 129:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 597              		.loc 1 129 1 is_stmt 1 view -0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 130:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, status);
 601              		.loc 1 130 2 view .LVU172
 602 0000 C2B2     		uxtb	r2, r0
 603 0002 9020     		movs	r0, #144
 604              	.LVL15:
 129:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, status);
 605              		.loc 1 129 1 is_stmt 0 view .LVU173
 606 0004 10B5     		push	{r4, lr}
 607              	.LCFI12:
 608              		.cfi_def_cfa_offset 8
 609              		.cfi_offset 4, -8
 610              		.cfi_offset 14, -4
 611              		.loc 1 130 2 view .LVU174
 612 0006 1021     		movs	r1, #16
 613 0008 C005     		lsls	r0, r0, #23
 614 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 615              	.LVL16:
 131:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 616              		.loc 1 131 1 view .LVU175
 617              		@ sp needed
 618 000e 10BD     		pop	{r4, pc}
 619              		.cfi_endproc
 620              	.LFE44:
 622              		.section	.text.led_ok,"ax",%progbits
 623              		.align	1
 624              		.p2align 2,,3
 625              		.global	led_ok
 626              		.syntax unified
 627              		.code	16
 628              		.thumb_func
 629              		.fpu softvfp
 631              	led_ok:
 632              	.LVL17:
 633              	.LFB45:
 132:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 133:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void led_ok(unsigned int status)
 134:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 634              		.loc 1 134 1 is_stmt 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 135:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, status);
 638              		.loc 1 135 2 view .LVU177
 639 0000 C2B2     		uxtb	r2, r0
 640 0002 9020     		movs	r0, #144
 641              	.LVL18:
 134:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, status);
 642              		.loc 1 134 1 is_stmt 0 view .LVU178
 643 0004 10B5     		push	{r4, lr}
 644              	.LCFI13:
 645              		.cfi_def_cfa_offset 8
 646              		.cfi_offset 4, -8
 647              		.cfi_offset 14, -4
 648              		.loc 1 135 2 view .LVU179
 649 0006 0421     		movs	r1, #4
 650 0008 C005     		lsls	r0, r0, #23
 651 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 652              	.LVL19:
 136:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 653              		.loc 1 136 1 view .LVU180
 654              		@ sp needed
 655 000e 10BD     		pop	{r4, pc}
 656              		.cfi_endproc
 657              	.LFE45:
 659              		.comm	UartHandle,112,4
 660              		.text
 661              	.Letext0:
 662              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 663              		.file 3 ".././hal/stm32f0/CMSIS/device/system_stm32f0xx.h"
 664              		.file 4 ".././hal/stm32f0/CMSIS/device/stm32f030x6.h"
 665              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 666              		.file 6 "/usr/include/newlib/sys/_types.h"
 667              		.file 7 "/usr/include/newlib/sys/reent.h"
 668              		.file 8 "/usr/include/newlib/sys/lock.h"
 669              		.file 9 ".././hal/stm32f0/CMSIS/device/stm32f0xx.h"
 670              		.file 10 ".././hal/stm32f0/stm32f0xx_hal_def.h"
 671              		.file 11 ".././hal/stm32f0/stm32f0xx_hal_rcc.h"
 672              		.file 12 ".././hal/stm32f0/stm32f0xx_hal_gpio.h"
 673              		.file 13 ".././hal/stm32f0/stm32f0xx_hal_dma.h"
 674              		.file 14 ".././hal/stm32f0/stm32f0xx_hal_uart.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0_hal_nano.c
     /tmp/ccppLQEM.s:16     .text.platform_init:0000000000000000 $t
     /tmp/ccppLQEM.s:25     .text.platform_init:0000000000000000 platform_init
     /tmp/ccppLQEM.s:144    .text.init_uart:0000000000000000 $t
     /tmp/ccppLQEM.s:152    .text.init_uart:0000000000000000 init_uart
     /tmp/ccppLQEM.s:293    .text.init_uart:0000000000000074 $d
                            *COM*:0000000000000070 UartHandle
     /tmp/ccppLQEM.s:300    .text.trigger_setup:0000000000000000 $t
     /tmp/ccppLQEM.s:308    .text.trigger_setup:0000000000000000 trigger_setup
     /tmp/ccppLQEM.s:390    .text.trigger_setup:0000000000000044 $d
     /tmp/ccppLQEM.s:395    .text.trigger_high:0000000000000000 $t
     /tmp/ccppLQEM.s:403    .text.trigger_high:0000000000000000 trigger_high
     /tmp/ccppLQEM.s:430    .text.trigger_low:0000000000000000 $t
     /tmp/ccppLQEM.s:438    .text.trigger_low:0000000000000000 trigger_low
     /tmp/ccppLQEM.s:465    .text.getch:0000000000000000 $t
     /tmp/ccppLQEM.s:473    .text.getch:0000000000000000 getch
     /tmp/ccppLQEM.s:529    .text.getch:000000000000002c $d
     /tmp/ccppLQEM.s:535    .text.putch:0000000000000000 $t
     /tmp/ccppLQEM.s:543    .text.putch:0000000000000000 putch
     /tmp/ccppLQEM.s:580    .text.putch:0000000000000018 $d
     /tmp/ccppLQEM.s:586    .text.led_error:0000000000000000 $t
     /tmp/ccppLQEM.s:594    .text.led_error:0000000000000000 led_error
     /tmp/ccppLQEM.s:623    .text.led_ok:0000000000000000 $t
     /tmp/ccppLQEM.s:631    .text.led_ok:0000000000000000 led_ok

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_UART_Init
HAL_GPIO_WritePin
HAL_UART_Receive
HAL_UART_Transmit
