 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 23:25:59 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: A1/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[7]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[7]/Q (DFFRQX2M)           0.45       0.45 f
  A1/U63/Y (AO21XLM)                       0.27       0.73 f
  A1/alu_out_reg[7]/D (DFFRQX2M)           0.00       0.73 f
  data arrival time                                   0.73

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[7]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                      -0.16      19.64
  data required time                                 19.64
  -----------------------------------------------------------
  data required time                                 19.64
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        18.91


  Startpoint: A1/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[6]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[6]/Q (DFFRQX2M)           0.45       0.45 f
  A1/U59/Y (AO21XLM)                       0.27       0.73 f
  A1/alu_out_reg[6]/D (DFFRQX2M)           0.00       0.73 f
  data arrival time                                   0.73

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[6]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                      -0.16      19.64
  data required time                                 19.64
  -----------------------------------------------------------
  data required time                                 19.64
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        18.91


  Startpoint: A1/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[5]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[5]/Q (DFFRQX2M)           0.45       0.45 f
  A1/U55/Y (AO21XLM)                       0.27       0.73 f
  A1/alu_out_reg[5]/D (DFFRQX2M)           0.00       0.73 f
  data arrival time                                   0.73

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[5]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                      -0.16      19.64
  data required time                                 19.64
  -----------------------------------------------------------
  data required time                                 19.64
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        18.91


  Startpoint: A1/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[4]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[4]/Q (DFFRQX2M)           0.45       0.45 f
  A1/U51/Y (AO21XLM)                       0.27       0.73 f
  A1/alu_out_reg[4]/D (DFFRQX2M)           0.00       0.73 f
  data arrival time                                   0.73

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[4]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                      -0.16      19.64
  data required time                                 19.64
  -----------------------------------------------------------
  data required time                                 19.64
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        18.91


  Startpoint: A1/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[3]/Q (DFFRQX2M)           0.45       0.45 f
  A1/U47/Y (AO21XLM)                       0.27       0.73 f
  A1/alu_out_reg[3]/D (DFFRQX2M)           0.00       0.73 f
  data arrival time                                   0.73

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[3]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                      -0.16      19.64
  data required time                                 19.64
  -----------------------------------------------------------
  data required time                                 19.64
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        18.91


  Startpoint: A1/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[2]/Q (DFFRQX2M)           0.45       0.45 f
  A1/U43/Y (AO21XLM)                       0.27       0.73 f
  A1/alu_out_reg[2]/D (DFFRQX2M)           0.00       0.73 f
  data arrival time                                   0.73

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[2]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                      -0.16      19.64
  data required time                                 19.64
  -----------------------------------------------------------
  data required time                                 19.64
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        18.91


  Startpoint: A1/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[1]/Q (DFFRQX2M)           0.45       0.45 f
  A1/U39/Y (AO21XLM)                       0.27       0.73 f
  A1/alu_out_reg[1]/D (DFFRQX2M)           0.00       0.73 f
  data arrival time                                   0.73

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[1]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                      -0.16      19.64
  data required time                                 19.64
  -----------------------------------------------------------
  data required time                                 19.64
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        18.91


  Startpoint: A1/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[0]/Q (DFFRQX2M)           0.45       0.45 f
  A1/U35/Y (AO21XLM)                       0.27       0.73 f
  A1/alu_out_reg[0]/D (DFFRQX2M)           0.00       0.73 f
  data arrival time                                   0.73

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                      -0.16      19.64
  data required time                                 19.64
  -----------------------------------------------------------
  data required time                                 19.64
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                        18.91


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U10/Y (NOR2X2M)                       0.17       1.77 r
  A5/sync_bus[1] (data_sync)               0.00       1.77 r
  A0/rx_p_data[1] (sys_cnrt)               0.00       1.77 r
  A0/U36/Y (INVX2M)                        0.09       1.86 f
  A0/U11/Y (NOR2X2M)                       0.18       2.04 r
  A0/address[1] (sys_cnrt)                 0.00       2.04 r
  A3/Address[1] (reg_file)                 0.00       2.04 r
  A3/U29/Y (INVX2M)                        0.09       2.12 f
  A3/U22/Y (NAND2X2M)                      0.08       2.20 r
  A3/U10/Y (BUFX2M)                        0.20       2.40 r
  A3/U56/Y (OAI22X1M)                      0.13       2.53 f
  A3/U147/Y (AOI221XLM)                    0.28       2.82 r
  A3/U145/Y (OAI22X1M)                     0.17       2.99 f
  A3/U144/Y (AO22X1M)                      0.41       3.40 f
  A3/RdData_reg[4]/D (DFFRQX2M)            0.00       3.40 f
  data arrival time                                   3.40

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/RdData_reg[4]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                      -0.15      19.65
  data required time                                 19.65
  -----------------------------------------------------------
  data required time                                 19.65
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                        16.25


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U10/Y (NOR2X2M)                       0.17       1.77 r
  A5/sync_bus[1] (data_sync)               0.00       1.77 r
  A0/rx_p_data[1] (sys_cnrt)               0.00       1.77 r
  A0/U36/Y (INVX2M)                        0.09       1.86 f
  A0/U11/Y (NOR2X2M)                       0.18       2.04 r
  A0/address[1] (sys_cnrt)                 0.00       2.04 r
  A3/Address[1] (reg_file)                 0.00       2.04 r
  A3/U29/Y (INVX2M)                        0.09       2.12 f
  A3/U22/Y (NAND2X2M)                      0.08       2.20 r
  A3/U10/Y (BUFX2M)                        0.20       2.40 r
  A3/U54/Y (OAI22X1M)                      0.13       2.53 f
  A3/U143/Y (AOI221XLM)                    0.28       2.82 r
  A3/U141/Y (OAI22X1M)                     0.17       2.99 f
  A3/U140/Y (AO22X1M)                      0.41       3.40 f
  A3/RdData_reg[3]/D (DFFRQX2M)            0.00       3.40 f
  data arrival time                                   3.40

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/RdData_reg[3]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                      -0.15      19.65
  data required time                                 19.65
  -----------------------------------------------------------
  data required time                                 19.65
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                        16.25


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U10/Y (NOR2X2M)                       0.17       1.77 r
  A5/sync_bus[1] (data_sync)               0.00       1.77 r
  A0/rx_p_data[1] (sys_cnrt)               0.00       1.77 r
  A0/U36/Y (INVX2M)                        0.09       1.86 f
  A0/U11/Y (NOR2X2M)                       0.18       2.04 r
  A0/address[1] (sys_cnrt)                 0.00       2.04 r
  A3/Address[1] (reg_file)                 0.00       2.04 r
  A3/U29/Y (INVX2M)                        0.09       2.12 f
  A3/U22/Y (NAND2X2M)                      0.08       2.20 r
  A3/U10/Y (BUFX2M)                        0.20       2.40 r
  A3/U52/Y (OAI22X1M)                      0.13       2.53 f
  A3/U139/Y (AOI221XLM)                    0.28       2.82 r
  A3/U137/Y (OAI22X1M)                     0.17       2.99 f
  A3/U136/Y (AO22X1M)                      0.41       3.40 f
  A3/RdData_reg[2]/D (DFFRQX2M)            0.00       3.40 f
  data arrival time                                   3.40

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/RdData_reg[2]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                      -0.15      19.65
  data required time                                 19.65
  -----------------------------------------------------------
  data required time                                 19.65
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                        16.25


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U10/Y (NOR2X2M)                       0.17       1.77 r
  A5/sync_bus[1] (data_sync)               0.00       1.77 r
  A0/rx_p_data[1] (sys_cnrt)               0.00       1.77 r
  A0/U36/Y (INVX2M)                        0.09       1.86 f
  A0/U11/Y (NOR2X2M)                       0.18       2.04 r
  A0/address[1] (sys_cnrt)                 0.00       2.04 r
  A3/Address[1] (reg_file)                 0.00       2.04 r
  A3/U29/Y (INVX2M)                        0.09       2.12 f
  A3/U22/Y (NAND2X2M)                      0.08       2.20 r
  A3/U10/Y (BUFX2M)                        0.20       2.40 r
  A3/U50/Y (OAI22X1M)                      0.13       2.53 f
  A3/U135/Y (AOI221XLM)                    0.28       2.82 r
  A3/U133/Y (OAI22X1M)                     0.17       2.99 f
  A3/U132/Y (AO22X1M)                      0.41       3.40 f
  A3/RdData_reg[1]/D (DFFRQX2M)            0.00       3.40 f
  data arrival time                                   3.40

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/RdData_reg[1]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                      -0.15      19.65
  data required time                                 19.65
  -----------------------------------------------------------
  data required time                                 19.65
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                        16.25


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U10/Y (NOR2X2M)                       0.17       1.77 r
  A5/sync_bus[1] (data_sync)               0.00       1.77 r
  A0/rx_p_data[1] (sys_cnrt)               0.00       1.77 r
  A0/U36/Y (INVX2M)                        0.09       1.86 f
  A0/U11/Y (NOR2X2M)                       0.18       2.04 r
  A0/address[1] (sys_cnrt)                 0.00       2.04 r
  A3/Address[1] (reg_file)                 0.00       2.04 r
  A3/U29/Y (INVX2M)                        0.09       2.12 f
  A3/U22/Y (NAND2X2M)                      0.08       2.20 r
  A3/U10/Y (BUFX2M)                        0.20       2.40 r
  A3/U48/Y (OAI22X1M)                      0.13       2.53 f
  A3/U131/Y (AOI221XLM)                    0.28       2.82 r
  A3/U129/Y (OAI22X1M)                     0.17       2.99 f
  A3/U128/Y (AO22X1M)                      0.41       3.40 f
  A3/RdData_reg[0]/D (DFFRQX2M)            0.00       3.40 f
  data arrival time                                   3.40

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/RdData_reg[0]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                      -0.15      19.65
  data required time                                 19.65
  -----------------------------------------------------------
  data required time                                 19.65
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                        16.25


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U10/Y (NOR2X2M)                       0.17       1.77 r
  A5/sync_bus[1] (data_sync)               0.00       1.77 r
  A0/rx_p_data[1] (sys_cnrt)               0.00       1.77 r
  A0/U36/Y (INVX2M)                        0.09       1.86 f
  A0/U11/Y (NOR2X2M)                       0.18       2.04 r
  A0/address[1] (sys_cnrt)                 0.00       2.04 r
  A3/Address[1] (reg_file)                 0.00       2.04 r
  A3/U29/Y (INVX2M)                        0.09       2.12 f
  A3/U22/Y (NAND2X2M)                      0.08       2.20 r
  A3/U11/Y (BUFX2M)                        0.19       2.39 r
  A3/U62/Y (OAI22X1M)                      0.13       2.52 f
  A3/U159/Y (AOI221XLM)                    0.28       2.81 r
  A3/U157/Y (OAI22X1M)                     0.17       2.98 f
  A3/U156/Y (AO22X1M)                      0.41       3.39 f
  A3/RdData_reg[7]/D (DFFRQX2M)            0.00       3.39 f
  data arrival time                                   3.39

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/RdData_reg[7]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                      -0.15      19.65
  data required time                                 19.65
  -----------------------------------------------------------
  data required time                                 19.65
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                        16.26


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U10/Y (NOR2X2M)                       0.17       1.77 r
  A5/sync_bus[1] (data_sync)               0.00       1.77 r
  A0/rx_p_data[1] (sys_cnrt)               0.00       1.77 r
  A0/U36/Y (INVX2M)                        0.09       1.86 f
  A0/U11/Y (NOR2X2M)                       0.18       2.04 r
  A0/address[1] (sys_cnrt)                 0.00       2.04 r
  A3/Address[1] (reg_file)                 0.00       2.04 r
  A3/U29/Y (INVX2M)                        0.09       2.12 f
  A3/U22/Y (NAND2X2M)                      0.08       2.20 r
  A3/U11/Y (BUFX2M)                        0.19       2.39 r
  A3/U60/Y (OAI22X1M)                      0.13       2.52 f
  A3/U155/Y (AOI221XLM)                    0.28       2.81 r
  A3/U153/Y (OAI22X1M)                     0.17       2.98 f
  A3/U152/Y (AO22X1M)                      0.41       3.39 f
  A3/RdData_reg[6]/D (DFFRQX2M)            0.00       3.39 f
  data arrival time                                   3.39

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/RdData_reg[6]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                      -0.15      19.65
  data required time                                 19.65
  -----------------------------------------------------------
  data required time                                 19.65
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                        16.26


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U10/Y (NOR2X2M)                       0.17       1.77 r
  A5/sync_bus[1] (data_sync)               0.00       1.77 r
  A0/rx_p_data[1] (sys_cnrt)               0.00       1.77 r
  A0/U36/Y (INVX2M)                        0.09       1.86 f
  A0/U11/Y (NOR2X2M)                       0.18       2.04 r
  A0/address[1] (sys_cnrt)                 0.00       2.04 r
  A3/Address[1] (reg_file)                 0.00       2.04 r
  A3/U29/Y (INVX2M)                        0.09       2.12 f
  A3/U22/Y (NAND2X2M)                      0.08       2.20 r
  A3/U11/Y (BUFX2M)                        0.19       2.39 r
  A3/U58/Y (OAI22X1M)                      0.13       2.52 f
  A3/U151/Y (AOI221XLM)                    0.28       2.81 r
  A3/U149/Y (OAI22X1M)                     0.17       2.98 f
  A3/U148/Y (AO22X1M)                      0.41       3.39 f
  A3/RdData_reg[5]/D (DFFRQX2M)            0.00       3.39 f
  data arrival time                                   3.39

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/RdData_reg[5]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                      -0.15      19.65
  data required time                                 19.65
  -----------------------------------------------------------
  data required time                                 19.65
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                        16.26


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[3][5]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U16/Y (NAND2X2M)                      0.24       2.88 f
  A3/U127/Y (OAI2BB2X1M)                   0.30       3.18 f
  A3/Regfile_reg[3][5]/D (DFFSQX2M)        0.00       3.18 f
  data arrival time                                   3.18

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[3][5]/CK (DFFSQX2M)       0.00      19.80 r
  library setup time                      -0.25      19.55
  data required time                                 19.55
  -----------------------------------------------------------
  data required time                                 19.55
  data arrival time                                  -3.18
  -----------------------------------------------------------
  slack (MET)                                        16.37


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[1][6]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U14/Y (NAND2X2M)                      0.24       2.88 f
  A3/U123/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[1][6]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[1][6]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[1][1]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U14/Y (NAND2X2M)                      0.24       2.88 f
  A3/U118/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[1][1]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[1][1]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[1][5]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U14/Y (NAND2X2M)                      0.24       2.88 f
  A3/U122/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[1][5]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[1][5]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[1][4]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U14/Y (NAND2X2M)                      0.24       2.88 f
  A3/U121/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[1][4]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[1][4]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[1][7]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U14/Y (NAND2X2M)                      0.24       2.88 f
  A3/U124/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[1][7]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[1][7]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[1][3]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U14/Y (NAND2X2M)                      0.24       2.88 f
  A3/U120/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[1][3]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[1][3]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[1][2]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U14/Y (NAND2X2M)                      0.24       2.88 f
  A3/U119/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[1][2]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[1][2]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[1][0]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U14/Y (NAND2X2M)                      0.24       2.88 f
  A3/U117/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[1][0]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[1][0]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[3][0]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U16/Y (NAND2X2M)                      0.24       2.88 f
  A3/U110/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[3][0]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[3][0]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[3][2]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U16/Y (NAND2X2M)                      0.24       2.88 f
  A3/U112/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[3][2]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[3][2]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A4/stages_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[3][1]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A4/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A4/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A4/U3/Y (AND2X2M)                        0.12       0.48 r
  A4/sync_reset (reset_sync_0)             0.00       0.48 r
  b4/IN_0 (mux2X1_0)                       0.00       0.48 r
  b4/U1/Y (AO2B2X2M)                       0.79       1.27 r
  b4/OUT (mux2X1_0)                        0.00       1.27 r
  A5/reset (data_sync)                     0.00       1.27 r
  A5/U12/Y (INVX2M)                        0.32       1.60 f
  A5/U8/Y (NOR2X2M)                        0.23       1.83 r
  A5/sync_bus[0] (data_sync)               0.00       1.83 r
  A0/rx_p_data[0] (sys_cnrt)               0.00       1.83 r
  A0/U20/Y (INVX2M)                        0.11       1.94 f
  A0/U7/Y (NOR2X2M)                        0.09       2.03 r
  A0/address[0] (sys_cnrt)                 0.00       2.03 r
  A3/Address[0] (reg_file)                 0.00       2.03 r
  A3/U27/Y (BUFX2M)                        0.23       2.26 r
  A3/U25/Y (INVX2M)                        0.14       2.40 f
  A3/U4/Y (NOR2X2M)                        0.24       2.65 r
  A3/U16/Y (NAND2X2M)                      0.24       2.88 f
  A3/U111/Y (OAI2BB2X1M)                   0.18       3.07 r
  A3/Regfile_reg[3][1]/D (DFFRQX2M)        0.00       3.07 r
  data arrival time                                   3.07

  clock ref_clk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[3][1]/CK (DFFRQX2M)       0.00      19.80 r
  library setup time                      -0.31      19.49
  data required time                                 19.49
  -----------------------------------------------------------
  data required time                                 19.49
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                        16.42


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a2/par_bit_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U108/Y (MX4X1M)                    0.45       1.48 f
  A6/A1/U106/Y (MX2X2M)                    0.24       1.72 f
  A6/A1/r_data[5] (fifo_memory)            0.00       1.72 f
  A6/r_data[5] (fifo_top)                  0.00       1.72 f
  A12/p_data[5] (uart_tr)                  0.00       1.72 f
  A12/a2/p_data[5] (parity_calc)           0.00       1.72 f
  A12/a2/U7/Y (XOR3XLM)                    0.50       2.21 f
  A12/a2/U5/Y (XOR3XLM)                    0.50       2.71 f
  A12/a2/U4/Y (OAI2BB2X1M)                 0.16       2.87 r
  A12/a2/par_bit_reg/D (DFFRQX2M)          0.00       2.87 r
  data arrival time                                   2.87

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a2/par_bit_reg/CK (DFFRQX2M)         0.00     271.10 r
  library setup time                      -0.31     270.79
  data required time                                270.79
  -----------------------------------------------------------
  data required time                                270.79
  data arrival time                                  -2.87
  -----------------------------------------------------------
  slack (MET)                                       267.92


  Startpoint: A7/stages_reg[1]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A6/A2/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A7/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A7/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A7/U3/Y (AND2X2M)                        0.12       0.48 r
  A7/sync_reset (reset_sync_1)             0.00       0.48 r
  b5/IN_0 (mux2X1_6)                       0.00       0.48 r
  b5/U1/Y (AO2B2X2M)                       0.14       0.62 r
  b5/OUT (mux2X1_6)                        0.00       0.62 r
  U5/Y (INVX2M)                            0.05       0.68 f
  U4/Y (INVX4M)                            0.75       1.42 r
  A8/reset (pluse_gen)                     0.00       1.42 r
  A8/U4/Y (INVX2M)                         0.11       1.53 f
  A8/U3/Y (NOR3BX2M)                       0.24       1.77 r
  A8/rd_inc (pluse_gen)                    0.00       1.77 r
  A6/rinc (fifo_top)                       0.00       1.77 r
  A6/A2/r_inc (fifo_rptr)                  0.00       1.77 r
  A6/A2/U11/Y (NAND2X2M)                   0.11       1.88 f
  A6/A2/U6/Y (NOR2X2M)                     0.14       2.01 r
  A6/A2/U12/Y (NAND2X2M)                   0.09       2.10 f
  A6/A2/U14/Y (NAND2BX2M)                  0.19       2.30 f
  A6/A2/U13/Y (XNOR2X2M)                   0.13       2.43 r
  A6/A2/rd_ptr_reg[3]/D (DFFRQX2M)         0.00       2.43 r
  data arrival time                                   2.43

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A6/A2/rd_ptr_reg[3]/CK (DFFRQX2M)        0.00     271.10 r
  library setup time                      -0.32     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.43
  -----------------------------------------------------------
  slack (MET)                                       268.35


  Startpoint: A6/A2/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/ser_en_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  A6/A2/rd_ptr_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  A6/A2/U5/Y (XNOR2X2M)                    0.28       1.11 r
  A6/A2/U10/Y (XNOR2X2M)                   0.16       1.26 r
  A6/A2/U7/Y (NAND4X2M)                    0.17       1.43 f
  A6/A2/U3/Y (INVX2M)                      0.09       1.52 r
  A6/A2/empty (fifo_rptr)                  0.00       1.52 r
  A6/r_empty (fifo_top)                    0.00       1.52 r
  U3/Y (INVX2M)                            0.05       1.57 f
  A12/data_valid (uart_tr)                 0.00       1.57 f
  A12/a0/data_valid (fsm_uart)             0.00       1.57 f
  A12/a0/U9/Y (NOR2BX2M)                   0.13       1.70 f
  A12/a0/U8/Y (AOI31X2M)                   0.17       1.87 r
  A12/a0/U10/Y (OR3X2M)                    0.18       2.05 r
  A12/a0/U5/Y (CLKXOR2X2M)                 0.31       2.36 f
  A12/a0/U3/Y (INVX2M)                     0.06       2.42 r
  A12/a0/ser_en_reg/D (DFFRQX2M)           0.00       2.42 r
  data arrival time                                   2.42

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a0/ser_en_reg/CK (DFFRQX2M)          0.00     271.10 r
  library setup time                      -0.30     270.80
  data required time                                270.80
  -----------------------------------------------------------
  data required time                                270.80
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (MET)                                       268.39


  Startpoint: A6/A2/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/mux_sel_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  A6/A2/rd_ptr_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  A6/A2/U5/Y (XNOR2X2M)                    0.28       1.11 r
  A6/A2/U10/Y (XNOR2X2M)                   0.16       1.26 r
  A6/A2/U7/Y (NAND4X2M)                    0.17       1.43 f
  A6/A2/U3/Y (INVX2M)                      0.09       1.52 r
  A6/A2/empty (fifo_rptr)                  0.00       1.52 r
  A6/r_empty (fifo_top)                    0.00       1.52 r
  U3/Y (INVX2M)                            0.05       1.57 f
  A12/data_valid (uart_tr)                 0.00       1.57 f
  A12/a0/data_valid (fsm_uart)             0.00       1.57 f
  A12/a0/U9/Y (NOR2BX2M)                   0.13       1.70 f
  A12/a0/U8/Y (AOI31X2M)                   0.17       1.87 r
  A12/a0/U10/Y (OR3X2M)                    0.18       2.05 r
  A12/a0/U5/Y (CLKXOR2X2M)                 0.31       2.36 f
  A12/a0/mux_sel_reg[0]/D (DFFSQX2M)       0.00       2.36 f
  data arrival time                                   2.36

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a0/mux_sel_reg[0]/CK (DFFSQX2M)      0.00     271.10 r
  library setup time                      -0.26     270.84
  data required time                                270.84
  -----------------------------------------------------------
  data required time                                270.84
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                       268.48


  Startpoint: A7/stages_reg[1]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A6/A2/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A7/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A7/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A7/U3/Y (AND2X2M)                        0.12       0.48 r
  A7/sync_reset (reset_sync_1)             0.00       0.48 r
  b5/IN_0 (mux2X1_6)                       0.00       0.48 r
  b5/U1/Y (AO2B2X2M)                       0.14       0.62 r
  b5/OUT (mux2X1_6)                        0.00       0.62 r
  U5/Y (INVX2M)                            0.05       0.68 f
  U4/Y (INVX4M)                            0.75       1.42 r
  A8/reset (pluse_gen)                     0.00       1.42 r
  A8/U4/Y (INVX2M)                         0.11       1.53 f
  A8/U3/Y (NOR3BX2M)                       0.24       1.77 r
  A8/rd_inc (pluse_gen)                    0.00       1.77 r
  A6/rinc (fifo_top)                       0.00       1.77 r
  A6/A2/r_inc (fifo_rptr)                  0.00       1.77 r
  A6/A2/U11/Y (NAND2X2M)                   0.11       1.88 f
  A6/A2/U6/Y (NOR2X2M)                     0.14       2.01 r
  A6/A2/U12/Y (NAND2X2M)                   0.09       2.10 f
  A6/A2/U17/Y (XNOR2X2M)                   0.15       2.26 r
  A6/A2/rd_ptr_reg[2]/D (DFFRQX2M)         0.00       2.26 r
  data arrival time                                   2.26

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A6/A2/rd_ptr_reg[2]/CK (DFFRQX2M)        0.00     271.10 r
  library setup time                      -0.32     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                       268.52


  Startpoint: A7/stages_reg[1]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A6/A2/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A7/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A7/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A7/U3/Y (AND2X2M)                        0.12       0.48 r
  A7/sync_reset (reset_sync_1)             0.00       0.48 r
  b5/IN_0 (mux2X1_6)                       0.00       0.48 r
  b5/U1/Y (AO2B2X2M)                       0.14       0.62 r
  b5/OUT (mux2X1_6)                        0.00       0.62 r
  U5/Y (INVX2M)                            0.05       0.68 f
  U4/Y (INVX4M)                            0.75       1.42 r
  A8/reset (pluse_gen)                     0.00       1.42 r
  A8/U4/Y (INVX2M)                         0.11       1.53 f
  A8/U3/Y (NOR3BX2M)                       0.24       1.77 r
  A8/rd_inc (pluse_gen)                    0.00       1.77 r
  A6/rinc (fifo_top)                       0.00       1.77 r
  A6/A2/r_inc (fifo_rptr)                  0.00       1.77 r
  A6/A2/U11/Y (NAND2X2M)                   0.11       1.88 f
  A6/A2/U6/Y (NOR2X2M)                     0.14       2.01 r
  A6/A2/U18/Y (CLKXOR2X2M)                 0.23       2.24 r
  A6/A2/rd_ptr_reg[1]/D (DFFRQX2M)         0.00       2.24 r
  data arrival time                                   2.24

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A6/A2/rd_ptr_reg[1]/CK (DFFRQX2M)        0.00     271.10 r
  library setup time                      -0.30     270.80
  data required time                                270.80
  -----------------------------------------------------------
  data required time                                270.80
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                       268.55


  Startpoint: A7/stages_reg[1]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A6/A2/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A7/stages_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A7/stages_reg[1]/Q (DFFRQX2M)            0.36       0.36 r
  A7/U3/Y (AND2X2M)                        0.12       0.48 r
  A7/sync_reset (reset_sync_1)             0.00       0.48 r
  b5/IN_0 (mux2X1_6)                       0.00       0.48 r
  b5/U1/Y (AO2B2X2M)                       0.14       0.62 r
  b5/OUT (mux2X1_6)                        0.00       0.62 r
  U5/Y (INVX2M)                            0.05       0.68 f
  U4/Y (INVX4M)                            0.75       1.42 r
  A8/reset (pluse_gen)                     0.00       1.42 r
  A8/U4/Y (INVX2M)                         0.11       1.53 f
  A8/U3/Y (NOR3BX2M)                       0.24       1.77 r
  A8/rd_inc (pluse_gen)                    0.00       1.77 r
  A6/rinc (fifo_top)                       0.00       1.77 r
  A6/A2/r_inc (fifo_rptr)                  0.00       1.77 r
  A6/A2/U11/Y (NAND2X2M)                   0.11       1.88 f
  A6/A2/U19/Y (CLKXOR2X2M)                 0.26       2.14 r
  A6/A2/rd_ptr_reg[0]/D (DFFRX1M)          0.00       2.14 r
  data arrival time                                   2.14

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00     271.10 r
  library setup time                      -0.24     270.86
  data required time                                270.86
  -----------------------------------------------------------
  data required time                                270.86
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                       268.72


  Startpoint: A6/A2/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/busy_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  A6/A2/rd_ptr_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  A6/A2/U15/Y (CLKXOR2X2M)                 0.33       1.16 f
  A6/A2/U4/Y (XNOR2X2M)                    0.13       1.29 f
  A6/A2/U7/Y (NAND4X2M)                    0.10       1.39 r
  A6/A2/U3/Y (INVX2M)                      0.06       1.45 f
  A6/A2/empty (fifo_rptr)                  0.00       1.45 f
  A6/r_empty (fifo_top)                    0.00       1.45 f
  U3/Y (INVX2M)                            0.06       1.51 r
  A12/data_valid (uart_tr)                 0.00       1.51 r
  A12/a0/data_valid (fsm_uart)             0.00       1.51 r
  A12/a0/U9/Y (NOR2BX2M)                   0.15       1.66 r
  A12/a0/U8/Y (AOI31X2M)                   0.07       1.73 f
  A12/a0/U10/Y (OR3X2M)                    0.24       1.96 f
  A12/a0/U4/Y (NAND3X2M)                   0.08       2.05 r
  A12/a0/busy_reg/D (DFFRQX2M)             0.00       2.05 r
  data arrival time                                   2.05

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a0/busy_reg/CK (DFFRQX2M)            0.00     271.10 r
  library setup time                      -0.30     270.80
  data required time                                270.80
  -----------------------------------------------------------
  data required time                                270.80
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                       268.75


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/data_set_reg[6]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U96/Y (MX4X1M)                     0.45       1.48 f
  A6/A1/U94/Y (MX2X2M)                     0.25       1.72 f
  A6/A1/r_data[6] (fifo_memory)            0.00       1.72 f
  A6/r_data[6] (fifo_top)                  0.00       1.72 f
  A12/p_data[6] (uart_tr)                  0.00       1.72 f
  A12/a3/p_data[6] (serializer)            0.00       1.72 f
  A12/a3/U19/Y (AO22X1M)                   0.32       2.04 f
  A12/a3/data_set_reg[6]/D (DFFRQX2M)      0.00       2.04 f
  data arrival time                                   2.04

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/data_set_reg[6]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                      -0.17     270.93
  data required time                                270.93
  -----------------------------------------------------------
  data required time                                270.93
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                       268.89


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/data_set_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U99/Y (MX4X1M)                     0.45       1.48 f
  A6/A1/U97/Y (MX2X2M)                     0.25       1.72 f
  A6/A1/r_data[2] (fifo_memory)            0.00       1.72 f
  A6/r_data[2] (fifo_top)                  0.00       1.72 f
  A12/p_data[2] (uart_tr)                  0.00       1.72 f
  A12/a3/p_data[2] (serializer)            0.00       1.72 f
  A12/a3/U15/Y (AO22X1M)                   0.32       2.04 f
  A12/a3/data_set_reg[2]/D (DFFRQX2M)      0.00       2.04 f
  data arrival time                                   2.04

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/data_set_reg[2]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                      -0.17     270.93
  data required time                                270.93
  -----------------------------------------------------------
  data required time                                270.93
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                       268.89


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/data_set_reg[7]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U102/Y (MX4X1M)                    0.45       1.48 f
  A6/A1/U100/Y (MX2X2M)                    0.25       1.72 f
  A6/A1/r_data[7] (fifo_memory)            0.00       1.72 f
  A6/r_data[7] (fifo_top)                  0.00       1.72 f
  A12/p_data[7] (uart_tr)                  0.00       1.72 f
  A12/a3/p_data[7] (serializer)            0.00       1.72 f
  A12/a3/U20/Y (AO22X1M)                   0.32       2.04 f
  A12/a3/data_set_reg[7]/D (DFFRQX2M)      0.00       2.04 f
  data arrival time                                   2.04

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/data_set_reg[7]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                      -0.17     270.93
  data required time                                270.93
  -----------------------------------------------------------
  data required time                                270.93
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                       268.90


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/data_set_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U105/Y (MX4X1M)                    0.45       1.48 f
  A6/A1/U103/Y (MX2X2M)                    0.25       1.72 f
  A6/A1/r_data[3] (fifo_memory)            0.00       1.72 f
  A6/r_data[3] (fifo_top)                  0.00       1.72 f
  A12/p_data[3] (uart_tr)                  0.00       1.72 f
  A12/a3/p_data[3] (serializer)            0.00       1.72 f
  A12/a3/U16/Y (AO22X1M)                   0.32       2.04 f
  A12/a3/data_set_reg[3]/D (DFFRQX2M)      0.00       2.04 f
  data arrival time                                   2.04

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/data_set_reg[3]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                      -0.17     270.93
  data required time                                270.93
  -----------------------------------------------------------
  data required time                                270.93
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                       268.90


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/data_set_reg[4]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U114/Y (MX4X1M)                    0.45       1.48 f
  A6/A1/U112/Y (MX2X2M)                    0.24       1.72 f
  A6/A1/r_data[4] (fifo_memory)            0.00       1.72 f
  A6/r_data[4] (fifo_top)                  0.00       1.72 f
  A12/p_data[4] (uart_tr)                  0.00       1.72 f
  A12/a3/p_data[4] (serializer)            0.00       1.72 f
  A12/a3/U17/Y (AO22X1M)                   0.32       2.03 f
  A12/a3/data_set_reg[4]/D (DFFRQX2M)      0.00       2.03 f
  data arrival time                                   2.03

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/data_set_reg[4]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                      -0.17     270.93
  data required time                                270.93
  -----------------------------------------------------------
  data required time                                270.93
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                       268.90


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/data_set_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U117/Y (MX4X1M)                    0.45       1.48 f
  A6/A1/U115/Y (MX2X2M)                    0.24       1.72 f
  A6/A1/r_data[0] (fifo_memory)            0.00       1.72 f
  A6/r_data[0] (fifo_top)                  0.00       1.72 f
  A12/p_data[0] (uart_tr)                  0.00       1.72 f
  A12/a3/p_data[0] (serializer)            0.00       1.72 f
  A12/a3/U13/Y (AO22X1M)                   0.32       2.03 f
  A12/a3/data_set_reg[0]/D (DFFRQX2M)      0.00       2.03 f
  data arrival time                                   2.03

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/data_set_reg[0]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                      -0.17     270.93
  data required time                                270.93
  -----------------------------------------------------------
  data required time                                270.93
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                       268.90


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/data_set_reg[5]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U108/Y (MX4X1M)                    0.45       1.48 f
  A6/A1/U106/Y (MX2X2M)                    0.24       1.72 f
  A6/A1/r_data[5] (fifo_memory)            0.00       1.72 f
  A6/r_data[5] (fifo_top)                  0.00       1.72 f
  A12/p_data[5] (uart_tr)                  0.00       1.72 f
  A12/a3/p_data[5] (serializer)            0.00       1.72 f
  A12/a3/U18/Y (AO22X1M)                   0.32       2.03 f
  A12/a3/data_set_reg[5]/D (DFFRQX2M)      0.00       2.03 f
  data arrival time                                   2.03

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/data_set_reg[5]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                      -0.17     270.93
  data required time                                270.93
  -----------------------------------------------------------
  data required time                                270.93
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                       268.90


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/data_set_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/Q (DFFRX1M)          0.48       0.48 r
  A6/A2/rd_addr[0] (fifo_rptr)             0.00       0.48 r
  A6/A1/r_addr[0] (fifo_memory)            0.00       0.48 r
  A6/A1/U93/Y (BUFX4M)                     0.55       1.03 r
  A6/A1/U111/Y (MX4X1M)                    0.45       1.48 f
  A6/A1/U109/Y (MX2X2M)                    0.24       1.72 f
  A6/A1/r_data[1] (fifo_memory)            0.00       1.72 f
  A6/r_data[1] (fifo_top)                  0.00       1.72 f
  A12/p_data[1] (uart_tr)                  0.00       1.72 f
  A12/a3/p_data[1] (serializer)            0.00       1.72 f
  A12/a3/U14/Y (AO22X1M)                   0.32       2.03 f
  A12/a3/data_set_reg[1]/D (DFFRQX2M)      0.00       2.03 f
  data arrival time                                   2.03

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/data_set_reg[1]/CK (DFFRQX2M)     0.00     271.10 r
  library setup time                      -0.17     270.93
  data required time                                270.93
  -----------------------------------------------------------
  data required time                                270.93
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                       268.90


  Startpoint: A6/A2/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/rd_ptr_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  A6/A2/rd_ptr_reg[1]/Q (DFFRQX2M)                        0.83       0.83 r
  A6/A2/U15/Y (CLKXOR2X2M)                                0.33       1.16 f
  A6/A2/U4/Y (XNOR2X2M)                                   0.13       1.29 f
  A6/A2/U7/Y (NAND4X2M)                                   0.10       1.39 r
  A6/A2/U3/Y (INVX2M)                                     0.06       1.45 f
  A6/A2/empty (fifo_rptr)                                 0.00       1.45 f
  A6/r_empty (fifo_top)                                   0.00       1.45 f
  U3/Y (INVX2M)                                           0.06       1.51 r
  A12/data_valid (uart_tr)                                0.00       1.51 r
  A12/a0/data_valid (fsm_uart)                            0.00       1.51 r
  A12/a0/U9/Y (NOR2BX2M)                                  0.15       1.66 r
  A12/a0/U8/Y (AOI31X2M)                                  0.07       1.73 f
  A12/a0/U14/Y (NOR3X2M)                                  0.14       1.87 r
  A12/a0/current_state_reg[0]/D (DFFRQX2M)                0.00       1.87 r
  data arrival time                                                  1.87

  clock rx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  A12/a0/current_state_reg[0]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: A12/a3/counter_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/ser_data_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A12/a3/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  A12/a3/counter_reg[0]/Q (DFFRQX2M)       0.56       0.56 f
  A12/a3/U8/Y (MX4X1M)                     0.39       0.94 f
  A12/a3/U11/Y (MX2X2M)                    0.23       1.17 f
  A12/a3/U9/Y (AO2B2X2M)                   0.30       1.47 f
  A12/a3/ser_data_reg/D (DFFRQX2M)         0.00       1.47 f
  data arrival time                                   1.47

  clock rx_clk (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A12/a3/ser_data_reg/CK (DFFRQX2M)        0.00     271.10 r
  library setup time                      -0.16     270.94
  data required time                                270.94
  -----------------------------------------------------------
  data required time                                270.94
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                       269.47


  Startpoint: A6/A2/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A2/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/rd_ptr_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  A6/A2/rd_ptr_reg[1]/Q (DFFRQX2M)                        0.83       0.83 r
  A6/A2/U5/Y (XNOR2X2M)                                   0.28       1.11 r
  A6/A2/gray_rd_ptr_reg[0]/D (DFFRQX2M)                   0.00       1.11 r
  data arrival time                                                  1.11

  clock rx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  A6/A2/gray_rd_ptr_reg[0]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      269.66


  Startpoint: A6/A2/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A2/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/rd_ptr_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  A6/A2/rd_ptr_reg[1]/Q (DFFRQX2M)                        0.83       0.83 r
  A6/A2/U15/Y (CLKXOR2X2M)                                0.27       1.10 r
  A6/A2/gray_rd_ptr_reg[1]/D (DFFRQX2M)                   0.00       1.10 r
  data arrival time                                                  1.10

  clock rx_clk (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  A6/A2/gray_rd_ptr_reg[1]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                      269.69


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 r
  UART_RX_IN (in)                                         0.05    8414.34 r
  A9/RX_IN (UART_RX)                                      0.00    8414.34 r
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.34 r
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.26    8414.61 r
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.19    8414.79 f
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.79 f
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.79 f
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.14    8414.93 r
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.08    8415.02 f
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.19    8415.21 r
  A9/U0_edge_bit_counter/U18/Y (NAND3X2M)                 0.13    8415.33 f
  A9/U0_edge_bit_counter/U12/Y (OAI32X1M)                 0.24    8415.57 r
  A9/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00    8415.57 r
  data arrival time                                               8415.57

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.35    8681.05
  data required time                                              8681.05
  --------------------------------------------------------------------------
  data required time                                              8681.05
  data arrival time                                              -8415.57
  --------------------------------------------------------------------------
  slack (MET)                                                      265.48


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 r
  UART_RX_IN (in)                                         0.05    8414.34 r
  A9/RX_IN (UART_RX)                                      0.00    8414.34 r
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.34 r
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.26    8414.61 r
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.19    8414.79 f
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.79 f
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.79 f
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.14    8414.93 r
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.08    8415.02 f
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.19    8415.21 r
  A9/U0_edge_bit_counter/U18/Y (NAND3X2M)                 0.13    8415.33 f
  A9/U0_edge_bit_counter/U19/Y (OAI22X1M)                 0.19    8415.53 r
  A9/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00    8415.53 r
  data arrival time                                               8415.53

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.33    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                              -8415.53
  --------------------------------------------------------------------------
  slack (MET)                                                      265.54


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.13    8414.85 r
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.85 r
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.85 r
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.08    8414.93 f
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.20    8415.12 r
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.16    8415.29 f
  A9/U0_edge_bit_counter/U11/Y (OAI32X1M)                 0.14    8415.42 r
  A9/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00    8415.42 r
  data arrival time                                               8415.42

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.35    8681.05
  data required time                                              8681.05
  --------------------------------------------------------------------------
  data required time                                              8681.05
  data arrival time                                              -8415.42
  --------------------------------------------------------------------------
  slack (MET)                                                      265.63


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.13    8414.85 r
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.85 r
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.85 r
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.08    8414.93 f
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.20    8415.12 r
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.16    8415.29 f
  A9/U0_edge_bit_counter/U10/Y (NOR2BX2M)                 0.11    8415.40 r
  A9/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00    8415.40 r
  data arrival time                                               8415.40

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                              -8415.40
  --------------------------------------------------------------------------
  slack (MET)                                                      265.70


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.13    8414.85 r
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.85 r
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.85 r
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.08    8414.93 f
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.20    8415.12 r
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.16    8415.29 f
  A9/U0_edge_bit_counter/U9/Y (NOR2BX2M)                  0.11    8415.40 r
  A9/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00    8415.40 r
  data arrival time                                               8415.40

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                              -8415.40
  --------------------------------------------------------------------------
  slack (MET)                                                      265.70


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.13    8414.85 r
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.85 r
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.85 r
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.08    8414.93 f
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.20    8415.12 r
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.16    8415.29 f
  A9/U0_edge_bit_counter/U8/Y (NOR2BX2M)                  0.11    8415.40 r
  A9/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00    8415.40 r
  data arrival time                                               8415.40

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                              -8415.40
  --------------------------------------------------------------------------
  slack (MET)                                                      265.70


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.13    8414.85 r
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.85 r
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.85 r
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.08    8414.93 f
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.20    8415.12 r
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.16    8415.29 f
  A9/U0_edge_bit_counter/U7/Y (NOR2BX2M)                  0.11    8415.40 r
  A9/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00    8415.40 r
  data arrival time                                               8415.40

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                              -8415.40
  --------------------------------------------------------------------------
  slack (MET)                                                      265.70


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.13    8414.85 r
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.85 r
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.85 r
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.08    8414.93 f
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.20    8415.12 r
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.16    8415.29 f
  A9/U0_edge_bit_counter/U22/Y (NOR2X2M)                  0.11    8415.39 r
  A9/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00    8415.39 r
  data arrival time                                               8415.39

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                              -8415.39
  --------------------------------------------------------------------------
  slack (MET)                                                      265.70


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.13    8414.85 r
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.85 r
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.85 r
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.08    8414.93 f
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.20    8415.12 r
  A9/U0_edge_bit_counter/U3/Y (INVX2M)                    0.16    8415.29 f
  A9/U0_edge_bit_counter/U20/Y (NOR2X2M)                  0.11    8415.39 r
  A9/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00    8415.39 r
  data arrival time                                               8415.39

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                              -8415.39
  --------------------------------------------------------------------------
  slack (MET)                                                      265.70


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U62/Y (CLKNAND2X2M)                      0.13    8414.85 r
  A9/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.85 r
  A9/U0_edge_bit_counter/Enable (edge_bit_counter)        0.00    8414.85 r
  A9/U0_edge_bit_counter/U4/Y (INVX2M)                    0.08    8414.93 f
  A9/U0_edge_bit_counter/U5/Y (NOR2X2M)                   0.20    8415.12 r
  A9/U0_edge_bit_counter/U16/Y (NOR2X2M)                  0.08    8415.20 f
  A9/U0_edge_bit_counter/U14/Y (OAI32X1M)                 0.11    8415.31 r
  A9/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)     0.00    8415.31 r
  data arrival time                                               8415.31

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00    8681.40 r
  library setup time                                     -0.29    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                              -8415.31
  --------------------------------------------------------------------------
  slack (MET)                                                      265.80


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U69/Y (CLKNAND2X2M)                      0.15    8414.86 r
  A9/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.86 r
  A9/U0_data_sampling/Enable (data_sampling)              0.00    8414.86 r
  A9/U0_data_sampling/U54/Y (CLKNAND2X2M)                 0.13    8415.00 f
  A9/U0_data_sampling/U26/Y (MXI2X1M)                     0.14    8415.13 r
  A9/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)         0.00    8415.13 r
  data arrival time                                               8415.13

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)        0.00    8681.40 r
  library setup time                                     -0.32    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                              -8415.13
  --------------------------------------------------------------------------
  slack (MET)                                                      265.95


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U69/Y (CLKNAND2X2M)                      0.15    8414.86 r
  A9/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.86 r
  A9/U0_data_sampling/Enable (data_sampling)              0.00    8414.86 r
  A9/U0_data_sampling/U54/Y (CLKNAND2X2M)                 0.13    8415.00 f
  A9/U0_data_sampling/U35/Y (MXI2X1M)                     0.12    8415.12 r
  A9/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)         0.00    8415.12 r
  data arrival time                                               8415.12

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)        0.00    8681.40 r
  library setup time                                     -0.32    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                              -8415.12
  --------------------------------------------------------------------------
  slack (MET)                                                      265.96


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U69/Y (CLKNAND2X2M)                      0.15    8414.86 r
  A9/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.86 r
  A9/U0_data_sampling/Enable (data_sampling)              0.00    8414.86 r
  A9/U0_data_sampling/U54/Y (CLKNAND2X2M)                 0.13    8415.00 f
  A9/U0_data_sampling/U45/Y (MXI2X1M)                     0.12    8415.12 r
  A9/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)         0.00    8415.12 r
  data arrival time                                               8415.12

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)        0.00    8681.40 r
  library setup time                                     -0.32    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                              -8415.12
  --------------------------------------------------------------------------
  slack (MET)                                                      265.96


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U22/Y (NOR2X1M)                          0.16    8414.87 r
  A9/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.87 r
  A9/U0_strt_chk/Enable (strt_chk)                        0.00    8414.87 r
  A9/U0_strt_chk/U2/Y (AO2B2X2M)                          0.34    8415.20 f
  A9/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)             0.00    8415.20 f
  data arrival time                                               8415.20

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)            0.00    8681.40 r
  library setup time                                     -0.16    8681.24
  data required time                                              8681.24
  --------------------------------------------------------------------------
  data required time                                              8681.24
  data arrival time                                              -8415.20
  --------------------------------------------------------------------------
  slack (MET)                                                      266.04


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U70/Y (AO21XLM)                          0.38    8414.71 f
  A9/U0_uart_fsm/U69/Y (CLKNAND2X2M)                      0.15    8414.86 r
  A9/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00    8414.86 r
  A9/U0_data_sampling/Enable (data_sampling)              0.00    8414.86 r
  A9/U0_data_sampling/U55/Y (AOI21BX1M)                   0.13    8414.99 r
  A9/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)        0.00    8414.99 r
  data arrival time                                               8414.99

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)       0.00    8681.40 r
  library setup time                                     -0.30    8681.10
  data required time                                              8681.10
  --------------------------------------------------------------------------
  data required time                                              8681.10
  data arrival time                                              -8414.99
  --------------------------------------------------------------------------
  slack (MET)                                                      266.11


  Startpoint: A12/a1/tx_out_reg
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: UART_TX_O (output port clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)              8410.30    8410.30
  clock network delay (ideal)              0.00    8410.30
  A12/a1/tx_out_reg/CK (DFFQX2M)           0.00    8410.30 r
  A12/a1/tx_out_reg/Q (DFFQX2M)            0.82    8411.12 r
  A12/a1/tx_out (mux4_1)                   0.00    8411.12 r
  A12/tx_out (uart_tr)                     0.00    8411.12 r
  UART_TX_O (out)                          0.00    8411.12 r
  data arrival time                                8411.12

  clock tx_clk (rise edge)              8681.60    8681.60
  clock network delay (ideal)              0.00    8681.60
  clock uncertainty                       -0.20    8681.40
  output external delay                   -4.00    8677.40
  data required time                               8677.40
  -----------------------------------------------------------
  data required time                               8677.40
  data arrival time                               -8411.12
  -----------------------------------------------------------
  slack (MET)                                       266.28


  Startpoint: UART_RX_IN (input port clocked by rx_clk)
  Endpoint: A9/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                             8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  input external delay                                    4.00    8414.30 f
  UART_RX_IN (in)                                         0.04    8414.33 f
  A9/RX_IN (UART_RX)                                      0.00    8414.33 f
  A9/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)         0.00    8414.33 f
  A9/U0_uart_fsm/U47/Y (MXI2X1M)                          0.11    8414.44 r
  A9/U0_uart_fsm/U33/Y (AOI31X1M)                         0.15    8414.59 f
  A9/U0_uart_fsm/U32/Y (OAI221X1M)                        0.09    8414.68 r
  A9/U0_uart_fsm/current_state_reg[0]/D (DFFRQX2M)        0.00    8414.68 r
  data arrival time                                               8414.68

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX2M)       0.00    8681.40 r
  library setup time                                     -0.34    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                              -8414.68
  --------------------------------------------------------------------------
  slack (MET)                                                      266.38


  Startpoint: A9/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: framing_error
            (output port clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_stp_chk/stp_err_reg/CK (DFFRQX2M)                 0.00       0.00 r
  A9/U0_stp_chk/stp_err_reg/Q (DFFRQX2M)                  0.89       0.89 r
  A9/U0_stp_chk/stp_err (stp_chk)                         0.00       0.89 r
  A9/framing_error (UART_RX)                              0.00       0.89 r
  framing_error (out)                                     0.00       0.89 r
  data arrival time                                                  0.89

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  output external delay                                  -4.00    8677.40
  data required time                                              8677.40
  --------------------------------------------------------------------------
  data required time                                              8677.40
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.51


  Startpoint: A9/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: parity_error
            (output port clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_par_chk/par_err_reg/CK (DFFRQX2M)                 0.00       0.00 r
  A9/U0_par_chk/par_err_reg/Q (DFFRQX2M)                  0.89       0.89 r
  A9/U0_par_chk/par_err (par_chk_DATA_WIDTH8)             0.00       0.89 r
  A9/parity_error (UART_RX)                               0.00       0.89 r
  parity_error (out)                                      0.00       0.89 r
  data arrival time                                                  0.89

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  output external delay                                  -4.00    8677.40
  data required time                                              8677.40
  --------------------------------------------------------------------------
  data required time                                              8677.40
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.51


  Startpoint: A9/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  A9/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 f
  A9/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.56 f
  A9/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.56 f
  A9/U0_deserializer/U31/Y (NOR2BX1M)                     0.22       0.77 f
  A9/U0_deserializer/U32/Y (OAI2B2X1M)                    0.21       0.98 r
  A9/U0_deserializer/U36/Y (NAND3X1M)                     0.15       1.13 f
  A9/U0_deserializer/U40/Y (NOR4X1M)                      0.20       1.32 r
  A9/U0_deserializer/U10/Y (NAND2X2M)                     0.20       1.53 f
  A9/U0_deserializer/U9/Y (INVX2M)                        0.18       1.71 r
  A9/U0_deserializer/U12/Y (OAI2BB2X1M)                   0.17       1.87 r
  A9/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)           0.00       1.87 r
  data arrival time                                                  1.87

  clock tx_clk (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  A9/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)          0.00    8681.40 r
  library setup time                                     -0.31    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[5]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U25/Y (AND3X1M)                      0.30       1.80 f
  A10/U23/Y (AO22X1M)                      0.41       2.21 f
  A10/count_reg[5]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/count_reg[5]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[4]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U25/Y (AND3X1M)                      0.30       1.80 f
  A10/U22/Y (AO22X1M)                      0.41       2.21 f
  A10/count_reg[4]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/count_reg[4]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[3]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U25/Y (AND3X1M)                      0.30       1.80 f
  A10/U21/Y (AO22X1M)                      0.41       2.21 f
  A10/count_reg[3]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/count_reg[3]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[6]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U25/Y (AND3X1M)                      0.30       1.80 f
  A10/U24/Y (AO22X1M)                      0.41       2.21 f
  A10/count_reg[6]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/count_reg[6]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[0]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U25/Y (AND3X1M)                      0.30       1.80 f
  A10/U18/Y (AO22X1M)                      0.41       2.21 f
  A10/count_reg[0]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/count_reg[0]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[2]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U25/Y (AND3X1M)                      0.30       1.80 f
  A10/U20/Y (AO22X1M)                      0.41       2.21 f
  A10/count_reg[2]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/count_reg[2]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[1]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U25/Y (AND3X1M)                      0.30       1.80 f
  A10/U19/Y (AO22X1M)                      0.41       2.21 f
  A10/count_reg[1]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/count_reg[1]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[5]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U25/Y (AND3X1M)                      0.30       1.80 f
  A11/U23/Y (AO22X1M)                      0.41       2.21 f
  A11/count_reg[5]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/count_reg[5]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[4]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U25/Y (AND3X1M)                      0.30       1.80 f
  A11/U22/Y (AO22X1M)                      0.41       2.21 f
  A11/count_reg[4]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/count_reg[4]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[3]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U25/Y (AND3X1M)                      0.30       1.80 f
  A11/U21/Y (AO22X1M)                      0.41       2.21 f
  A11/count_reg[3]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/count_reg[3]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[6]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U25/Y (AND3X1M)                      0.30       1.80 f
  A11/U24/Y (AO22X1M)                      0.41       2.21 f
  A11/count_reg[6]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/count_reg[6]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[0]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U25/Y (AND3X1M)                      0.30       1.80 f
  A11/U18/Y (AO22X1M)                      0.41       2.21 f
  A11/count_reg[0]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/count_reg[0]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[2]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U25/Y (AND3X1M)                      0.30       1.80 f
  A11/U20/Y (AO22X1M)                      0.41       2.21 f
  A11/count_reg[2]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/count_reg[2]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[1]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U25/Y (AND3X1M)                      0.30       1.80 f
  A11/U19/Y (AO22X1M)                      0.41       2.21 f
  A11/count_reg[1]/D (DFFRQX2M)            0.00       2.21 f
  data arrival time                                   2.21

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/count_reg[1]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.15     270.95
  data required time                                270.95
  -----------------------------------------------------------
  data required time                                270.95
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (MET)                                       268.73


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/div_clk_reg
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U28/Y (AOI21X1M)                     0.15       1.65 r
  A10/U27/Y (CLKXOR2X2M)                   0.22       1.88 r
  A10/div_clk_reg/D (DFFRQX2M)             0.00       1.88 r
  data arrival time                                   1.88

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/div_clk_reg/CK (DFFRQX2M)            0.00     271.10 r
  library setup time                      -0.29     270.81
  data required time                                270.81
  -----------------------------------------------------------
  data required time                                270.81
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                       268.93


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/div_clk_reg
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U28/Y (AOI21X1M)                     0.15       1.65 r
  A11/U27/Y (CLKXOR2X2M)                   0.22       1.88 r
  A11/div_clk_reg/D (DFFRQX2M)             0.00       1.88 r
  data arrival time                                   1.88

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/div_clk_reg/CK (DFFRQX2M)            0.00     271.10 r
  library setup time                      -0.29     270.81
  data required time                                270.81
  -----------------------------------------------------------
  data required time                                270.81
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                       268.93


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A10/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A10/U37/Y (NOR4X1M)                      0.26       0.99 r
  A10/U36/Y (NAND4X1M)                     0.20       1.19 f
  A10/U35/Y (MXI2X1M)                      0.18       1.37 r
  A10/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A10/U31/Y (OR2X1M)                       0.23       1.74 f
  A10/U30/Y (XNOR2X1M)                     0.17       1.91 f
  A10/odd_edge_tog_reg/D (DFFSQX2M)        0.00       1.91 f
  data arrival time                                   1.91

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A10/odd_edge_tog_reg/CK (DFFSQX2M)       0.00     271.10 r
  library setup time                      -0.25     270.85
  data required time                                270.85
  -----------------------------------------------------------
  data required time                                270.85
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                       268.94


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.50       0.50 f
  A11/U38/Y (CLKXOR2X2M)                   0.23       0.73 f
  A11/U37/Y (NOR4X1M)                      0.26       0.99 r
  A11/U36/Y (NAND4X1M)                     0.20       1.19 f
  A11/U35/Y (MXI2X1M)                      0.18       1.37 r
  A11/U34/Y (CLKNAND2X2M)                  0.13       1.50 f
  A11/U31/Y (OR2X1M)                       0.23       1.74 f
  A11/U30/Y (XNOR2X1M)                     0.17       1.91 f
  A11/odd_edge_tog_reg/D (DFFSQX2M)        0.00       1.91 f
  data arrival time                                   1.91

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A11/odd_edge_tog_reg/CK (DFFSQX2M)       0.00     271.10 r
  library setup time                      -0.25     270.85
  data required time                                270.85
  -----------------------------------------------------------
  data required time                                270.85
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                       268.94


  Startpoint: A7/stages_reg[0]/CK
              (internal path startpoint clocked by uart_clk)
  Endpoint: A7/stages_reg[1]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  A7/stages_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  A7/stages_reg[0]/Q (DFFRQX2M)            0.36       0.36 r
  A7/stages_reg[1]/D (DFFRQX2M)            0.00       0.36 r
  data arrival time                                   0.36

  clock uart_clk (rise edge)             271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  A7/stages_reg[1]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                      -0.29     270.81
  data required time                                270.81
  -----------------------------------------------------------
  data required time                                270.81
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                       270.45


1
