// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "03/30/2018 23:23:33"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bounce (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	LEDG,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("bounce_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \SW[0]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \bee0_rd|Add0~0_combout ;
wire \bee0_rd|count~20_combout ;
wire \bee0_rd|count[0]~feeder_combout ;
wire \bee0_rd|Add0~1 ;
wire \bee0_rd|Add0~2_combout ;
wire \bee0_rd|count~19_combout ;
wire \bee0_rd|Add0~3 ;
wire \bee0_rd|Add0~4_combout ;
wire \bee0_rd|count~18_combout ;
wire \bee0_rd|count[2]~feeder_combout ;
wire \bee0_rd|Add0~5 ;
wire \bee0_rd|Add0~6_combout ;
wire \bee0_rd|count~17_combout ;
wire \bee0_rd|Equal0~7_combout ;
wire \bee0_rd|Add0~7 ;
wire \bee0_rd|Add0~8_combout ;
wire \bee0_rd|count~16_combout ;
wire \bee0_rd|Add0~9 ;
wire \bee0_rd|Add0~10_combout ;
wire \bee0_rd|count[5]~feeder_combout ;
wire \bee0_rd|Add0~11 ;
wire \bee0_rd|Add0~12_combout ;
wire \bee0_rd|count~15_combout ;
wire \bee0_rd|Add0~13 ;
wire \bee0_rd|Add0~14_combout ;
wire \bee0_rd|count~14_combout ;
wire \bee0_rd|Add0~15 ;
wire \bee0_rd|Add0~16_combout ;
wire \bee0_rd|count[8]~feeder_combout ;
wire \bee0_rd|Add0~17 ;
wire \bee0_rd|Add0~18_combout ;
wire \bee0_rd|count~13_combout ;
wire \bee0_rd|Add0~19 ;
wire \bee0_rd|Add0~20_combout ;
wire \bee0_rd|count~12_combout ;
wire \bee0_rd|Add0~21 ;
wire \bee0_rd|Add0~22_combout ;
wire \bee0_rd|count~11_combout ;
wire \bee0_rd|Add0~23 ;
wire \bee0_rd|Add0~24_combout ;
wire \bee0_rd|count~10_combout ;
wire \bee0_rd|Add0~25 ;
wire \bee0_rd|Add0~26_combout ;
wire \bee0_rd|Add0~27 ;
wire \bee0_rd|Add0~28_combout ;
wire \bee0_rd|count~9_combout ;
wire \bee0_rd|Add0~29 ;
wire \bee0_rd|Add0~30_combout ;
wire \bee0_rd|count[15]~feeder_combout ;
wire \bee0_rd|Add0~31 ;
wire \bee0_rd|Add0~32_combout ;
wire \bee0_rd|Add0~33 ;
wire \bee0_rd|Add0~34_combout ;
wire \bee0_rd|count[17]~feeder_combout ;
wire \bee0_rd|Add0~35 ;
wire \bee0_rd|Add0~36_combout ;
wire \bee0_rd|Add0~37 ;
wire \bee0_rd|Add0~38_combout ;
wire \bee0_rd|count~8_combout ;
wire \bee0_rd|Add0~39 ;
wire \bee0_rd|Add0~40_combout ;
wire \bee0_rd|count~7_combout ;
wire \bee0_rd|Add0~41 ;
wire \bee0_rd|Add0~42_combout ;
wire \bee0_rd|count~6_combout ;
wire \bee0_rd|Add0~43 ;
wire \bee0_rd|Add0~44_combout ;
wire \bee0_rd|count~5_combout ;
wire \bee0_rd|Add0~45 ;
wire \bee0_rd|Add0~46_combout ;
wire \bee0_rd|count~4_combout ;
wire \bee0_rd|Equal0~1_combout ;
wire \bee0_rd|Equal0~2_combout ;
wire \bee0_rd|Equal0~3_combout ;
wire \bee0_rd|Add0~47 ;
wire \bee0_rd|Add0~48_combout ;
wire \bee0_rd|count~3_combout ;
wire \bee0_rd|Add0~49 ;
wire \bee0_rd|Add0~50_combout ;
wire \bee0_rd|count~2_combout ;
wire \bee0_rd|Add0~51 ;
wire \bee0_rd|Add0~52_combout ;
wire \bee0_rd|count~1_combout ;
wire \bee0_rd|Add0~53 ;
wire \bee0_rd|Add0~54_combout ;
wire \bee0_rd|count~0_combout ;
wire \bee0_rd|Equal0~0_combout ;
wire \bee0_rd|Equal0~4_combout ;
wire \bee0_rd|Equal0~5_combout ;
wire \bee0_rd|Equal0~6_combout ;
wire \bee0_rd|Equal0~combout ;
wire \bee0_rd|Equal0~clkctrl_outclk ;
wire \bee0_data|Add2~7 ;
wire \bee0_data|Add2~8_combout ;
wire \bee0_boing|dir_out[2]~4_combout ;
wire \bee0_data|offset[0]~3_combout ;
wire \bee0_data|x_out[0]~1 ;
wire \bee0_data|x_out[1]~3 ;
wire \bee0_data|x_out[2]~5 ;
wire \bee0_data|x_out[3]~7 ;
wire \bee0_data|x_out[4]~9 ;
wire \bee0_data|x_out[5]~10_combout ;
wire \bee0_data|x_out[3]~6_combout ;
wire \bee0_data|x_out[2]~4_combout ;
wire \bee0_data|x_out[4]~8_combout ;
wire \bee0_data|x_out[1]~2_combout ;
wire \bee0_boing|dir_out[3]~2_combout ;
wire \bee0_boing|LessThan0~0_combout ;
wire \bee0_boing|dir_out[3]~3_combout ;
wire \bee0_data|Add0~0_combout ;
wire \bee0_data|x_val[0]~7_combout ;
wire \bee0_data|Add0~1 ;
wire \bee0_data|Add0~2_combout ;
wire \bee0_data|x_val[0]~8 ;
wire \bee0_data|x_val[1]~9_combout ;
wire \bee0_data|Add0~3 ;
wire \bee0_data|Add0~4_combout ;
wire \bee0_data|x_val[1]~10 ;
wire \bee0_data|x_val[2]~11_combout ;
wire \bee0_data|Add0~5 ;
wire \bee0_data|Add0~6_combout ;
wire \bee0_data|x_val[2]~12 ;
wire \bee0_data|x_val[3]~13_combout ;
wire \bee0_data|Add0~7 ;
wire \bee0_data|Add0~8_combout ;
wire \bee0_data|x_val[3]~14 ;
wire \bee0_data|x_val[4]~15_combout ;
wire \bee0_data|Add0~9 ;
wire \bee0_data|Add0~10_combout ;
wire \bee0_data|x_val[4]~16 ;
wire \bee0_data|x_val[5]~17_combout ;
wire \bee0_data|Add0~11 ;
wire \bee0_data|Add0~12_combout ;
wire \bee0_data|x_val[5]~18 ;
wire \bee0_data|x_val[6]~19_combout ;
wire \bee0_data|x_out[5]~11 ;
wire \bee0_data|x_out[6]~12_combout ;
wire \bee0_boing|LessThan0~1_combout ;
wire \bee0_boing|dir_out[3]~5_combout ;
wire \bee0_control|next_state~1_combout ;
wire \bee0_control|next_state~2_combout ;
wire \bee0_control|Selector0~0_combout ;
wire \bee0_control|current_state.S_CLEAR~q ;
wire \bee0_control|next_state.S_UPDATE~0_combout ;
wire \bee0_control|current_state.S_UPDATE~q ;
wire \bee0_control|Selector1~0_combout ;
wire \bee0_control|current_state.S_DRAW~q ;
wire \bee0_control|Selector2~0_combout ;
wire \bee0_control|current_state.S_WAIT~q ;
wire \bee0_data|done~1_combout ;
wire \bee0_data|done~2_combout ;
wire \bee0_data|done~q ;
wire \bee0_data|always1~0_combout ;
wire \bee0_data|offset[1]~2_combout ;
wire \bee0_data|done~0_combout ;
wire \bee0_data|offset[2]~1_combout ;
wire \bee0_data|offset[3]~0_combout ;
wire \bee0_data|y_out[0]~1 ;
wire \bee0_data|y_out[1]~2_combout ;
wire \bee0_data|y_out[0]~0_combout ;
wire \bee0_data|y_out[1]~3 ;
wire \bee0_data|y_out[2]~5 ;
wire \bee0_data|y_out[3]~7 ;
wire \bee0_data|y_out[4]~8_combout ;
wire \bee0_data|y_out[2]~4_combout ;
wire \bee0_data|Add2~11 ;
wire \bee0_data|Add2~12_combout ;
wire \bee0_data|y_val[4]~16 ;
wire \bee0_data|y_val[5]~18 ;
wire \bee0_data|y_val[6]~19_combout ;
wire \bee0_data|y_out[4]~9 ;
wire \bee0_data|y_out[5]~11 ;
wire \bee0_data|y_out[6]~12_combout ;
wire \bee0_boing|dir_out[1]~0_combout ;
wire \bee0_boing|dir_out[1]~1_combout ;
wire \bee0_data|Add2~0_combout ;
wire \bee0_data|y_val[0]~7_combout ;
wire \bee0_data|Add2~1 ;
wire \bee0_data|Add2~2_combout ;
wire \bee0_data|y_val[0]~8 ;
wire \bee0_data|y_val[1]~9_combout ;
wire \bee0_data|Add2~3 ;
wire \bee0_data|Add2~4_combout ;
wire \bee0_data|y_val[1]~10 ;
wire \bee0_data|y_val[2]~12 ;
wire \bee0_data|y_val[3]~14 ;
wire \bee0_data|y_val[4]~15_combout ;
wire \bee0_data|Add2~9 ;
wire \bee0_data|Add2~10_combout ;
wire \bee0_data|y_val[5]~17_combout ;
wire \bee0_data|y_out[5]~10_combout ;
wire \bee0_boing|Equal0~0_combout ;
wire \bee0_boing|Equal0~1_combout ;
wire \bee0_data|y_val[2]~11_combout ;
wire \bee0_data|Add2~5 ;
wire \bee0_data|Add2~6_combout ;
wire \bee0_data|y_val[3]~13_combout ;
wire \bee0_data|y_out[3]~6_combout ;
wire \bee0_data|writeEn~q ;
wire \bee1_rd|Add0~0_combout ;
wire \bee1_rd|Add0~1 ;
wire \bee1_rd|Add0~2_combout ;
wire \bee1_rd|count~17_combout ;
wire \bee1_rd|Add0~3 ;
wire \bee1_rd|Add0~4_combout ;
wire \bee1_rd|count~24_combout ;
wire \bee1_rd|Add0~5 ;
wire \bee1_rd|Add0~7 ;
wire \bee1_rd|Add0~8_combout ;
wire \bee1_rd|count~22_combout ;
wire \bee1_rd|Add0~9 ;
wire \bee1_rd|Add0~10_combout ;
wire \bee1_rd|Add0~11 ;
wire \bee1_rd|Add0~12_combout ;
wire \bee1_rd|count~20_combout ;
wire \bee1_rd|Add0~13 ;
wire \bee1_rd|Add0~14_combout ;
wire \bee1_rd|count~19_combout ;
wire \bee1_rd|Add0~15 ;
wire \bee1_rd|Add0~16_combout ;
wire \bee1_rd|Add0~17 ;
wire \bee1_rd|Add0~18_combout ;
wire \bee1_rd|count~21_combout ;
wire \bee1_rd|Add0~19 ;
wire \bee1_rd|Add0~20_combout ;
wire \bee1_rd|count~26_combout ;
wire \bee1_rd|Add0~21 ;
wire \bee1_rd|Add0~22_combout ;
wire \bee1_rd|count~25_combout ;
wire \bee1_rd|Add0~23 ;
wire \bee1_rd|Add0~24_combout ;
wire \bee1_rd|count~27_combout ;
wire \bee1_rd|Add0~25 ;
wire \bee1_rd|Add0~26_combout ;
wire \bee1_rd|Add0~27 ;
wire \bee1_rd|Add0~28_combout ;
wire \bee1_rd|count~28_combout ;
wire \bee1_rd|Add0~29 ;
wire \bee1_rd|Add0~30_combout ;
wire \bee1_rd|Add0~31 ;
wire \bee1_rd|Add0~32_combout ;
wire \bee1_rd|Equal1~4_combout ;
wire \bee1_rd|Add0~33 ;
wire \bee1_rd|Add0~34_combout ;
wire \bee1_rd|Add0~35 ;
wire \bee1_rd|Add0~36_combout ;
wire \bee1_rd|Add0~37 ;
wire \bee1_rd|Add0~38_combout ;
wire \bee1_rd|count~16_combout ;
wire \bee1_rd|Add0~39 ;
wire \bee1_rd|Add0~40_combout ;
wire \bee1_rd|count~36_combout ;
wire \bee1_rd|Add0~41 ;
wire \bee1_rd|Add0~42_combout ;
wire \bee1_rd|count~35_combout ;
wire \bee1_rd|Add0~43 ;
wire \bee1_rd|Add0~44_combout ;
wire \bee1_rd|count~34_combout ;
wire \bee1_rd|Add0~45 ;
wire \bee1_rd|Add0~46_combout ;
wire \bee1_rd|count~33_combout ;
wire \bee1_rd|Equal1~1_combout ;
wire \bee1_rd|Add0~47 ;
wire \bee1_rd|Add0~48_combout ;
wire \bee1_rd|count~32_combout ;
wire \bee1_rd|Add0~49 ;
wire \bee1_rd|Add0~50_combout ;
wire \bee1_rd|count~31_combout ;
wire \bee1_rd|Add0~51 ;
wire \bee1_rd|Add0~52_combout ;
wire \bee1_rd|count~30_combout ;
wire \bee1_rd|Add0~53 ;
wire \bee1_rd|Add0~54_combout ;
wire \bee1_rd|count~29_combout ;
wire \bee1_rd|Equal1~0_combout ;
wire \bee1_rd|Equal1~2_combout ;
wire \bee1_rd|Equal1~3_combout ;
wire \bee1_rd|Add0~6_combout ;
wire \bee1_rd|count~23_combout ;
wire \bee1_rd|Equal1~7_combout ;
wire \bee1_rd|Equal1~6_combout ;
wire \bee1_rd|Equal1~5_combout ;
wire \bee1_rd|Equal1~8_combout ;
wire \bee1_rd|count~18_combout ;
wire \bee1_rd|Equal0~0_combout ;
wire \bee1_rd|Equal0~6_combout ;
wire \bee1_rd|Equal0~8_combout ;
wire \bee1_rd|Equal0~9_combout ;
wire \bee1_rd|Equal0~7_combout ;
wire \bee1_rd|Equal0~3_combout ;
wire \bee1_rd|Equal0~2_combout ;
wire \bee1_rd|Equal0~4_combout ;
wire \bee1_rd|Equal0~1_combout ;
wire \bee1_rd|Equal0~5_combout ;
wire \bee1_rd|Equal0~10_combout ;
wire \bee1_rd|Equal0~combout ;
wire \bee1_rd|Equal0~clkctrl_outclk ;
wire \bee1_boing|dir_out[2]~4_combout ;
wire \bee1_data|offset[0]~3_combout ;
wire \bee1_data|x_out[0]~1 ;
wire \bee1_data|x_out[1]~3 ;
wire \bee1_data|x_out[2]~5 ;
wire \bee1_data|x_out[3]~6_combout ;
wire \bee1_data|x_out[3]~7 ;
wire \bee1_data|x_out[4]~9 ;
wire \bee1_data|x_out[5]~10_combout ;
wire \bee1_data|x_out[1]~2_combout ;
wire \bee1_data|x_out[2]~4_combout ;
wire \bee1_boing|dir_out[3]~2_combout ;
wire \bee1_data|x_out[4]~8_combout ;
wire \bee1_boing|dir_out[3]~3_combout ;
wire \bee1_data|Add0~0_combout ;
wire \bee1_data|x_val[0]~7_combout ;
wire \bee1_data|Add0~1 ;
wire \bee1_data|Add0~2_combout ;
wire \bee1_data|x_val[0]~8 ;
wire \bee1_data|x_val[1]~9_combout ;
wire \bee1_data|Add0~3 ;
wire \bee1_data|Add0~4_combout ;
wire \bee1_data|x_val[1]~10 ;
wire \bee1_data|x_val[2]~11_combout ;
wire \bee1_data|Add0~5 ;
wire \bee1_data|Add0~6_combout ;
wire \bee1_data|x_val[2]~12 ;
wire \bee1_data|x_val[3]~13_combout ;
wire \bee1_data|Add0~7 ;
wire \bee1_data|Add0~8_combout ;
wire \bee1_data|x_val[3]~14 ;
wire \bee1_data|x_val[4]~15_combout ;
wire \bee1_data|Add0~9 ;
wire \bee1_data|Add0~10_combout ;
wire \bee1_data|x_val[4]~16 ;
wire \bee1_data|x_val[5]~17_combout ;
wire \bee1_data|Add0~11 ;
wire \bee1_data|Add0~12_combout ;
wire \bee1_data|x_val[5]~18 ;
wire \bee1_data|x_val[6]~19_combout ;
wire \bee1_data|x_out[5]~11 ;
wire \bee1_data|x_out[6]~12_combout ;
wire \bee1_boing|LessThan0~0_combout ;
wire \bee1_boing|LessThan0~1_combout ;
wire \bee1_boing|dir_out[3]~5_combout ;
wire \bee1_control|next_state~1_combout ;
wire \bee1_control|Selector1~0_combout ;
wire \bee1_control|current_state.S_DRAW~q ;
wire \bee1_control|Selector2~0_combout ;
wire \bee1_control|Selector2~1_combout ;
wire \bee1_control|current_state.S_WAIT~q ;
wire \bee1_control|Selector0~0_combout ;
wire \bee1_control|Selector0~1_combout ;
wire \bee1_control|current_state.S_CLEAR~q ;
wire \bee1_control|next_state.S_UPDATE~0_combout ;
wire \bee1_control|current_state.S_UPDATE~q ;
wire \bee1_data|done~1_combout ;
wire \bee1_data|offset[3]~0_combout ;
wire \bee1_data|done~2_combout ;
wire \bee1_data|done~q ;
wire \bee1_data|always1~0_combout ;
wire \bee1_data|offset[1]~2_combout ;
wire \bee1_data|done~0_combout ;
wire \bee1_data|offset[2]~1_combout ;
wire \bee1_data|y_out[0]~0_combout ;
wire \bee1_data|y_out[0]~1 ;
wire \bee1_data|y_out[1]~3 ;
wire \bee1_data|y_out[2]~5 ;
wire \bee1_data|y_out[3]~7 ;
wire \bee1_data|y_out[4]~9 ;
wire \bee1_data|y_out[5]~10_combout ;
wire \bee1_data|y_out[2]~4_combout ;
wire \bee1_data|y_out[4]~8_combout ;
wire \bee1_boing|dir_out[1]~0_combout ;
wire \bee1_data|y_out[1]~2_combout ;
wire \bee1_boing|dir_out[1]~1_combout ;
wire \bee1_data|Add2~0_combout ;
wire \bee1_data|y_val[0]~7_combout ;
wire \bee1_data|y_val[0]~feeder_combout ;
wire \bee1_data|Add2~1 ;
wire \bee1_data|Add2~2_combout ;
wire \bee1_data|y_val[0]~8 ;
wire \bee1_data|y_val[1]~9_combout ;
wire \bee1_data|y_val[1]~feeder_combout ;
wire \bee1_data|Add2~3 ;
wire \bee1_data|Add2~4_combout ;
wire \bee1_data|y_val[1]~10 ;
wire \bee1_data|y_val[2]~11_combout ;
wire \bee1_data|Add2~5 ;
wire \bee1_data|Add2~7 ;
wire \bee1_data|Add2~8_combout ;
wire \bee1_data|Add2~6_combout ;
wire \bee1_data|y_val[2]~12 ;
wire \bee1_data|y_val[3]~14 ;
wire \bee1_data|y_val[4]~15_combout ;
wire \bee1_data|Add2~9 ;
wire \bee1_data|Add2~10_combout ;
wire \bee1_data|y_val[4]~16 ;
wire \bee1_data|y_val[5]~17_combout ;
wire \bee1_data|Add2~11 ;
wire \bee1_data|Add2~12_combout ;
wire \bee1_data|y_val[5]~18 ;
wire \bee1_data|y_val[6]~19_combout ;
wire \bee1_data|y_out[5]~11 ;
wire \bee1_data|y_out[6]~12_combout ;
wire \bee1_boing|Equal0~0_combout ;
wire \bee1_boing|Equal0~1_combout ;
wire \bee1_boing|dir_out[1]~feeder_combout ;
wire \bee1_data|y_val[3]~13_combout ;
wire \bee1_data|y_out[3]~6_combout ;
wire \y[3]~3_combout ;
wire \bee1_data|writeEn~q ;
wire \color[0]~0_combout ;
wire \color[0]~0clkctrl_outclk ;
wire \y[5]~1_combout ;
wire \y[6]~0_combout ;
wire \y[4]~2_combout ;
wire \VGA|LessThan3~0_combout ;
wire \y[2]~4_combout ;
wire \y[1]~5_combout ;
wire \y[0]~6_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \x[6]~0_combout ;
wire \x[5]~1_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \bee1_data|c_out~0_combout ;
wire \color[1]~2_combout ;
wire \bee1_data|x_out[0]~0_combout ;
wire \bee0_data|x_out[0]~0_combout ;
wire \x[0]~2_combout ;
wire \x[1]~3_combout ;
wire \x[2]~4_combout ;
wire \x[3]~5_combout ;
wire \x[4]~6_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \bee0_data|c_out~0_combout ;
wire \color[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \~GND~combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [6:0] y;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [6:0] x;
wire [3:0] \bee0_data|offset ;
wire [9:0] \VGA|controller|yCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [6:0] \bee1_data|y_val ;
wire [9:0] \VGA|controller|xCounter ;
wire [6:0] \bee1_data|x_val ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [6:0] \bee0_data|x_val ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [27:0] \bee0_rd|count ;
wire [2:0] color;
wire [2:0] \bee0_data|c_out ;
wire [6:0] \bee0_data|y_val ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [3:0] \bee1_data|offset ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \bee0_boing|dir_out ;
wire [2:0] \bee1_data|c_out ;
wire [3:0] \bee1_boing|dir_out ;
wire [27:0] \bee1_rd|count ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\SW[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\SW[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\SW[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\SW[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\SW[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y33_N3
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N9
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N11
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter [5])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0008;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N5
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~18_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N3
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [4] & (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [9] & \VGA|controller|xCounter [8])))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h2000;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~0_combout  & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [3] & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Add0~10_combout ),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h0A0A;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N15
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(\VGA|controller|xCounter [1]),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEFA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [6] & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8103;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = ((\VGA|controller|VGA_HS1~1_combout ) # ((\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter [9]))) # (!\VGA|controller|xCounter [7])

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|VGA_HS1~1_combout ),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N31
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N12
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout ) # 
// ((\VGA|controller|yCounter [0] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N2
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout ) # 
// ((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~4_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N3
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N18
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N8
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Add1~6_combout  & (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~6_combout  & 
// (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N9
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N20
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N4
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [4] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~8_combout ) # 
// ((\VGA|controller|yCounter [4] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~8_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N5
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N22
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Add1~10_combout  & (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~10_combout  & 
// (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~10_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N31
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout ) # 
// ((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N11
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N26
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Add1~14_combout  & (((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~14_combout  & 
// (((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~14_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N29
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N8
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~16_combout ) # 
// ((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N9
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N30
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|Add1~18_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [9])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~18_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [9])))

	.dataa(\VGA|controller|Add1~18_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N1
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N26
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [3] & \VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h4000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(\VGA|controller|yCounter [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0303;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N6
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [7] & !\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~0_combout  & (\VGA|controller|always1~2_combout  & \VGA|controller|always1~1_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|always1~2_combout ),
	.datad(\VGA|controller|always1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hB333;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout ) # 
// ((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N23
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N6
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [9]) # ((!\VGA|controller|yCounter [2]) # (!\VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|VGA_VS1~0_combout ),
	.datac(\VGA|controller|VGA_VS1~1_combout ),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEFDF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0313;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(gnd),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h3300;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N27
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [7] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|xCounter [9] $ (\VGA|controller|controller_translator|Add0~0_combout  $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|xCounter [9] & ((\VGA|controller|controller_translator|Add0~0_combout ) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # (!\VGA|controller|xCounter [9] & 
// (\VGA|controller|controller_translator|Add0~0_combout  & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|controller_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y33_N25
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N1
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N4
cycloneive_lcell_comb \bee0_rd|Add0~0 (
// Equation(s):
// \bee0_rd|Add0~0_combout  = \bee0_rd|count [0] $ (VCC)
// \bee0_rd|Add0~1  = CARRY(\bee0_rd|count [0])

	.dataa(gnd),
	.datab(\bee0_rd|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee0_rd|Add0~0_combout ),
	.cout(\bee0_rd|Add0~1 ));
// synopsys translate_off
defparam \bee0_rd|Add0~0 .lut_mask = 16'h33CC;
defparam \bee0_rd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N2
cycloneive_lcell_comb \bee0_rd|count~20 (
// Equation(s):
// \bee0_rd|count~20_combout  = (\bee0_rd|Add0~0_combout  & !\bee0_rd|Equal0~combout )

	.dataa(\bee0_rd|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_rd|Equal0~combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~20_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~20 .lut_mask = 16'h00AA;
defparam \bee0_rd|count~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N0
cycloneive_lcell_comb \bee0_rd|count[0]~feeder (
// Equation(s):
// \bee0_rd|count[0]~feeder_combout  = \bee0_rd|count~20_combout 

	.dataa(\bee0_rd|count~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count[0]~feeder .lut_mask = 16'hAAAA;
defparam \bee0_rd|count[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y35_N1
dffeas \bee0_rd|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_rd|count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[0] .is_wysiwyg = "true";
defparam \bee0_rd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N6
cycloneive_lcell_comb \bee0_rd|Add0~2 (
// Equation(s):
// \bee0_rd|Add0~2_combout  = (\bee0_rd|count [1] & (\bee0_rd|Add0~1  & VCC)) # (!\bee0_rd|count [1] & (!\bee0_rd|Add0~1 ))
// \bee0_rd|Add0~3  = CARRY((!\bee0_rd|count [1] & !\bee0_rd|Add0~1 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~1 ),
	.combout(\bee0_rd|Add0~2_combout ),
	.cout(\bee0_rd|Add0~3 ));
// synopsys translate_off
defparam \bee0_rd|Add0~2 .lut_mask = 16'hC303;
defparam \bee0_rd|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N20
cycloneive_lcell_comb \bee0_rd|count~19 (
// Equation(s):
// \bee0_rd|count~19_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~2_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_rd|Add0~2_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~19_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~19 .lut_mask = 16'h3300;
defparam \bee0_rd|count~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N7
dffeas \bee0_rd|count[1] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee0_rd|count~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[1] .is_wysiwyg = "true";
defparam \bee0_rd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N8
cycloneive_lcell_comb \bee0_rd|Add0~4 (
// Equation(s):
// \bee0_rd|Add0~4_combout  = (\bee0_rd|count [2] & ((GND) # (!\bee0_rd|Add0~3 ))) # (!\bee0_rd|count [2] & (\bee0_rd|Add0~3  $ (GND)))
// \bee0_rd|Add0~5  = CARRY((\bee0_rd|count [2]) # (!\bee0_rd|Add0~3 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~3 ),
	.combout(\bee0_rd|Add0~4_combout ),
	.cout(\bee0_rd|Add0~5 ));
// synopsys translate_off
defparam \bee0_rd|Add0~4 .lut_mask = 16'h3CCF;
defparam \bee0_rd|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N22
cycloneive_lcell_comb \bee0_rd|count~18 (
// Equation(s):
// \bee0_rd|count~18_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~4_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_rd|Add0~4_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~18_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~18 .lut_mask = 16'h3300;
defparam \bee0_rd|count~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N18
cycloneive_lcell_comb \bee0_rd|count[2]~feeder (
// Equation(s):
// \bee0_rd|count[2]~feeder_combout  = \bee0_rd|count~18_combout 

	.dataa(gnd),
	.datab(\bee0_rd|count~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count[2]~feeder .lut_mask = 16'hCCCC;
defparam \bee0_rd|count[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N19
dffeas \bee0_rd|count[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[2] .is_wysiwyg = "true";
defparam \bee0_rd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N10
cycloneive_lcell_comb \bee0_rd|Add0~6 (
// Equation(s):
// \bee0_rd|Add0~6_combout  = (\bee0_rd|count [3] & (\bee0_rd|Add0~5  & VCC)) # (!\bee0_rd|count [3] & (!\bee0_rd|Add0~5 ))
// \bee0_rd|Add0~7  = CARRY((!\bee0_rd|count [3] & !\bee0_rd|Add0~5 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~5 ),
	.combout(\bee0_rd|Add0~6_combout ),
	.cout(\bee0_rd|Add0~7 ));
// synopsys translate_off
defparam \bee0_rd|Add0~6 .lut_mask = 16'hC303;
defparam \bee0_rd|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N6
cycloneive_lcell_comb \bee0_rd|count~17 (
// Equation(s):
// \bee0_rd|count~17_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~6_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_rd|Add0~6_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~17_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~17 .lut_mask = 16'h3300;
defparam \bee0_rd|count~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N23
dffeas \bee0_rd|count[3] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee0_rd|count~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[3] .is_wysiwyg = "true";
defparam \bee0_rd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneive_lcell_comb \bee0_rd|Equal0~7 (
// Equation(s):
// \bee0_rd|Equal0~7_combout  = (!\bee0_rd|count [1] & (!\bee0_rd|count [0] & (!\bee0_rd|count [3] & !\bee0_rd|count [2])))

	.dataa(\bee0_rd|count [1]),
	.datab(\bee0_rd|count [0]),
	.datac(\bee0_rd|count [3]),
	.datad(\bee0_rd|count [2]),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0~7 .lut_mask = 16'h0001;
defparam \bee0_rd|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N12
cycloneive_lcell_comb \bee0_rd|Add0~8 (
// Equation(s):
// \bee0_rd|Add0~8_combout  = (\bee0_rd|count [4] & ((GND) # (!\bee0_rd|Add0~7 ))) # (!\bee0_rd|count [4] & (\bee0_rd|Add0~7  $ (GND)))
// \bee0_rd|Add0~9  = CARRY((\bee0_rd|count [4]) # (!\bee0_rd|Add0~7 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~7 ),
	.combout(\bee0_rd|Add0~8_combout ),
	.cout(\bee0_rd|Add0~9 ));
// synopsys translate_off
defparam \bee0_rd|Add0~8 .lut_mask = 16'h3CCF;
defparam \bee0_rd|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N2
cycloneive_lcell_comb \bee0_rd|count~16 (
// Equation(s):
// \bee0_rd|count~16_combout  = (\bee0_rd|Add0~8_combout  & !\bee0_rd|Equal0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_rd|Add0~8_combout ),
	.datad(\bee0_rd|Equal0~combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~16_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~16 .lut_mask = 16'h00F0;
defparam \bee0_rd|count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N21
dffeas \bee0_rd|count[4] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee0_rd|count~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[4] .is_wysiwyg = "true";
defparam \bee0_rd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N14
cycloneive_lcell_comb \bee0_rd|Add0~10 (
// Equation(s):
// \bee0_rd|Add0~10_combout  = (\bee0_rd|count [5] & (\bee0_rd|Add0~9  & VCC)) # (!\bee0_rd|count [5] & (!\bee0_rd|Add0~9 ))
// \bee0_rd|Add0~11  = CARRY((!\bee0_rd|count [5] & !\bee0_rd|Add0~9 ))

	.dataa(\bee0_rd|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~9 ),
	.combout(\bee0_rd|Add0~10_combout ),
	.cout(\bee0_rd|Add0~11 ));
// synopsys translate_off
defparam \bee0_rd|Add0~10 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N12
cycloneive_lcell_comb \bee0_rd|count[5]~feeder (
// Equation(s):
// \bee0_rd|count[5]~feeder_combout  = \bee0_rd|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_rd|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count[5]~feeder .lut_mask = 16'hF0F0;
defparam \bee0_rd|count[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N13
dffeas \bee0_rd|count[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[5] .is_wysiwyg = "true";
defparam \bee0_rd|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N16
cycloneive_lcell_comb \bee0_rd|Add0~12 (
// Equation(s):
// \bee0_rd|Add0~12_combout  = (\bee0_rd|count [6] & ((GND) # (!\bee0_rd|Add0~11 ))) # (!\bee0_rd|count [6] & (\bee0_rd|Add0~11  $ (GND)))
// \bee0_rd|Add0~13  = CARRY((\bee0_rd|count [6]) # (!\bee0_rd|Add0~11 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~11 ),
	.combout(\bee0_rd|Add0~12_combout ),
	.cout(\bee0_rd|Add0~13 ));
// synopsys translate_off
defparam \bee0_rd|Add0~12 .lut_mask = 16'h3CCF;
defparam \bee0_rd|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneive_lcell_comb \bee0_rd|count~15 (
// Equation(s):
// \bee0_rd|count~15_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~12_combout )

	.dataa(\bee0_rd|Equal0~combout ),
	.datab(gnd),
	.datac(\bee0_rd|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count~15_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~15 .lut_mask = 16'h5050;
defparam \bee0_rd|count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N9
dffeas \bee0_rd|count[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[6] .is_wysiwyg = "true";
defparam \bee0_rd|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N18
cycloneive_lcell_comb \bee0_rd|Add0~14 (
// Equation(s):
// \bee0_rd|Add0~14_combout  = (\bee0_rd|count [7] & (\bee0_rd|Add0~13  & VCC)) # (!\bee0_rd|count [7] & (!\bee0_rd|Add0~13 ))
// \bee0_rd|Add0~15  = CARRY((!\bee0_rd|count [7] & !\bee0_rd|Add0~13 ))

	.dataa(\bee0_rd|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~13 ),
	.combout(\bee0_rd|Add0~14_combout ),
	.cout(\bee0_rd|Add0~15 ));
// synopsys translate_off
defparam \bee0_rd|Add0~14 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N14
cycloneive_lcell_comb \bee0_rd|count~14 (
// Equation(s):
// \bee0_rd|count~14_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_rd|Equal0~combout ),
	.datad(\bee0_rd|Add0~14_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~14_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~14 .lut_mask = 16'h0F00;
defparam \bee0_rd|count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N15
dffeas \bee0_rd|count[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[7] .is_wysiwyg = "true";
defparam \bee0_rd|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N20
cycloneive_lcell_comb \bee0_rd|Add0~16 (
// Equation(s):
// \bee0_rd|Add0~16_combout  = (\bee0_rd|count [8] & ((GND) # (!\bee0_rd|Add0~15 ))) # (!\bee0_rd|count [8] & (\bee0_rd|Add0~15  $ (GND)))
// \bee0_rd|Add0~17  = CARRY((\bee0_rd|count [8]) # (!\bee0_rd|Add0~15 ))

	.dataa(\bee0_rd|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~15 ),
	.combout(\bee0_rd|Add0~16_combout ),
	.cout(\bee0_rd|Add0~17 ));
// synopsys translate_off
defparam \bee0_rd|Add0~16 .lut_mask = 16'h5AAF;
defparam \bee0_rd|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneive_lcell_comb \bee0_rd|count[8]~feeder (
// Equation(s):
// \bee0_rd|count[8]~feeder_combout  = \bee0_rd|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_rd|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count[8]~feeder .lut_mask = 16'hF0F0;
defparam \bee0_rd|count[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N17
dffeas \bee0_rd|count[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[8] .is_wysiwyg = "true";
defparam \bee0_rd|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N22
cycloneive_lcell_comb \bee0_rd|Add0~18 (
// Equation(s):
// \bee0_rd|Add0~18_combout  = (\bee0_rd|count [9] & (\bee0_rd|Add0~17  & VCC)) # (!\bee0_rd|count [9] & (!\bee0_rd|Add0~17 ))
// \bee0_rd|Add0~19  = CARRY((!\bee0_rd|count [9] & !\bee0_rd|Add0~17 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~17 ),
	.combout(\bee0_rd|Add0~18_combout ),
	.cout(\bee0_rd|Add0~19 ));
// synopsys translate_off
defparam \bee0_rd|Add0~18 .lut_mask = 16'hC303;
defparam \bee0_rd|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N30
cycloneive_lcell_comb \bee0_rd|count~13 (
// Equation(s):
// \bee0_rd|count~13_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_rd|Equal0~combout ),
	.datad(\bee0_rd|Add0~18_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~13_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~13 .lut_mask = 16'h0F00;
defparam \bee0_rd|count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N31
dffeas \bee0_rd|count[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[9] .is_wysiwyg = "true";
defparam \bee0_rd|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N24
cycloneive_lcell_comb \bee0_rd|Add0~20 (
// Equation(s):
// \bee0_rd|Add0~20_combout  = (\bee0_rd|count [10] & ((GND) # (!\bee0_rd|Add0~19 ))) # (!\bee0_rd|count [10] & (\bee0_rd|Add0~19  $ (GND)))
// \bee0_rd|Add0~21  = CARRY((\bee0_rd|count [10]) # (!\bee0_rd|Add0~19 ))

	.dataa(\bee0_rd|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~19 ),
	.combout(\bee0_rd|Add0~20_combout ),
	.cout(\bee0_rd|Add0~21 ));
// synopsys translate_off
defparam \bee0_rd|Add0~20 .lut_mask = 16'h5AAF;
defparam \bee0_rd|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N24
cycloneive_lcell_comb \bee0_rd|count~12 (
// Equation(s):
// \bee0_rd|count~12_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_rd|Equal0~combout ),
	.datad(\bee0_rd|Add0~20_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~12 .lut_mask = 16'h0F00;
defparam \bee0_rd|count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N25
dffeas \bee0_rd|count[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[10] .is_wysiwyg = "true";
defparam \bee0_rd|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N26
cycloneive_lcell_comb \bee0_rd|Add0~22 (
// Equation(s):
// \bee0_rd|Add0~22_combout  = (\bee0_rd|count [11] & (\bee0_rd|Add0~21  & VCC)) # (!\bee0_rd|count [11] & (!\bee0_rd|Add0~21 ))
// \bee0_rd|Add0~23  = CARRY((!\bee0_rd|count [11] & !\bee0_rd|Add0~21 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~21 ),
	.combout(\bee0_rd|Add0~22_combout ),
	.cout(\bee0_rd|Add0~23 ));
// synopsys translate_off
defparam \bee0_rd|Add0~22 .lut_mask = 16'hC303;
defparam \bee0_rd|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N4
cycloneive_lcell_comb \bee0_rd|count~11 (
// Equation(s):
// \bee0_rd|count~11_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~22_combout )

	.dataa(\bee0_rd|Equal0~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_rd|Add0~22_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~11 .lut_mask = 16'h5500;
defparam \bee0_rd|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y35_N5
dffeas \bee0_rd|count[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[11] .is_wysiwyg = "true";
defparam \bee0_rd|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N28
cycloneive_lcell_comb \bee0_rd|Add0~24 (
// Equation(s):
// \bee0_rd|Add0~24_combout  = (\bee0_rd|count [12] & ((GND) # (!\bee0_rd|Add0~23 ))) # (!\bee0_rd|count [12] & (\bee0_rd|Add0~23  $ (GND)))
// \bee0_rd|Add0~25  = CARRY((\bee0_rd|count [12]) # (!\bee0_rd|Add0~23 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~23 ),
	.combout(\bee0_rd|Add0~24_combout ),
	.cout(\bee0_rd|Add0~25 ));
// synopsys translate_off
defparam \bee0_rd|Add0~24 .lut_mask = 16'h3CCF;
defparam \bee0_rd|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N28
cycloneive_lcell_comb \bee0_rd|count~10 (
// Equation(s):
// \bee0_rd|count~10_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~24_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_rd|Add0~24_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~10 .lut_mask = 16'h3300;
defparam \bee0_rd|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N29
dffeas \bee0_rd|count[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[12] .is_wysiwyg = "true";
defparam \bee0_rd|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N30
cycloneive_lcell_comb \bee0_rd|Add0~26 (
// Equation(s):
// \bee0_rd|Add0~26_combout  = (\bee0_rd|count [13] & (\bee0_rd|Add0~25  & VCC)) # (!\bee0_rd|count [13] & (!\bee0_rd|Add0~25 ))
// \bee0_rd|Add0~27  = CARRY((!\bee0_rd|count [13] & !\bee0_rd|Add0~25 ))

	.dataa(\bee0_rd|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~25 ),
	.combout(\bee0_rd|Add0~26_combout ),
	.cout(\bee0_rd|Add0~27 ));
// synopsys translate_off
defparam \bee0_rd|Add0~26 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N27
dffeas \bee0_rd|count[13] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee0_rd|Add0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[13] .is_wysiwyg = "true";
defparam \bee0_rd|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N0
cycloneive_lcell_comb \bee0_rd|Add0~28 (
// Equation(s):
// \bee0_rd|Add0~28_combout  = (\bee0_rd|count [14] & ((GND) # (!\bee0_rd|Add0~27 ))) # (!\bee0_rd|count [14] & (\bee0_rd|Add0~27  $ (GND)))
// \bee0_rd|Add0~29  = CARRY((\bee0_rd|count [14]) # (!\bee0_rd|Add0~27 ))

	.dataa(\bee0_rd|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~27 ),
	.combout(\bee0_rd|Add0~28_combout ),
	.cout(\bee0_rd|Add0~29 ));
// synopsys translate_off
defparam \bee0_rd|Add0~28 .lut_mask = 16'h5AAF;
defparam \bee0_rd|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N16
cycloneive_lcell_comb \bee0_rd|count~9 (
// Equation(s):
// \bee0_rd|count~9_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~28_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(\bee0_rd|Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~9 .lut_mask = 16'h3030;
defparam \bee0_rd|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N17
dffeas \bee0_rd|count[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[14] .is_wysiwyg = "true";
defparam \bee0_rd|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N2
cycloneive_lcell_comb \bee0_rd|Add0~30 (
// Equation(s):
// \bee0_rd|Add0~30_combout  = (\bee0_rd|count [15] & (\bee0_rd|Add0~29  & VCC)) # (!\bee0_rd|count [15] & (!\bee0_rd|Add0~29 ))
// \bee0_rd|Add0~31  = CARRY((!\bee0_rd|count [15] & !\bee0_rd|Add0~29 ))

	.dataa(\bee0_rd|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~29 ),
	.combout(\bee0_rd|Add0~30_combout ),
	.cout(\bee0_rd|Add0~31 ));
// synopsys translate_off
defparam \bee0_rd|Add0~30 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N12
cycloneive_lcell_comb \bee0_rd|count[15]~feeder (
// Equation(s):
// \bee0_rd|count[15]~feeder_combout  = \bee0_rd|Add0~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_rd|Add0~30_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count[15]~feeder .lut_mask = 16'hFF00;
defparam \bee0_rd|count[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N13
dffeas \bee0_rd|count[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[15] .is_wysiwyg = "true";
defparam \bee0_rd|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N4
cycloneive_lcell_comb \bee0_rd|Add0~32 (
// Equation(s):
// \bee0_rd|Add0~32_combout  = (\bee0_rd|count [16] & ((GND) # (!\bee0_rd|Add0~31 ))) # (!\bee0_rd|count [16] & (\bee0_rd|Add0~31  $ (GND)))
// \bee0_rd|Add0~33  = CARRY((\bee0_rd|count [16]) # (!\bee0_rd|Add0~31 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~31 ),
	.combout(\bee0_rd|Add0~32_combout ),
	.cout(\bee0_rd|Add0~33 ));
// synopsys translate_off
defparam \bee0_rd|Add0~32 .lut_mask = 16'h3CCF;
defparam \bee0_rd|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y34_N5
dffeas \bee0_rd|count[16] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee0_rd|Add0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[16] .is_wysiwyg = "true";
defparam \bee0_rd|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N6
cycloneive_lcell_comb \bee0_rd|Add0~34 (
// Equation(s):
// \bee0_rd|Add0~34_combout  = (\bee0_rd|count [17] & (\bee0_rd|Add0~33  & VCC)) # (!\bee0_rd|count [17] & (!\bee0_rd|Add0~33 ))
// \bee0_rd|Add0~35  = CARRY((!\bee0_rd|count [17] & !\bee0_rd|Add0~33 ))

	.dataa(\bee0_rd|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~33 ),
	.combout(\bee0_rd|Add0~34_combout ),
	.cout(\bee0_rd|Add0~35 ));
// synopsys translate_off
defparam \bee0_rd|Add0~34 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N10
cycloneive_lcell_comb \bee0_rd|count[17]~feeder (
// Equation(s):
// \bee0_rd|count[17]~feeder_combout  = \bee0_rd|Add0~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_rd|Add0~34_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count[17]~feeder .lut_mask = 16'hFF00;
defparam \bee0_rd|count[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N11
dffeas \bee0_rd|count[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[17] .is_wysiwyg = "true";
defparam \bee0_rd|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N8
cycloneive_lcell_comb \bee0_rd|Add0~36 (
// Equation(s):
// \bee0_rd|Add0~36_combout  = (\bee0_rd|count [18] & ((GND) # (!\bee0_rd|Add0~35 ))) # (!\bee0_rd|count [18] & (\bee0_rd|Add0~35  $ (GND)))
// \bee0_rd|Add0~37  = CARRY((\bee0_rd|count [18]) # (!\bee0_rd|Add0~35 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~35 ),
	.combout(\bee0_rd|Add0~36_combout ),
	.cout(\bee0_rd|Add0~37 ));
// synopsys translate_off
defparam \bee0_rd|Add0~36 .lut_mask = 16'h3CCF;
defparam \bee0_rd|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y34_N9
dffeas \bee0_rd|count[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[18] .is_wysiwyg = "true";
defparam \bee0_rd|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N10
cycloneive_lcell_comb \bee0_rd|Add0~38 (
// Equation(s):
// \bee0_rd|Add0~38_combout  = (\bee0_rd|count [19] & (\bee0_rd|Add0~37  & VCC)) # (!\bee0_rd|count [19] & (!\bee0_rd|Add0~37 ))
// \bee0_rd|Add0~39  = CARRY((!\bee0_rd|count [19] & !\bee0_rd|Add0~37 ))

	.dataa(\bee0_rd|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~37 ),
	.combout(\bee0_rd|Add0~38_combout ),
	.cout(\bee0_rd|Add0~39 ));
// synopsys translate_off
defparam \bee0_rd|Add0~38 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N6
cycloneive_lcell_comb \bee0_rd|count~8 (
// Equation(s):
// \bee0_rd|count~8_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~38_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(\bee0_rd|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~8 .lut_mask = 16'h3030;
defparam \bee0_rd|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N7
dffeas \bee0_rd|count[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[19] .is_wysiwyg = "true";
defparam \bee0_rd|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N12
cycloneive_lcell_comb \bee0_rd|Add0~40 (
// Equation(s):
// \bee0_rd|Add0~40_combout  = (\bee0_rd|count [20] & ((GND) # (!\bee0_rd|Add0~39 ))) # (!\bee0_rd|count [20] & (\bee0_rd|Add0~39  $ (GND)))
// \bee0_rd|Add0~41  = CARRY((\bee0_rd|count [20]) # (!\bee0_rd|Add0~39 ))

	.dataa(\bee0_rd|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~39 ),
	.combout(\bee0_rd|Add0~40_combout ),
	.cout(\bee0_rd|Add0~41 ));
// synopsys translate_off
defparam \bee0_rd|Add0~40 .lut_mask = 16'h5AAF;
defparam \bee0_rd|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N2
cycloneive_lcell_comb \bee0_rd|count~7 (
// Equation(s):
// \bee0_rd|count~7_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~40_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(\bee0_rd|Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~7 .lut_mask = 16'h3030;
defparam \bee0_rd|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N3
dffeas \bee0_rd|count[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[20] .is_wysiwyg = "true";
defparam \bee0_rd|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N14
cycloneive_lcell_comb \bee0_rd|Add0~42 (
// Equation(s):
// \bee0_rd|Add0~42_combout  = (\bee0_rd|count [21] & (\bee0_rd|Add0~41  & VCC)) # (!\bee0_rd|count [21] & (!\bee0_rd|Add0~41 ))
// \bee0_rd|Add0~43  = CARRY((!\bee0_rd|count [21] & !\bee0_rd|Add0~41 ))

	.dataa(\bee0_rd|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~41 ),
	.combout(\bee0_rd|Add0~42_combout ),
	.cout(\bee0_rd|Add0~43 ));
// synopsys translate_off
defparam \bee0_rd|Add0~42 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N22
cycloneive_lcell_comb \bee0_rd|count~6 (
// Equation(s):
// \bee0_rd|count~6_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~42_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(\bee0_rd|Add0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_rd|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~6 .lut_mask = 16'h3030;
defparam \bee0_rd|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N23
dffeas \bee0_rd|count[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[21] .is_wysiwyg = "true";
defparam \bee0_rd|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N16
cycloneive_lcell_comb \bee0_rd|Add0~44 (
// Equation(s):
// \bee0_rd|Add0~44_combout  = (\bee0_rd|count [22] & ((GND) # (!\bee0_rd|Add0~43 ))) # (!\bee0_rd|count [22] & (\bee0_rd|Add0~43  $ (GND)))
// \bee0_rd|Add0~45  = CARRY((\bee0_rd|count [22]) # (!\bee0_rd|Add0~43 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~43 ),
	.combout(\bee0_rd|Add0~44_combout ),
	.cout(\bee0_rd|Add0~45 ));
// synopsys translate_off
defparam \bee0_rd|Add0~44 .lut_mask = 16'h3CCF;
defparam \bee0_rd|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N18
cycloneive_lcell_comb \bee0_rd|count~5 (
// Equation(s):
// \bee0_rd|count~5_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~44_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_rd|Add0~44_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~5 .lut_mask = 16'h3300;
defparam \bee0_rd|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N19
dffeas \bee0_rd|count[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[22] .is_wysiwyg = "true";
defparam \bee0_rd|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N18
cycloneive_lcell_comb \bee0_rd|Add0~46 (
// Equation(s):
// \bee0_rd|Add0~46_combout  = (\bee0_rd|count [23] & (\bee0_rd|Add0~45  & VCC)) # (!\bee0_rd|count [23] & (!\bee0_rd|Add0~45 ))
// \bee0_rd|Add0~47  = CARRY((!\bee0_rd|count [23] & !\bee0_rd|Add0~45 ))

	.dataa(\bee0_rd|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~45 ),
	.combout(\bee0_rd|Add0~46_combout ),
	.cout(\bee0_rd|Add0~47 ));
// synopsys translate_off
defparam \bee0_rd|Add0~46 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N14
cycloneive_lcell_comb \bee0_rd|count~4 (
// Equation(s):
// \bee0_rd|count~4_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~46_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_rd|Add0~46_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~4 .lut_mask = 16'h3300;
defparam \bee0_rd|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N15
dffeas \bee0_rd|count[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[23] .is_wysiwyg = "true";
defparam \bee0_rd|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N30
cycloneive_lcell_comb \bee0_rd|Equal0~1 (
// Equation(s):
// \bee0_rd|Equal0~1_combout  = (!\bee0_rd|count [21] & (!\bee0_rd|count [20] & (!\bee0_rd|count [23] & !\bee0_rd|count [22])))

	.dataa(\bee0_rd|count [21]),
	.datab(\bee0_rd|count [20]),
	.datac(\bee0_rd|count [23]),
	.datad(\bee0_rd|count [22]),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0~1 .lut_mask = 16'h0001;
defparam \bee0_rd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N4
cycloneive_lcell_comb \bee0_rd|Equal0~2 (
// Equation(s):
// \bee0_rd|Equal0~2_combout  = (!\bee0_rd|count [19] & (!\bee0_rd|count [18] & (!\bee0_rd|count [16] & !\bee0_rd|count [17])))

	.dataa(\bee0_rd|count [19]),
	.datab(\bee0_rd|count [18]),
	.datac(\bee0_rd|count [16]),
	.datad(\bee0_rd|count [17]),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0~2 .lut_mask = 16'h0001;
defparam \bee0_rd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N26
cycloneive_lcell_comb \bee0_rd|Equal0~3 (
// Equation(s):
// \bee0_rd|Equal0~3_combout  = (!\bee0_rd|count [15] & (!\bee0_rd|count [12] & (!\bee0_rd|count [13] & !\bee0_rd|count [14])))

	.dataa(\bee0_rd|count [15]),
	.datab(\bee0_rd|count [12]),
	.datac(\bee0_rd|count [13]),
	.datad(\bee0_rd|count [14]),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0~3 .lut_mask = 16'h0001;
defparam \bee0_rd|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N20
cycloneive_lcell_comb \bee0_rd|Add0~48 (
// Equation(s):
// \bee0_rd|Add0~48_combout  = (\bee0_rd|count [24] & ((GND) # (!\bee0_rd|Add0~47 ))) # (!\bee0_rd|count [24] & (\bee0_rd|Add0~47  $ (GND)))
// \bee0_rd|Add0~49  = CARRY((\bee0_rd|count [24]) # (!\bee0_rd|Add0~47 ))

	.dataa(gnd),
	.datab(\bee0_rd|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~47 ),
	.combout(\bee0_rd|Add0~48_combout ),
	.cout(\bee0_rd|Add0~49 ));
// synopsys translate_off
defparam \bee0_rd|Add0~48 .lut_mask = 16'h3CCF;
defparam \bee0_rd|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N28
cycloneive_lcell_comb \bee0_rd|count~3 (
// Equation(s):
// \bee0_rd|count~3_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_rd|Equal0~combout ),
	.datad(\bee0_rd|Add0~48_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~3 .lut_mask = 16'h0F00;
defparam \bee0_rd|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y34_N29
dffeas \bee0_rd|count[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[24] .is_wysiwyg = "true";
defparam \bee0_rd|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N22
cycloneive_lcell_comb \bee0_rd|Add0~50 (
// Equation(s):
// \bee0_rd|Add0~50_combout  = (\bee0_rd|count [25] & (\bee0_rd|Add0~49  & VCC)) # (!\bee0_rd|count [25] & (!\bee0_rd|Add0~49 ))
// \bee0_rd|Add0~51  = CARRY((!\bee0_rd|count [25] & !\bee0_rd|Add0~49 ))

	.dataa(\bee0_rd|count [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~49 ),
	.combout(\bee0_rd|Add0~50_combout ),
	.cout(\bee0_rd|Add0~51 ));
// synopsys translate_off
defparam \bee0_rd|Add0~50 .lut_mask = 16'hA505;
defparam \bee0_rd|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N8
cycloneive_lcell_comb \bee0_rd|count~2 (
// Equation(s):
// \bee0_rd|count~2_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~50_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_rd|Add0~50_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~2 .lut_mask = 16'h3300;
defparam \bee0_rd|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N9
dffeas \bee0_rd|count[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[25] .is_wysiwyg = "true";
defparam \bee0_rd|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N24
cycloneive_lcell_comb \bee0_rd|Add0~52 (
// Equation(s):
// \bee0_rd|Add0~52_combout  = (\bee0_rd|count [26] & ((GND) # (!\bee0_rd|Add0~51 ))) # (!\bee0_rd|count [26] & (\bee0_rd|Add0~51  $ (GND)))
// \bee0_rd|Add0~53  = CARRY((\bee0_rd|count [26]) # (!\bee0_rd|Add0~51 ))

	.dataa(\bee0_rd|count [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_rd|Add0~51 ),
	.combout(\bee0_rd|Add0~52_combout ),
	.cout(\bee0_rd|Add0~53 ));
// synopsys translate_off
defparam \bee0_rd|Add0~52 .lut_mask = 16'h5AAF;
defparam \bee0_rd|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N30
cycloneive_lcell_comb \bee0_rd|count~1 (
// Equation(s):
// \bee0_rd|count~1_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_rd|Equal0~combout ),
	.datad(\bee0_rd|Add0~52_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~1 .lut_mask = 16'h0F00;
defparam \bee0_rd|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y34_N31
dffeas \bee0_rd|count[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[26] .is_wysiwyg = "true";
defparam \bee0_rd|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N26
cycloneive_lcell_comb \bee0_rd|Add0~54 (
// Equation(s):
// \bee0_rd|Add0~54_combout  = \bee0_rd|Add0~53  $ (!\bee0_rd|count [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_rd|count [27]),
	.cin(\bee0_rd|Add0~53 ),
	.combout(\bee0_rd|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Add0~54 .lut_mask = 16'hF00F;
defparam \bee0_rd|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N24
cycloneive_lcell_comb \bee0_rd|count~0 (
// Equation(s):
// \bee0_rd|count~0_combout  = (!\bee0_rd|Equal0~combout  & \bee0_rd|Add0~54_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_rd|Add0~54_combout ),
	.cin(gnd),
	.combout(\bee0_rd|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|count~0 .lut_mask = 16'h3300;
defparam \bee0_rd|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N25
dffeas \bee0_rd|count[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee0_rd|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_rd|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_rd|count[27] .is_wysiwyg = "true";
defparam \bee0_rd|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N20
cycloneive_lcell_comb \bee0_rd|Equal0~0 (
// Equation(s):
// \bee0_rd|Equal0~0_combout  = (!\bee0_rd|count [26] & (!\bee0_rd|count [27] & (!\bee0_rd|count [25] & !\bee0_rd|count [24])))

	.dataa(\bee0_rd|count [26]),
	.datab(\bee0_rd|count [27]),
	.datac(\bee0_rd|count [25]),
	.datad(\bee0_rd|count [24]),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0~0 .lut_mask = 16'h0001;
defparam \bee0_rd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N0
cycloneive_lcell_comb \bee0_rd|Equal0~4 (
// Equation(s):
// \bee0_rd|Equal0~4_combout  = (\bee0_rd|Equal0~1_combout  & (\bee0_rd|Equal0~2_combout  & (\bee0_rd|Equal0~3_combout  & \bee0_rd|Equal0~0_combout )))

	.dataa(\bee0_rd|Equal0~1_combout ),
	.datab(\bee0_rd|Equal0~2_combout ),
	.datac(\bee0_rd|Equal0~3_combout ),
	.datad(\bee0_rd|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0~4 .lut_mask = 16'h8000;
defparam \bee0_rd|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneive_lcell_comb \bee0_rd|Equal0~5 (
// Equation(s):
// \bee0_rd|Equal0~5_combout  = (!\bee0_rd|count [9] & (!\bee0_rd|count [10] & (!\bee0_rd|count [11] & !\bee0_rd|count [8])))

	.dataa(\bee0_rd|count [9]),
	.datab(\bee0_rd|count [10]),
	.datac(\bee0_rd|count [11]),
	.datad(\bee0_rd|count [8]),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0~5 .lut_mask = 16'h0001;
defparam \bee0_rd|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N28
cycloneive_lcell_comb \bee0_rd|Equal0~6 (
// Equation(s):
// \bee0_rd|Equal0~6_combout  = (!\bee0_rd|count [5] & (!\bee0_rd|count [6] & (!\bee0_rd|count [7] & !\bee0_rd|count [4])))

	.dataa(\bee0_rd|count [5]),
	.datab(\bee0_rd|count [6]),
	.datac(\bee0_rd|count [7]),
	.datad(\bee0_rd|count [4]),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0~6 .lut_mask = 16'h0001;
defparam \bee0_rd|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N0
cycloneive_lcell_comb \bee0_rd|Equal0 (
// Equation(s):
// \bee0_rd|Equal0~combout  = LCELL((\bee0_rd|Equal0~7_combout  & (\bee0_rd|Equal0~4_combout  & (\bee0_rd|Equal0~5_combout  & \bee0_rd|Equal0~6_combout ))))

	.dataa(\bee0_rd|Equal0~7_combout ),
	.datab(\bee0_rd|Equal0~4_combout ),
	.datac(\bee0_rd|Equal0~5_combout ),
	.datad(\bee0_rd|Equal0~6_combout ),
	.cin(gnd),
	.combout(\bee0_rd|Equal0~combout ),
	.cout());
// synopsys translate_off
defparam \bee0_rd|Equal0 .lut_mask = 16'h8000;
defparam \bee0_rd|Equal0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \bee0_rd|Equal0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\bee0_rd|Equal0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bee0_rd|Equal0~clkctrl_outclk ));
// synopsys translate_off
defparam \bee0_rd|Equal0~clkctrl .clock_type = "global clock";
defparam \bee0_rd|Equal0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N10
cycloneive_lcell_comb \bee0_data|Add2~6 (
// Equation(s):
// \bee0_data|Add2~6_combout  = (\bee0_data|y_val [3] & (!\bee0_data|Add2~5 )) # (!\bee0_data|y_val [3] & ((\bee0_data|Add2~5 ) # (GND)))
// \bee0_data|Add2~7  = CARRY((!\bee0_data|Add2~5 ) # (!\bee0_data|y_val [3]))

	.dataa(gnd),
	.datab(\bee0_data|y_val [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add2~5 ),
	.combout(\bee0_data|Add2~6_combout ),
	.cout(\bee0_data|Add2~7 ));
// synopsys translate_off
defparam \bee0_data|Add2~6 .lut_mask = 16'h3C3F;
defparam \bee0_data|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N12
cycloneive_lcell_comb \bee0_data|Add2~8 (
// Equation(s):
// \bee0_data|Add2~8_combout  = (\bee0_data|y_val [4] & (\bee0_data|Add2~7  $ (GND))) # (!\bee0_data|y_val [4] & (!\bee0_data|Add2~7  & VCC))
// \bee0_data|Add2~9  = CARRY((\bee0_data|y_val [4] & !\bee0_data|Add2~7 ))

	.dataa(gnd),
	.datab(\bee0_data|y_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add2~7 ),
	.combout(\bee0_data|Add2~8_combout ),
	.cout(\bee0_data|Add2~9 ));
// synopsys translate_off
defparam \bee0_data|Add2~8 .lut_mask = 16'hC30C;
defparam \bee0_data|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N0
cycloneive_lcell_comb \bee0_boing|dir_out[2]~4 (
// Equation(s):
// \bee0_boing|dir_out[2]~4_combout  = !\bee0_boing|Equal0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_boing|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee0_boing|dir_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|dir_out[2]~4 .lut_mask = 16'h0F0F;
defparam \bee0_boing|dir_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N24
cycloneive_lcell_comb \bee0_data|offset[0]~3 (
// Equation(s):
// \bee0_data|offset[0]~3_combout  = \bee0_data|offset [0] $ (((!\bee0_control|current_state.S_WAIT~q  & (!\bee0_data|done~q  & !\bee0_control|current_state.S_UPDATE~q ))))

	.dataa(\bee0_control|current_state.S_WAIT~q ),
	.datab(\bee0_data|done~q ),
	.datac(\bee0_data|offset [0]),
	.datad(\bee0_control|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\bee0_data|offset[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|offset[0]~3 .lut_mask = 16'hF0E1;
defparam \bee0_data|offset[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N29
dffeas \bee0_data|offset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bee0_data|offset[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|offset[0] .is_wysiwyg = "true";
defparam \bee0_data|offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N0
cycloneive_lcell_comb \bee0_data|x_out[0]~0 (
// Equation(s):
// \bee0_data|x_out[0]~0_combout  = (\bee0_data|x_val [0] & (\bee0_data|offset [0] $ (VCC))) # (!\bee0_data|x_val [0] & (\bee0_data|offset [0] & VCC))
// \bee0_data|x_out[0]~1  = CARRY((\bee0_data|x_val [0] & \bee0_data|offset [0]))

	.dataa(\bee0_data|x_val [0]),
	.datab(\bee0_data|offset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee0_data|x_out[0]~0_combout ),
	.cout(\bee0_data|x_out[0]~1 ));
// synopsys translate_off
defparam \bee0_data|x_out[0]~0 .lut_mask = 16'h6688;
defparam \bee0_data|x_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N2
cycloneive_lcell_comb \bee0_data|x_out[1]~2 (
// Equation(s):
// \bee0_data|x_out[1]~2_combout  = (\bee0_data|x_val [1] & ((\bee0_data|offset [1] & (\bee0_data|x_out[0]~1  & VCC)) # (!\bee0_data|offset [1] & (!\bee0_data|x_out[0]~1 )))) # (!\bee0_data|x_val [1] & ((\bee0_data|offset [1] & (!\bee0_data|x_out[0]~1 )) # 
// (!\bee0_data|offset [1] & ((\bee0_data|x_out[0]~1 ) # (GND)))))
// \bee0_data|x_out[1]~3  = CARRY((\bee0_data|x_val [1] & (!\bee0_data|offset [1] & !\bee0_data|x_out[0]~1 )) # (!\bee0_data|x_val [1] & ((!\bee0_data|x_out[0]~1 ) # (!\bee0_data|offset [1]))))

	.dataa(\bee0_data|x_val [1]),
	.datab(\bee0_data|offset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_out[0]~1 ),
	.combout(\bee0_data|x_out[1]~2_combout ),
	.cout(\bee0_data|x_out[1]~3 ));
// synopsys translate_off
defparam \bee0_data|x_out[1]~2 .lut_mask = 16'h9617;
defparam \bee0_data|x_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N4
cycloneive_lcell_comb \bee0_data|x_out[2]~4 (
// Equation(s):
// \bee0_data|x_out[2]~4_combout  = (\bee0_data|x_val [2] & (\bee0_data|x_out[1]~3  $ (GND))) # (!\bee0_data|x_val [2] & (!\bee0_data|x_out[1]~3  & VCC))
// \bee0_data|x_out[2]~5  = CARRY((\bee0_data|x_val [2] & !\bee0_data|x_out[1]~3 ))

	.dataa(gnd),
	.datab(\bee0_data|x_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_out[1]~3 ),
	.combout(\bee0_data|x_out[2]~4_combout ),
	.cout(\bee0_data|x_out[2]~5 ));
// synopsys translate_off
defparam \bee0_data|x_out[2]~4 .lut_mask = 16'hC30C;
defparam \bee0_data|x_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N6
cycloneive_lcell_comb \bee0_data|x_out[3]~6 (
// Equation(s):
// \bee0_data|x_out[3]~6_combout  = (\bee0_data|x_val [3] & (!\bee0_data|x_out[2]~5 )) # (!\bee0_data|x_val [3] & ((\bee0_data|x_out[2]~5 ) # (GND)))
// \bee0_data|x_out[3]~7  = CARRY((!\bee0_data|x_out[2]~5 ) # (!\bee0_data|x_val [3]))

	.dataa(gnd),
	.datab(\bee0_data|x_val [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_out[2]~5 ),
	.combout(\bee0_data|x_out[3]~6_combout ),
	.cout(\bee0_data|x_out[3]~7 ));
// synopsys translate_off
defparam \bee0_data|x_out[3]~6 .lut_mask = 16'h3C3F;
defparam \bee0_data|x_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N8
cycloneive_lcell_comb \bee0_data|x_out[4]~8 (
// Equation(s):
// \bee0_data|x_out[4]~8_combout  = (\bee0_data|x_val [4] & (\bee0_data|x_out[3]~7  $ (GND))) # (!\bee0_data|x_val [4] & (!\bee0_data|x_out[3]~7  & VCC))
// \bee0_data|x_out[4]~9  = CARRY((\bee0_data|x_val [4] & !\bee0_data|x_out[3]~7 ))

	.dataa(gnd),
	.datab(\bee0_data|x_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_out[3]~7 ),
	.combout(\bee0_data|x_out[4]~8_combout ),
	.cout(\bee0_data|x_out[4]~9 ));
// synopsys translate_off
defparam \bee0_data|x_out[4]~8 .lut_mask = 16'hC30C;
defparam \bee0_data|x_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N10
cycloneive_lcell_comb \bee0_data|x_out[5]~10 (
// Equation(s):
// \bee0_data|x_out[5]~10_combout  = (\bee0_data|x_val [5] & (!\bee0_data|x_out[4]~9 )) # (!\bee0_data|x_val [5] & ((\bee0_data|x_out[4]~9 ) # (GND)))
// \bee0_data|x_out[5]~11  = CARRY((!\bee0_data|x_out[4]~9 ) # (!\bee0_data|x_val [5]))

	.dataa(\bee0_data|x_val [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_out[4]~9 ),
	.combout(\bee0_data|x_out[5]~10_combout ),
	.cout(\bee0_data|x_out[5]~11 ));
// synopsys translate_off
defparam \bee0_data|x_out[5]~10 .lut_mask = 16'h5A5F;
defparam \bee0_data|x_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N30
cycloneive_lcell_comb \bee0_boing|dir_out[3]~2 (
// Equation(s):
// \bee0_boing|dir_out[3]~2_combout  = (\bee0_data|x_out[3]~6_combout ) # ((\bee0_data|x_out[2]~4_combout ) # ((\bee0_data|x_out[4]~8_combout ) # (\bee0_data|x_out[1]~2_combout )))

	.dataa(\bee0_data|x_out[3]~6_combout ),
	.datab(\bee0_data|x_out[2]~4_combout ),
	.datac(\bee0_data|x_out[4]~8_combout ),
	.datad(\bee0_data|x_out[1]~2_combout ),
	.cin(gnd),
	.combout(\bee0_boing|dir_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|dir_out[3]~2 .lut_mask = 16'hFFFE;
defparam \bee0_boing|dir_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N20
cycloneive_lcell_comb \bee0_boing|LessThan0~0 (
// Equation(s):
// \bee0_boing|LessThan0~0_combout  = (\bee0_data|x_out[3]~6_combout  & (\bee0_data|x_out[2]~4_combout  & (\bee0_data|x_out[4]~8_combout  & \bee0_data|x_out[5]~10_combout )))

	.dataa(\bee0_data|x_out[3]~6_combout ),
	.datab(\bee0_data|x_out[2]~4_combout ),
	.datac(\bee0_data|x_out[4]~8_combout ),
	.datad(\bee0_data|x_out[5]~10_combout ),
	.cin(gnd),
	.combout(\bee0_boing|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|LessThan0~0 .lut_mask = 16'h8000;
defparam \bee0_boing|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N18
cycloneive_lcell_comb \bee0_boing|dir_out[3]~3 (
// Equation(s):
// \bee0_boing|dir_out[3]~3_combout  = (\bee0_data|x_out[6]~12_combout  & (((\bee0_boing|LessThan0~0_combout )))) # (!\bee0_data|x_out[6]~12_combout  & (!\bee0_data|x_out[5]~10_combout  & (!\bee0_boing|dir_out[3]~2_combout )))

	.dataa(\bee0_data|x_out[6]~12_combout ),
	.datab(\bee0_data|x_out[5]~10_combout ),
	.datac(\bee0_boing|dir_out[3]~2_combout ),
	.datad(\bee0_boing|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\bee0_boing|dir_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|dir_out[3]~3 .lut_mask = 16'hAB01;
defparam \bee0_boing|dir_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N19
dffeas \bee0_boing|dir_out[0] (
	.clk(\bee0_rd|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bee0_boing|LessThan0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bee0_boing|dir_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_boing|dir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_boing|dir_out[0] .is_wysiwyg = "true";
defparam \bee0_boing|dir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
cycloneive_lcell_comb \bee0_data|Add0~0 (
// Equation(s):
// \bee0_data|Add0~0_combout  = (\bee0_data|x_val [0] & (\bee0_boing|dir_out [0] $ (VCC))) # (!\bee0_data|x_val [0] & (\bee0_boing|dir_out [0] & VCC))
// \bee0_data|Add0~1  = CARRY((\bee0_data|x_val [0] & \bee0_boing|dir_out [0]))

	.dataa(\bee0_data|x_val [0]),
	.datab(\bee0_boing|dir_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee0_data|Add0~0_combout ),
	.cout(\bee0_data|Add0~1 ));
// synopsys translate_off
defparam \bee0_data|Add0~0 .lut_mask = 16'h6688;
defparam \bee0_data|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
cycloneive_lcell_comb \bee0_data|x_val[0]~7 (
// Equation(s):
// \bee0_data|x_val[0]~7_combout  = (\bee0_data|Add0~0_combout  & (\bee0_boing|dir_out [3] $ (VCC))) # (!\bee0_data|Add0~0_combout  & (\bee0_boing|dir_out [3] & VCC))
// \bee0_data|x_val[0]~8  = CARRY((\bee0_data|Add0~0_combout  & \bee0_boing|dir_out [3]))

	.dataa(\bee0_data|Add0~0_combout ),
	.datab(\bee0_boing|dir_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee0_data|x_val[0]~7_combout ),
	.cout(\bee0_data|x_val[0]~8 ));
// synopsys translate_off
defparam \bee0_data|x_val[0]~7 .lut_mask = 16'h6688;
defparam \bee0_data|x_val[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N5
dffeas \bee0_data|x_val[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|x_val[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|x_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|x_val[0] .is_wysiwyg = "true";
defparam \bee0_data|x_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
cycloneive_lcell_comb \bee0_data|Add0~2 (
// Equation(s):
// \bee0_data|Add0~2_combout  = (\bee0_data|x_val [1] & (!\bee0_data|Add0~1 )) # (!\bee0_data|x_val [1] & ((\bee0_data|Add0~1 ) # (GND)))
// \bee0_data|Add0~3  = CARRY((!\bee0_data|Add0~1 ) # (!\bee0_data|x_val [1]))

	.dataa(\bee0_data|x_val [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add0~1 ),
	.combout(\bee0_data|Add0~2_combout ),
	.cout(\bee0_data|Add0~3 ));
// synopsys translate_off
defparam \bee0_data|Add0~2 .lut_mask = 16'h5A5F;
defparam \bee0_data|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
cycloneive_lcell_comb \bee0_data|x_val[1]~9 (
// Equation(s):
// \bee0_data|x_val[1]~9_combout  = (\bee0_boing|dir_out [3] & ((\bee0_data|Add0~2_combout  & (\bee0_data|x_val[0]~8  & VCC)) # (!\bee0_data|Add0~2_combout  & (!\bee0_data|x_val[0]~8 )))) # (!\bee0_boing|dir_out [3] & ((\bee0_data|Add0~2_combout  & 
// (!\bee0_data|x_val[0]~8 )) # (!\bee0_data|Add0~2_combout  & ((\bee0_data|x_val[0]~8 ) # (GND)))))
// \bee0_data|x_val[1]~10  = CARRY((\bee0_boing|dir_out [3] & (!\bee0_data|Add0~2_combout  & !\bee0_data|x_val[0]~8 )) # (!\bee0_boing|dir_out [3] & ((!\bee0_data|x_val[0]~8 ) # (!\bee0_data|Add0~2_combout ))))

	.dataa(\bee0_boing|dir_out [3]),
	.datab(\bee0_data|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_val[0]~8 ),
	.combout(\bee0_data|x_val[1]~9_combout ),
	.cout(\bee0_data|x_val[1]~10 ));
// synopsys translate_off
defparam \bee0_data|x_val[1]~9 .lut_mask = 16'h9617;
defparam \bee0_data|x_val[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \bee0_data|x_val[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|x_val[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|x_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|x_val[1] .is_wysiwyg = "true";
defparam \bee0_data|x_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
cycloneive_lcell_comb \bee0_data|Add0~4 (
// Equation(s):
// \bee0_data|Add0~4_combout  = (\bee0_data|x_val [2] & (\bee0_data|Add0~3  $ (GND))) # (!\bee0_data|x_val [2] & (!\bee0_data|Add0~3  & VCC))
// \bee0_data|Add0~5  = CARRY((\bee0_data|x_val [2] & !\bee0_data|Add0~3 ))

	.dataa(gnd),
	.datab(\bee0_data|x_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add0~3 ),
	.combout(\bee0_data|Add0~4_combout ),
	.cout(\bee0_data|Add0~5 ));
// synopsys translate_off
defparam \bee0_data|Add0~4 .lut_mask = 16'hC30C;
defparam \bee0_data|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
cycloneive_lcell_comb \bee0_data|x_val[2]~11 (
// Equation(s):
// \bee0_data|x_val[2]~11_combout  = ((\bee0_data|Add0~4_combout  $ (\bee0_boing|dir_out [3] $ (!\bee0_data|x_val[1]~10 )))) # (GND)
// \bee0_data|x_val[2]~12  = CARRY((\bee0_data|Add0~4_combout  & ((\bee0_boing|dir_out [3]) # (!\bee0_data|x_val[1]~10 ))) # (!\bee0_data|Add0~4_combout  & (\bee0_boing|dir_out [3] & !\bee0_data|x_val[1]~10 )))

	.dataa(\bee0_data|Add0~4_combout ),
	.datab(\bee0_boing|dir_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_val[1]~10 ),
	.combout(\bee0_data|x_val[2]~11_combout ),
	.cout(\bee0_data|x_val[2]~12 ));
// synopsys translate_off
defparam \bee0_data|x_val[2]~11 .lut_mask = 16'h698E;
defparam \bee0_data|x_val[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N9
dffeas \bee0_data|x_val[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|x_val[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|x_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|x_val[2] .is_wysiwyg = "true";
defparam \bee0_data|x_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
cycloneive_lcell_comb \bee0_data|Add0~6 (
// Equation(s):
// \bee0_data|Add0~6_combout  = (\bee0_data|x_val [3] & (!\bee0_data|Add0~5 )) # (!\bee0_data|x_val [3] & ((\bee0_data|Add0~5 ) # (GND)))
// \bee0_data|Add0~7  = CARRY((!\bee0_data|Add0~5 ) # (!\bee0_data|x_val [3]))

	.dataa(\bee0_data|x_val [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add0~5 ),
	.combout(\bee0_data|Add0~6_combout ),
	.cout(\bee0_data|Add0~7 ));
// synopsys translate_off
defparam \bee0_data|Add0~6 .lut_mask = 16'h5A5F;
defparam \bee0_data|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
cycloneive_lcell_comb \bee0_data|x_val[3]~13 (
// Equation(s):
// \bee0_data|x_val[3]~13_combout  = (\bee0_boing|dir_out [3] & ((\bee0_data|Add0~6_combout  & (\bee0_data|x_val[2]~12  & VCC)) # (!\bee0_data|Add0~6_combout  & (!\bee0_data|x_val[2]~12 )))) # (!\bee0_boing|dir_out [3] & ((\bee0_data|Add0~6_combout  & 
// (!\bee0_data|x_val[2]~12 )) # (!\bee0_data|Add0~6_combout  & ((\bee0_data|x_val[2]~12 ) # (GND)))))
// \bee0_data|x_val[3]~14  = CARRY((\bee0_boing|dir_out [3] & (!\bee0_data|Add0~6_combout  & !\bee0_data|x_val[2]~12 )) # (!\bee0_boing|dir_out [3] & ((!\bee0_data|x_val[2]~12 ) # (!\bee0_data|Add0~6_combout ))))

	.dataa(\bee0_boing|dir_out [3]),
	.datab(\bee0_data|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_val[2]~12 ),
	.combout(\bee0_data|x_val[3]~13_combout ),
	.cout(\bee0_data|x_val[3]~14 ));
// synopsys translate_off
defparam \bee0_data|x_val[3]~13 .lut_mask = 16'h9617;
defparam \bee0_data|x_val[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N11
dffeas \bee0_data|x_val[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|x_val[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|x_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|x_val[3] .is_wysiwyg = "true";
defparam \bee0_data|x_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
cycloneive_lcell_comb \bee0_data|Add0~8 (
// Equation(s):
// \bee0_data|Add0~8_combout  = (\bee0_data|x_val [4] & (\bee0_data|Add0~7  $ (GND))) # (!\bee0_data|x_val [4] & (!\bee0_data|Add0~7  & VCC))
// \bee0_data|Add0~9  = CARRY((\bee0_data|x_val [4] & !\bee0_data|Add0~7 ))

	.dataa(gnd),
	.datab(\bee0_data|x_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add0~7 ),
	.combout(\bee0_data|Add0~8_combout ),
	.cout(\bee0_data|Add0~9 ));
// synopsys translate_off
defparam \bee0_data|Add0~8 .lut_mask = 16'hC30C;
defparam \bee0_data|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
cycloneive_lcell_comb \bee0_data|x_val[4]~15 (
// Equation(s):
// \bee0_data|x_val[4]~15_combout  = ((\bee0_data|Add0~8_combout  $ (\bee0_boing|dir_out [3] $ (!\bee0_data|x_val[3]~14 )))) # (GND)
// \bee0_data|x_val[4]~16  = CARRY((\bee0_data|Add0~8_combout  & ((\bee0_boing|dir_out [3]) # (!\bee0_data|x_val[3]~14 ))) # (!\bee0_data|Add0~8_combout  & (\bee0_boing|dir_out [3] & !\bee0_data|x_val[3]~14 )))

	.dataa(\bee0_data|Add0~8_combout ),
	.datab(\bee0_boing|dir_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_val[3]~14 ),
	.combout(\bee0_data|x_val[4]~15_combout ),
	.cout(\bee0_data|x_val[4]~16 ));
// synopsys translate_off
defparam \bee0_data|x_val[4]~15 .lut_mask = 16'h698E;
defparam \bee0_data|x_val[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N13
dffeas \bee0_data|x_val[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|x_val[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|x_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|x_val[4] .is_wysiwyg = "true";
defparam \bee0_data|x_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
cycloneive_lcell_comb \bee0_data|Add0~10 (
// Equation(s):
// \bee0_data|Add0~10_combout  = (\bee0_data|x_val [5] & (!\bee0_data|Add0~9 )) # (!\bee0_data|x_val [5] & ((\bee0_data|Add0~9 ) # (GND)))
// \bee0_data|Add0~11  = CARRY((!\bee0_data|Add0~9 ) # (!\bee0_data|x_val [5]))

	.dataa(gnd),
	.datab(\bee0_data|x_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add0~9 ),
	.combout(\bee0_data|Add0~10_combout ),
	.cout(\bee0_data|Add0~11 ));
// synopsys translate_off
defparam \bee0_data|Add0~10 .lut_mask = 16'h3C3F;
defparam \bee0_data|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
cycloneive_lcell_comb \bee0_data|x_val[5]~17 (
// Equation(s):
// \bee0_data|x_val[5]~17_combout  = (\bee0_boing|dir_out [3] & ((\bee0_data|Add0~10_combout  & (\bee0_data|x_val[4]~16  & VCC)) # (!\bee0_data|Add0~10_combout  & (!\bee0_data|x_val[4]~16 )))) # (!\bee0_boing|dir_out [3] & ((\bee0_data|Add0~10_combout  & 
// (!\bee0_data|x_val[4]~16 )) # (!\bee0_data|Add0~10_combout  & ((\bee0_data|x_val[4]~16 ) # (GND)))))
// \bee0_data|x_val[5]~18  = CARRY((\bee0_boing|dir_out [3] & (!\bee0_data|Add0~10_combout  & !\bee0_data|x_val[4]~16 )) # (!\bee0_boing|dir_out [3] & ((!\bee0_data|x_val[4]~16 ) # (!\bee0_data|Add0~10_combout ))))

	.dataa(\bee0_boing|dir_out [3]),
	.datab(\bee0_data|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|x_val[4]~16 ),
	.combout(\bee0_data|x_val[5]~17_combout ),
	.cout(\bee0_data|x_val[5]~18 ));
// synopsys translate_off
defparam \bee0_data|x_val[5]~17 .lut_mask = 16'h9617;
defparam \bee0_data|x_val[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N15
dffeas \bee0_data|x_val[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|x_val[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|x_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|x_val[5] .is_wysiwyg = "true";
defparam \bee0_data|x_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
cycloneive_lcell_comb \bee0_data|Add0~12 (
// Equation(s):
// \bee0_data|Add0~12_combout  = \bee0_data|Add0~11  $ (!\bee0_data|x_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_data|x_val [6]),
	.cin(\bee0_data|Add0~11 ),
	.combout(\bee0_data|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|Add0~12 .lut_mask = 16'hF00F;
defparam \bee0_data|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
cycloneive_lcell_comb \bee0_data|x_val[6]~19 (
// Equation(s):
// \bee0_data|x_val[6]~19_combout  = \bee0_data|Add0~12_combout  $ (\bee0_data|x_val[5]~18  $ (!\bee0_boing|dir_out [3]))

	.dataa(\bee0_data|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_boing|dir_out [3]),
	.cin(\bee0_data|x_val[5]~18 ),
	.combout(\bee0_data|x_val[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|x_val[6]~19 .lut_mask = 16'h5AA5;
defparam \bee0_data|x_val[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y35_N17
dffeas \bee0_data|x_val[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|x_val[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|x_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|x_val[6] .is_wysiwyg = "true";
defparam \bee0_data|x_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N12
cycloneive_lcell_comb \bee0_data|x_out[6]~12 (
// Equation(s):
// \bee0_data|x_out[6]~12_combout  = \bee0_data|x_out[5]~11  $ (!\bee0_data|x_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_data|x_val [6]),
	.cin(\bee0_data|x_out[5]~11 ),
	.combout(\bee0_data|x_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|x_out[6]~12 .lut_mask = 16'hF00F;
defparam \bee0_data|x_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
cycloneive_lcell_comb \bee0_boing|LessThan0~1 (
// Equation(s):
// \bee0_boing|LessThan0~1_combout  = (!\bee0_boing|LessThan0~0_combout ) # (!\bee0_data|x_out[6]~12_combout )

	.dataa(\bee0_data|x_out[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_boing|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\bee0_boing|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|LessThan0~1 .lut_mask = 16'h55FF;
defparam \bee0_boing|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
cycloneive_lcell_comb \bee0_boing|dir_out[3]~5 (
// Equation(s):
// \bee0_boing|dir_out[3]~5_combout  = !\bee0_boing|LessThan0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_boing|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\bee0_boing|dir_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|dir_out[3]~5 .lut_mask = 16'h00FF;
defparam \bee0_boing|dir_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N1
dffeas \bee0_boing|dir_out[3] (
	.clk(\bee0_rd|Equal0~clkctrl_outclk ),
	.d(\bee0_boing|dir_out[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_boing|dir_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_boing|dir_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_boing|dir_out[3] .is_wysiwyg = "true";
defparam \bee0_boing|dir_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N16
cycloneive_lcell_comb \bee0_control|next_state~1 (
// Equation(s):
// \bee0_control|next_state~1_combout  = (\bee0_boing|dir_out [1]) # ((\bee0_boing|dir_out [2]) # ((\bee0_boing|dir_out [3]) # (\bee0_boing|dir_out [0])))

	.dataa(\bee0_boing|dir_out [1]),
	.datab(\bee0_boing|dir_out [2]),
	.datac(\bee0_boing|dir_out [3]),
	.datad(\bee0_boing|dir_out [0]),
	.cin(gnd),
	.combout(\bee0_control|next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_control|next_state~1 .lut_mask = 16'hFFFE;
defparam \bee0_control|next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N2
cycloneive_lcell_comb \bee0_control|next_state~2 (
// Equation(s):
// \bee0_control|next_state~2_combout  = (\bee0_rd|Equal0~combout  & \bee0_control|next_state~1_combout )

	.dataa(gnd),
	.datab(\bee0_rd|Equal0~combout ),
	.datac(gnd),
	.datad(\bee0_control|next_state~1_combout ),
	.cin(gnd),
	.combout(\bee0_control|next_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_control|next_state~2 .lut_mask = 16'hCC00;
defparam \bee0_control|next_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N18
cycloneive_lcell_comb \bee0_control|Selector0~0 (
// Equation(s):
// \bee0_control|Selector0~0_combout  = (\bee0_control|current_state.S_WAIT~q  & (!\bee0_control|next_state~2_combout  & ((\bee0_control|current_state.S_CLEAR~q ) # (\bee0_data|done~q )))) # (!\bee0_control|current_state.S_WAIT~q  & 
// (((\bee0_control|current_state.S_CLEAR~q ) # (\bee0_data|done~q ))))

	.dataa(\bee0_control|current_state.S_WAIT~q ),
	.datab(\bee0_control|next_state~2_combout ),
	.datac(\bee0_control|current_state.S_CLEAR~q ),
	.datad(\bee0_data|done~q ),
	.cin(gnd),
	.combout(\bee0_control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_control|Selector0~0 .lut_mask = 16'h7770;
defparam \bee0_control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N19
dffeas \bee0_control|current_state.S_CLEAR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_control|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_control|current_state.S_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_control|current_state.S_CLEAR .is_wysiwyg = "true";
defparam \bee0_control|current_state.S_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N8
cycloneive_lcell_comb \bee0_control|next_state.S_UPDATE~0 (
// Equation(s):
// \bee0_control|next_state.S_UPDATE~0_combout  = (\bee0_data|done~q  & !\bee0_control|current_state.S_CLEAR~q )

	.dataa(gnd),
	.datab(\bee0_data|done~q ),
	.datac(gnd),
	.datad(\bee0_control|current_state.S_CLEAR~q ),
	.cin(gnd),
	.combout(\bee0_control|next_state.S_UPDATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_control|next_state.S_UPDATE~0 .lut_mask = 16'h00CC;
defparam \bee0_control|next_state.S_UPDATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N9
dffeas \bee0_control|current_state.S_UPDATE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_control|next_state.S_UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_control|current_state.S_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_control|current_state.S_UPDATE .is_wysiwyg = "true";
defparam \bee0_control|current_state.S_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N26
cycloneive_lcell_comb \bee0_control|Selector1~0 (
// Equation(s):
// \bee0_control|Selector1~0_combout  = (\bee0_control|current_state.S_UPDATE~q ) # ((!\bee0_data|done~q  & \bee0_control|current_state.S_DRAW~q ))

	.dataa(gnd),
	.datab(\bee0_data|done~q ),
	.datac(\bee0_control|current_state.S_DRAW~q ),
	.datad(\bee0_control|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\bee0_control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_control|Selector1~0 .lut_mask = 16'hFF30;
defparam \bee0_control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \bee0_control|current_state.S_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_control|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_control|current_state.S_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_control|current_state.S_DRAW .is_wysiwyg = "true";
defparam \bee0_control|current_state.S_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N10
cycloneive_lcell_comb \bee0_control|Selector2~0 (
// Equation(s):
// \bee0_control|Selector2~0_combout  = (\bee0_control|current_state.S_DRAW~q  & ((\bee0_data|done~q ) # ((!\bee0_control|next_state~2_combout  & \bee0_control|current_state.S_WAIT~q )))) # (!\bee0_control|current_state.S_DRAW~q  & 
// (!\bee0_control|next_state~2_combout  & (\bee0_control|current_state.S_WAIT~q )))

	.dataa(\bee0_control|current_state.S_DRAW~q ),
	.datab(\bee0_control|next_state~2_combout ),
	.datac(\bee0_control|current_state.S_WAIT~q ),
	.datad(\bee0_data|done~q ),
	.cin(gnd),
	.combout(\bee0_control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_control|Selector2~0 .lut_mask = 16'hBA30;
defparam \bee0_control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N11
dffeas \bee0_control|current_state.S_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_control|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_control|current_state.S_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_control|current_state.S_WAIT .is_wysiwyg = "true";
defparam \bee0_control|current_state.S_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N28
cycloneive_lcell_comb \bee0_data|done~1 (
// Equation(s):
// \bee0_data|done~1_combout  = (!\bee0_control|current_state.S_WAIT~q  & (\bee0_data|done~q  & !\bee0_control|current_state.S_UPDATE~q ))

	.dataa(\bee0_control|current_state.S_WAIT~q ),
	.datab(\bee0_data|done~q ),
	.datac(gnd),
	.datad(\bee0_control|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\bee0_data|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|done~1 .lut_mask = 16'h0044;
defparam \bee0_data|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N22
cycloneive_lcell_comb \bee0_data|done~2 (
// Equation(s):
// \bee0_data|done~2_combout  = (\bee0_data|done~1_combout ) # ((\bee0_data|offset [2] & (\bee0_data|offset [3] & \bee0_data|done~0_combout )))

	.dataa(\bee0_data|offset [2]),
	.datab(\bee0_data|done~1_combout ),
	.datac(\bee0_data|offset [3]),
	.datad(\bee0_data|done~0_combout ),
	.cin(gnd),
	.combout(\bee0_data|done~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|done~2 .lut_mask = 16'hECCC;
defparam \bee0_data|done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N23
dffeas \bee0_data|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|done~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|done .is_wysiwyg = "true";
defparam \bee0_data|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N12
cycloneive_lcell_comb \bee0_data|always1~0 (
// Equation(s):
// \bee0_data|always1~0_combout  = (!\bee0_control|current_state.S_WAIT~q  & !\bee0_control|current_state.S_UPDATE~q )

	.dataa(\bee0_control|current_state.S_WAIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_control|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\bee0_data|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|always1~0 .lut_mask = 16'h0055;
defparam \bee0_data|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N30
cycloneive_lcell_comb \bee0_data|offset[1]~2 (
// Equation(s):
// \bee0_data|offset[1]~2_combout  = \bee0_data|offset [1] $ (((!\bee0_data|done~q  & (\bee0_data|offset [0] & \bee0_data|always1~0_combout ))))

	.dataa(\bee0_data|offset [1]),
	.datab(\bee0_data|done~q ),
	.datac(\bee0_data|offset [0]),
	.datad(\bee0_data|always1~0_combout ),
	.cin(gnd),
	.combout(\bee0_data|offset[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|offset[1]~2 .lut_mask = 16'h9AAA;
defparam \bee0_data|offset[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N15
dffeas \bee0_data|offset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bee0_data|offset[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|offset[1] .is_wysiwyg = "true";
defparam \bee0_data|offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N20
cycloneive_lcell_comb \bee0_data|done~0 (
// Equation(s):
// \bee0_data|done~0_combout  = (\bee0_data|offset [1] & (!\bee0_data|done~q  & (\bee0_data|offset [0] & \bee0_data|always1~0_combout )))

	.dataa(\bee0_data|offset [1]),
	.datab(\bee0_data|done~q ),
	.datac(\bee0_data|offset [0]),
	.datad(\bee0_data|always1~0_combout ),
	.cin(gnd),
	.combout(\bee0_data|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|done~0 .lut_mask = 16'h2000;
defparam \bee0_data|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N2
cycloneive_lcell_comb \bee0_data|offset[2]~1 (
// Equation(s):
// \bee0_data|offset[2]~1_combout  = \bee0_data|offset [2] $ (\bee0_data|done~0_combout )

	.dataa(\bee0_data|offset [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_data|done~0_combout ),
	.cin(gnd),
	.combout(\bee0_data|offset[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|offset[2]~1 .lut_mask = 16'h55AA;
defparam \bee0_data|offset[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N31
dffeas \bee0_data|offset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bee0_data|offset[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|offset[2] .is_wysiwyg = "true";
defparam \bee0_data|offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N12
cycloneive_lcell_comb \bee0_data|offset[3]~0 (
// Equation(s):
// \bee0_data|offset[3]~0_combout  = \bee0_data|offset [3] $ (((\bee0_data|offset [2] & \bee0_data|done~0_combout )))

	.dataa(\bee0_data|offset [2]),
	.datab(gnd),
	.datac(\bee0_data|offset [3]),
	.datad(\bee0_data|done~0_combout ),
	.cin(gnd),
	.combout(\bee0_data|offset[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|offset[3]~0 .lut_mask = 16'h5AF0;
defparam \bee0_data|offset[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N13
dffeas \bee0_data|offset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|offset[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|offset[3] .is_wysiwyg = "true";
defparam \bee0_data|offset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N14
cycloneive_lcell_comb \bee0_data|y_out[0]~0 (
// Equation(s):
// \bee0_data|y_out[0]~0_combout  = (\bee0_data|offset [2] & (\bee0_data|y_val [0] $ (VCC))) # (!\bee0_data|offset [2] & (\bee0_data|y_val [0] & VCC))
// \bee0_data|y_out[0]~1  = CARRY((\bee0_data|offset [2] & \bee0_data|y_val [0]))

	.dataa(\bee0_data|offset [2]),
	.datab(\bee0_data|y_val [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee0_data|y_out[0]~0_combout ),
	.cout(\bee0_data|y_out[0]~1 ));
// synopsys translate_off
defparam \bee0_data|y_out[0]~0 .lut_mask = 16'h6688;
defparam \bee0_data|y_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N16
cycloneive_lcell_comb \bee0_data|y_out[1]~2 (
// Equation(s):
// \bee0_data|y_out[1]~2_combout  = (\bee0_data|offset [3] & ((\bee0_data|y_val [1] & (\bee0_data|y_out[0]~1  & VCC)) # (!\bee0_data|y_val [1] & (!\bee0_data|y_out[0]~1 )))) # (!\bee0_data|offset [3] & ((\bee0_data|y_val [1] & (!\bee0_data|y_out[0]~1 )) # 
// (!\bee0_data|y_val [1] & ((\bee0_data|y_out[0]~1 ) # (GND)))))
// \bee0_data|y_out[1]~3  = CARRY((\bee0_data|offset [3] & (!\bee0_data|y_val [1] & !\bee0_data|y_out[0]~1 )) # (!\bee0_data|offset [3] & ((!\bee0_data|y_out[0]~1 ) # (!\bee0_data|y_val [1]))))

	.dataa(\bee0_data|offset [3]),
	.datab(\bee0_data|y_val [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_out[0]~1 ),
	.combout(\bee0_data|y_out[1]~2_combout ),
	.cout(\bee0_data|y_out[1]~3 ));
// synopsys translate_off
defparam \bee0_data|y_out[1]~2 .lut_mask = 16'h9617;
defparam \bee0_data|y_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
cycloneive_lcell_comb \bee0_data|y_out[2]~4 (
// Equation(s):
// \bee0_data|y_out[2]~4_combout  = (\bee0_data|y_val [2] & (\bee0_data|y_out[1]~3  $ (GND))) # (!\bee0_data|y_val [2] & (!\bee0_data|y_out[1]~3  & VCC))
// \bee0_data|y_out[2]~5  = CARRY((\bee0_data|y_val [2] & !\bee0_data|y_out[1]~3 ))

	.dataa(gnd),
	.datab(\bee0_data|y_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_out[1]~3 ),
	.combout(\bee0_data|y_out[2]~4_combout ),
	.cout(\bee0_data|y_out[2]~5 ));
// synopsys translate_off
defparam \bee0_data|y_out[2]~4 .lut_mask = 16'hC30C;
defparam \bee0_data|y_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N20
cycloneive_lcell_comb \bee0_data|y_out[3]~6 (
// Equation(s):
// \bee0_data|y_out[3]~6_combout  = (\bee0_data|y_val [3] & (!\bee0_data|y_out[2]~5 )) # (!\bee0_data|y_val [3] & ((\bee0_data|y_out[2]~5 ) # (GND)))
// \bee0_data|y_out[3]~7  = CARRY((!\bee0_data|y_out[2]~5 ) # (!\bee0_data|y_val [3]))

	.dataa(gnd),
	.datab(\bee0_data|y_val [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_out[2]~5 ),
	.combout(\bee0_data|y_out[3]~6_combout ),
	.cout(\bee0_data|y_out[3]~7 ));
// synopsys translate_off
defparam \bee0_data|y_out[3]~6 .lut_mask = 16'h3C3F;
defparam \bee0_data|y_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N22
cycloneive_lcell_comb \bee0_data|y_out[4]~8 (
// Equation(s):
// \bee0_data|y_out[4]~8_combout  = (\bee0_data|y_val [4] & (\bee0_data|y_out[3]~7  $ (GND))) # (!\bee0_data|y_val [4] & (!\bee0_data|y_out[3]~7  & VCC))
// \bee0_data|y_out[4]~9  = CARRY((\bee0_data|y_val [4] & !\bee0_data|y_out[3]~7 ))

	.dataa(\bee0_data|y_val [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_out[3]~7 ),
	.combout(\bee0_data|y_out[4]~8_combout ),
	.cout(\bee0_data|y_out[4]~9 ));
// synopsys translate_off
defparam \bee0_data|y_out[4]~8 .lut_mask = 16'hA50A;
defparam \bee0_data|y_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N14
cycloneive_lcell_comb \bee0_data|Add2~10 (
// Equation(s):
// \bee0_data|Add2~10_combout  = (\bee0_data|y_val [5] & (!\bee0_data|Add2~9 )) # (!\bee0_data|y_val [5] & ((\bee0_data|Add2~9 ) # (GND)))
// \bee0_data|Add2~11  = CARRY((!\bee0_data|Add2~9 ) # (!\bee0_data|y_val [5]))

	.dataa(gnd),
	.datab(\bee0_data|y_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add2~9 ),
	.combout(\bee0_data|Add2~10_combout ),
	.cout(\bee0_data|Add2~11 ));
// synopsys translate_off
defparam \bee0_data|Add2~10 .lut_mask = 16'h3C3F;
defparam \bee0_data|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N16
cycloneive_lcell_comb \bee0_data|Add2~12 (
// Equation(s):
// \bee0_data|Add2~12_combout  = \bee0_data|y_val [6] $ (!\bee0_data|Add2~11 )

	.dataa(\bee0_data|y_val [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\bee0_data|Add2~11 ),
	.combout(\bee0_data|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|Add2~12 .lut_mask = 16'hA5A5;
defparam \bee0_data|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N26
cycloneive_lcell_comb \bee0_data|y_val[4]~15 (
// Equation(s):
// \bee0_data|y_val[4]~15_combout  = ((\bee0_data|Add2~8_combout  $ (\bee0_boing|dir_out [1] $ (!\bee0_data|y_val[3]~14 )))) # (GND)
// \bee0_data|y_val[4]~16  = CARRY((\bee0_data|Add2~8_combout  & ((\bee0_boing|dir_out [1]) # (!\bee0_data|y_val[3]~14 ))) # (!\bee0_data|Add2~8_combout  & (\bee0_boing|dir_out [1] & !\bee0_data|y_val[3]~14 )))

	.dataa(\bee0_data|Add2~8_combout ),
	.datab(\bee0_boing|dir_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_val[3]~14 ),
	.combout(\bee0_data|y_val[4]~15_combout ),
	.cout(\bee0_data|y_val[4]~16 ));
// synopsys translate_off
defparam \bee0_data|y_val[4]~15 .lut_mask = 16'h698E;
defparam \bee0_data|y_val[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N28
cycloneive_lcell_comb \bee0_data|y_val[5]~17 (
// Equation(s):
// \bee0_data|y_val[5]~17_combout  = (\bee0_boing|dir_out [1] & ((\bee0_data|Add2~10_combout  & (\bee0_data|y_val[4]~16  & VCC)) # (!\bee0_data|Add2~10_combout  & (!\bee0_data|y_val[4]~16 )))) # (!\bee0_boing|dir_out [1] & ((\bee0_data|Add2~10_combout  & 
// (!\bee0_data|y_val[4]~16 )) # (!\bee0_data|Add2~10_combout  & ((\bee0_data|y_val[4]~16 ) # (GND)))))
// \bee0_data|y_val[5]~18  = CARRY((\bee0_boing|dir_out [1] & (!\bee0_data|Add2~10_combout  & !\bee0_data|y_val[4]~16 )) # (!\bee0_boing|dir_out [1] & ((!\bee0_data|y_val[4]~16 ) # (!\bee0_data|Add2~10_combout ))))

	.dataa(\bee0_boing|dir_out [1]),
	.datab(\bee0_data|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_val[4]~16 ),
	.combout(\bee0_data|y_val[5]~17_combout ),
	.cout(\bee0_data|y_val[5]~18 ));
// synopsys translate_off
defparam \bee0_data|y_val[5]~17 .lut_mask = 16'h9617;
defparam \bee0_data|y_val[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N30
cycloneive_lcell_comb \bee0_data|y_val[6]~19 (
// Equation(s):
// \bee0_data|y_val[6]~19_combout  = \bee0_boing|dir_out [1] $ (\bee0_data|y_val[5]~18  $ (!\bee0_data|Add2~12_combout ))

	.dataa(gnd),
	.datab(\bee0_boing|dir_out [1]),
	.datac(gnd),
	.datad(\bee0_data|Add2~12_combout ),
	.cin(\bee0_data|y_val[5]~18 ),
	.combout(\bee0_data|y_val[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|y_val[6]~19 .lut_mask = 16'h3CC3;
defparam \bee0_data|y_val[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y36_N31
dffeas \bee0_data|y_val[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|y_val[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|y_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|y_val[6] .is_wysiwyg = "true";
defparam \bee0_data|y_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N24
cycloneive_lcell_comb \bee0_data|y_out[5]~10 (
// Equation(s):
// \bee0_data|y_out[5]~10_combout  = (\bee0_data|y_val [5] & (!\bee0_data|y_out[4]~9 )) # (!\bee0_data|y_val [5] & ((\bee0_data|y_out[4]~9 ) # (GND)))
// \bee0_data|y_out[5]~11  = CARRY((!\bee0_data|y_out[4]~9 ) # (!\bee0_data|y_val [5]))

	.dataa(gnd),
	.datab(\bee0_data|y_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_out[4]~9 ),
	.combout(\bee0_data|y_out[5]~10_combout ),
	.cout(\bee0_data|y_out[5]~11 ));
// synopsys translate_off
defparam \bee0_data|y_out[5]~10 .lut_mask = 16'h3C3F;
defparam \bee0_data|y_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N26
cycloneive_lcell_comb \bee0_data|y_out[6]~12 (
// Equation(s):
// \bee0_data|y_out[6]~12_combout  = \bee0_data|y_out[5]~11  $ (!\bee0_data|y_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee0_data|y_val [6]),
	.cin(\bee0_data|y_out[5]~11 ),
	.combout(\bee0_data|y_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|y_out[6]~12 .lut_mask = 16'hF00F;
defparam \bee0_data|y_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N0
cycloneive_lcell_comb \bee0_boing|dir_out[1]~0 (
// Equation(s):
// \bee0_boing|dir_out[1]~0_combout  = (\bee0_data|y_out[4]~8_combout  & (\bee0_data|y_out[2]~4_combout  & (\bee0_data|y_out[6]~12_combout  & \bee0_data|y_out[5]~10_combout ))) # (!\bee0_data|y_out[4]~8_combout  & (!\bee0_data|y_out[2]~4_combout  & 
// (!\bee0_data|y_out[6]~12_combout  & !\bee0_data|y_out[5]~10_combout )))

	.dataa(\bee0_data|y_out[4]~8_combout ),
	.datab(\bee0_data|y_out[2]~4_combout ),
	.datac(\bee0_data|y_out[6]~12_combout ),
	.datad(\bee0_data|y_out[5]~10_combout ),
	.cin(gnd),
	.combout(\bee0_boing|dir_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|dir_out[1]~0 .lut_mask = 16'h8001;
defparam \bee0_boing|dir_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N8
cycloneive_lcell_comb \bee0_boing|dir_out[1]~1 (
// Equation(s):
// \bee0_boing|dir_out[1]~1_combout  = (!\bee0_data|y_out[3]~6_combout  & (!\bee0_data|y_out[1]~2_combout  & (!\bee0_data|y_out[0]~0_combout  & \bee0_boing|dir_out[1]~0_combout )))

	.dataa(\bee0_data|y_out[3]~6_combout ),
	.datab(\bee0_data|y_out[1]~2_combout ),
	.datac(\bee0_data|y_out[0]~0_combout ),
	.datad(\bee0_boing|dir_out[1]~0_combout ),
	.cin(gnd),
	.combout(\bee0_boing|dir_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|dir_out[1]~1 .lut_mask = 16'h0100;
defparam \bee0_boing|dir_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N1
dffeas \bee0_boing|dir_out[2] (
	.clk(\bee0_rd|Equal0~clkctrl_outclk ),
	.d(\bee0_boing|dir_out[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_boing|dir_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_boing|dir_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_boing|dir_out[2] .is_wysiwyg = "true";
defparam \bee0_boing|dir_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N4
cycloneive_lcell_comb \bee0_data|Add2~0 (
// Equation(s):
// \bee0_data|Add2~0_combout  = (\bee0_data|y_val [0] & (\bee0_boing|dir_out [2] $ (VCC))) # (!\bee0_data|y_val [0] & (\bee0_boing|dir_out [2] & VCC))
// \bee0_data|Add2~1  = CARRY((\bee0_data|y_val [0] & \bee0_boing|dir_out [2]))

	.dataa(\bee0_data|y_val [0]),
	.datab(\bee0_boing|dir_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee0_data|Add2~0_combout ),
	.cout(\bee0_data|Add2~1 ));
// synopsys translate_off
defparam \bee0_data|Add2~0 .lut_mask = 16'h6688;
defparam \bee0_data|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N18
cycloneive_lcell_comb \bee0_data|y_val[0]~7 (
// Equation(s):
// \bee0_data|y_val[0]~7_combout  = (\bee0_boing|dir_out [1] & (\bee0_data|Add2~0_combout  $ (VCC))) # (!\bee0_boing|dir_out [1] & (\bee0_data|Add2~0_combout  & VCC))
// \bee0_data|y_val[0]~8  = CARRY((\bee0_boing|dir_out [1] & \bee0_data|Add2~0_combout ))

	.dataa(\bee0_boing|dir_out [1]),
	.datab(\bee0_data|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee0_data|y_val[0]~7_combout ),
	.cout(\bee0_data|y_val[0]~8 ));
// synopsys translate_off
defparam \bee0_data|y_val[0]~7 .lut_mask = 16'h6688;
defparam \bee0_data|y_val[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N19
dffeas \bee0_data|y_val[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|y_val[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|y_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|y_val[0] .is_wysiwyg = "true";
defparam \bee0_data|y_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N6
cycloneive_lcell_comb \bee0_data|Add2~2 (
// Equation(s):
// \bee0_data|Add2~2_combout  = (\bee0_data|y_val [1] & (!\bee0_data|Add2~1 )) # (!\bee0_data|y_val [1] & ((\bee0_data|Add2~1 ) # (GND)))
// \bee0_data|Add2~3  = CARRY((!\bee0_data|Add2~1 ) # (!\bee0_data|y_val [1]))

	.dataa(gnd),
	.datab(\bee0_data|y_val [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add2~1 ),
	.combout(\bee0_data|Add2~2_combout ),
	.cout(\bee0_data|Add2~3 ));
// synopsys translate_off
defparam \bee0_data|Add2~2 .lut_mask = 16'h3C3F;
defparam \bee0_data|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N20
cycloneive_lcell_comb \bee0_data|y_val[1]~9 (
// Equation(s):
// \bee0_data|y_val[1]~9_combout  = (\bee0_data|Add2~2_combout  & ((\bee0_boing|dir_out [1] & (\bee0_data|y_val[0]~8  & VCC)) # (!\bee0_boing|dir_out [1] & (!\bee0_data|y_val[0]~8 )))) # (!\bee0_data|Add2~2_combout  & ((\bee0_boing|dir_out [1] & 
// (!\bee0_data|y_val[0]~8 )) # (!\bee0_boing|dir_out [1] & ((\bee0_data|y_val[0]~8 ) # (GND)))))
// \bee0_data|y_val[1]~10  = CARRY((\bee0_data|Add2~2_combout  & (!\bee0_boing|dir_out [1] & !\bee0_data|y_val[0]~8 )) # (!\bee0_data|Add2~2_combout  & ((!\bee0_data|y_val[0]~8 ) # (!\bee0_boing|dir_out [1]))))

	.dataa(\bee0_data|Add2~2_combout ),
	.datab(\bee0_boing|dir_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_val[0]~8 ),
	.combout(\bee0_data|y_val[1]~9_combout ),
	.cout(\bee0_data|y_val[1]~10 ));
// synopsys translate_off
defparam \bee0_data|y_val[1]~9 .lut_mask = 16'h9617;
defparam \bee0_data|y_val[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y36_N21
dffeas \bee0_data|y_val[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|y_val[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|y_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|y_val[1] .is_wysiwyg = "true";
defparam \bee0_data|y_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N8
cycloneive_lcell_comb \bee0_data|Add2~4 (
// Equation(s):
// \bee0_data|Add2~4_combout  = (\bee0_data|y_val [2] & (\bee0_data|Add2~3  $ (GND))) # (!\bee0_data|y_val [2] & (!\bee0_data|Add2~3  & VCC))
// \bee0_data|Add2~5  = CARRY((\bee0_data|y_val [2] & !\bee0_data|Add2~3 ))

	.dataa(\bee0_data|y_val [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|Add2~3 ),
	.combout(\bee0_data|Add2~4_combout ),
	.cout(\bee0_data|Add2~5 ));
// synopsys translate_off
defparam \bee0_data|Add2~4 .lut_mask = 16'hA50A;
defparam \bee0_data|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N22
cycloneive_lcell_comb \bee0_data|y_val[2]~11 (
// Equation(s):
// \bee0_data|y_val[2]~11_combout  = ((\bee0_boing|dir_out [1] $ (\bee0_data|Add2~4_combout  $ (!\bee0_data|y_val[1]~10 )))) # (GND)
// \bee0_data|y_val[2]~12  = CARRY((\bee0_boing|dir_out [1] & ((\bee0_data|Add2~4_combout ) # (!\bee0_data|y_val[1]~10 ))) # (!\bee0_boing|dir_out [1] & (\bee0_data|Add2~4_combout  & !\bee0_data|y_val[1]~10 )))

	.dataa(\bee0_boing|dir_out [1]),
	.datab(\bee0_data|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_val[1]~10 ),
	.combout(\bee0_data|y_val[2]~11_combout ),
	.cout(\bee0_data|y_val[2]~12 ));
// synopsys translate_off
defparam \bee0_data|y_val[2]~11 .lut_mask = 16'h698E;
defparam \bee0_data|y_val[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N24
cycloneive_lcell_comb \bee0_data|y_val[3]~13 (
// Equation(s):
// \bee0_data|y_val[3]~13_combout  = (\bee0_data|Add2~6_combout  & ((\bee0_boing|dir_out [1] & (\bee0_data|y_val[2]~12  & VCC)) # (!\bee0_boing|dir_out [1] & (!\bee0_data|y_val[2]~12 )))) # (!\bee0_data|Add2~6_combout  & ((\bee0_boing|dir_out [1] & 
// (!\bee0_data|y_val[2]~12 )) # (!\bee0_boing|dir_out [1] & ((\bee0_data|y_val[2]~12 ) # (GND)))))
// \bee0_data|y_val[3]~14  = CARRY((\bee0_data|Add2~6_combout  & (!\bee0_boing|dir_out [1] & !\bee0_data|y_val[2]~12 )) # (!\bee0_data|Add2~6_combout  & ((!\bee0_data|y_val[2]~12 ) # (!\bee0_boing|dir_out [1]))))

	.dataa(\bee0_data|Add2~6_combout ),
	.datab(\bee0_boing|dir_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee0_data|y_val[2]~12 ),
	.combout(\bee0_data|y_val[3]~13_combout ),
	.cout(\bee0_data|y_val[3]~14 ));
// synopsys translate_off
defparam \bee0_data|y_val[3]~13 .lut_mask = 16'h9617;
defparam \bee0_data|y_val[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y36_N27
dffeas \bee0_data|y_val[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|y_val[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|y_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|y_val[4] .is_wysiwyg = "true";
defparam \bee0_data|y_val[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N29
dffeas \bee0_data|y_val[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|y_val[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|y_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|y_val[5] .is_wysiwyg = "true";
defparam \bee0_data|y_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N28
cycloneive_lcell_comb \bee0_boing|Equal0~0 (
// Equation(s):
// \bee0_boing|Equal0~0_combout  = (\bee0_data|y_out[4]~8_combout  & (!\bee0_data|y_out[1]~2_combout  & (!\bee0_data|y_out[0]~0_combout  & !\bee0_data|y_out[3]~6_combout )))

	.dataa(\bee0_data|y_out[4]~8_combout ),
	.datab(\bee0_data|y_out[1]~2_combout ),
	.datac(\bee0_data|y_out[0]~0_combout ),
	.datad(\bee0_data|y_out[3]~6_combout ),
	.cin(gnd),
	.combout(\bee0_boing|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|Equal0~0 .lut_mask = 16'h0002;
defparam \bee0_boing|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N10
cycloneive_lcell_comb \bee0_boing|Equal0~1 (
// Equation(s):
// \bee0_boing|Equal0~1_combout  = (\bee0_data|y_out[5]~10_combout  & (\bee0_data|y_out[2]~4_combout  & (\bee0_data|y_out[6]~12_combout  & \bee0_boing|Equal0~0_combout )))

	.dataa(\bee0_data|y_out[5]~10_combout ),
	.datab(\bee0_data|y_out[2]~4_combout ),
	.datac(\bee0_data|y_out[6]~12_combout ),
	.datad(\bee0_boing|Equal0~0_combout ),
	.cin(gnd),
	.combout(\bee0_boing|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_boing|Equal0~1 .lut_mask = 16'h8000;
defparam \bee0_boing|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N3
dffeas \bee0_boing|dir_out[1] (
	.clk(\bee0_rd|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bee0_boing|Equal0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bee0_boing|dir_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_boing|dir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_boing|dir_out[1] .is_wysiwyg = "true";
defparam \bee0_boing|dir_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N23
dffeas \bee0_data|y_val[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|y_val[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|y_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|y_val[2] .is_wysiwyg = "true";
defparam \bee0_data|y_val[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N25
dffeas \bee0_data|y_val[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee0_data|y_val[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee0_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|y_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|y_val[3] .is_wysiwyg = "true";
defparam \bee0_data|y_val[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N25
dffeas \bee0_data|writeEn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bee0_data|always1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|writeEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|writeEn .is_wysiwyg = "true";
defparam \bee0_data|writeEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N4
cycloneive_lcell_comb \bee1_rd|Add0~0 (
// Equation(s):
// \bee1_rd|Add0~0_combout  = \bee1_rd|count [0] $ (VCC)
// \bee1_rd|Add0~1  = CARRY(\bee1_rd|count [0])

	.dataa(\bee1_rd|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee1_rd|Add0~0_combout ),
	.cout(\bee1_rd|Add0~1 ));
// synopsys translate_off
defparam \bee1_rd|Add0~0 .lut_mask = 16'h55AA;
defparam \bee1_rd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N6
cycloneive_lcell_comb \bee1_rd|Add0~2 (
// Equation(s):
// \bee1_rd|Add0~2_combout  = (\bee1_rd|count [1] & (\bee1_rd|Add0~1  & VCC)) # (!\bee1_rd|count [1] & (!\bee1_rd|Add0~1 ))
// \bee1_rd|Add0~3  = CARRY((!\bee1_rd|count [1] & !\bee1_rd|Add0~1 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~1 ),
	.combout(\bee1_rd|Add0~2_combout ),
	.cout(\bee1_rd|Add0~3 ));
// synopsys translate_off
defparam \bee1_rd|Add0~2 .lut_mask = 16'hC303;
defparam \bee1_rd|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneive_lcell_comb \bee1_rd|count~17 (
// Equation(s):
// \bee1_rd|count~17_combout  = (\bee1_rd|Add0~2_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~3_combout )) # (!\bee1_rd|Equal1~8_combout )))

	.dataa(\bee1_rd|Add0~2_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~3_combout ),
	.datad(\bee1_rd|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~17_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~17 .lut_mask = 16'h2AAA;
defparam \bee1_rd|count~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N29
dffeas \bee1_rd|count[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[1] .is_wysiwyg = "true";
defparam \bee1_rd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N8
cycloneive_lcell_comb \bee1_rd|Add0~4 (
// Equation(s):
// \bee1_rd|Add0~4_combout  = (\bee1_rd|count [2] & ((GND) # (!\bee1_rd|Add0~3 ))) # (!\bee1_rd|count [2] & (\bee1_rd|Add0~3  $ (GND)))
// \bee1_rd|Add0~5  = CARRY((\bee1_rd|count [2]) # (!\bee1_rd|Add0~3 ))

	.dataa(\bee1_rd|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~3 ),
	.combout(\bee1_rd|Add0~4_combout ),
	.cout(\bee1_rd|Add0~5 ));
// synopsys translate_off
defparam \bee1_rd|Add0~4 .lut_mask = 16'h5AAF;
defparam \bee1_rd|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N20
cycloneive_lcell_comb \bee1_rd|count~24 (
// Equation(s):
// \bee1_rd|count~24_combout  = (\bee1_rd|Add0~4_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Add0~4_combout ),
	.datac(\bee1_rd|Equal1~8_combout ),
	.datad(\bee1_rd|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~24_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~24 .lut_mask = 16'h4CCC;
defparam \bee1_rd|count~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N5
dffeas \bee1_rd|count[2] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee1_rd|count~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[2] .is_wysiwyg = "true";
defparam \bee1_rd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N10
cycloneive_lcell_comb \bee1_rd|Add0~6 (
// Equation(s):
// \bee1_rd|Add0~6_combout  = (\bee1_rd|count [3] & (\bee1_rd|Add0~5  & VCC)) # (!\bee1_rd|count [3] & (!\bee1_rd|Add0~5 ))
// \bee1_rd|Add0~7  = CARRY((!\bee1_rd|count [3] & !\bee1_rd|Add0~5 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~5 ),
	.combout(\bee1_rd|Add0~6_combout ),
	.cout(\bee1_rd|Add0~7 ));
// synopsys translate_off
defparam \bee1_rd|Add0~6 .lut_mask = 16'hC303;
defparam \bee1_rd|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N12
cycloneive_lcell_comb \bee1_rd|Add0~8 (
// Equation(s):
// \bee1_rd|Add0~8_combout  = (\bee1_rd|count [4] & ((GND) # (!\bee1_rd|Add0~7 ))) # (!\bee1_rd|count [4] & (\bee1_rd|Add0~7  $ (GND)))
// \bee1_rd|Add0~9  = CARRY((\bee1_rd|count [4]) # (!\bee1_rd|Add0~7 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~7 ),
	.combout(\bee1_rd|Add0~8_combout ),
	.cout(\bee1_rd|Add0~9 ));
// synopsys translate_off
defparam \bee1_rd|Add0~8 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N14
cycloneive_lcell_comb \bee1_rd|count~22 (
// Equation(s):
// \bee1_rd|count~22_combout  = (\bee1_rd|Add0~8_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Add0~8_combout ),
	.datac(\bee1_rd|Equal1~8_combout ),
	.datad(\bee1_rd|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~22_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~22 .lut_mask = 16'h4CCC;
defparam \bee1_rd|count~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N3
dffeas \bee1_rd|count[4] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee1_rd|count~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[4] .is_wysiwyg = "true";
defparam \bee1_rd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N14
cycloneive_lcell_comb \bee1_rd|Add0~10 (
// Equation(s):
// \bee1_rd|Add0~10_combout  = (\bee1_rd|count [5] & (\bee1_rd|Add0~9  & VCC)) # (!\bee1_rd|count [5] & (!\bee1_rd|Add0~9 ))
// \bee1_rd|Add0~11  = CARRY((!\bee1_rd|count [5] & !\bee1_rd|Add0~9 ))

	.dataa(\bee1_rd|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~9 ),
	.combout(\bee1_rd|Add0~10_combout ),
	.cout(\bee1_rd|Add0~11 ));
// synopsys translate_off
defparam \bee1_rd|Add0~10 .lut_mask = 16'hA505;
defparam \bee1_rd|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y33_N15
dffeas \bee1_rd|count[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[5] .is_wysiwyg = "true";
defparam \bee1_rd|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N16
cycloneive_lcell_comb \bee1_rd|Add0~12 (
// Equation(s):
// \bee1_rd|Add0~12_combout  = (\bee1_rd|count [6] & ((GND) # (!\bee1_rd|Add0~11 ))) # (!\bee1_rd|count [6] & (\bee1_rd|Add0~11  $ (GND)))
// \bee1_rd|Add0~13  = CARRY((\bee1_rd|count [6]) # (!\bee1_rd|Add0~11 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~11 ),
	.combout(\bee1_rd|Add0~12_combout ),
	.cout(\bee1_rd|Add0~13 ));
// synopsys translate_off
defparam \bee1_rd|Add0~12 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N4
cycloneive_lcell_comb \bee1_rd|count~20 (
// Equation(s):
// \bee1_rd|count~20_combout  = (\bee1_rd|Add0~12_combout  & (((!\bee1_rd|Equal1~3_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~4_combout )))

	.dataa(\bee1_rd|Equal1~4_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~3_combout ),
	.datad(\bee1_rd|Add0~12_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~20_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~20 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N29
dffeas \bee1_rd|count[6] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee1_rd|count~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[6] .is_wysiwyg = "true";
defparam \bee1_rd|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N18
cycloneive_lcell_comb \bee1_rd|Add0~14 (
// Equation(s):
// \bee1_rd|Add0~14_combout  = (\bee1_rd|count [7] & (\bee1_rd|Add0~13  & VCC)) # (!\bee1_rd|count [7] & (!\bee1_rd|Add0~13 ))
// \bee1_rd|Add0~15  = CARRY((!\bee1_rd|count [7] & !\bee1_rd|Add0~13 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~13 ),
	.combout(\bee1_rd|Add0~14_combout ),
	.cout(\bee1_rd|Add0~15 ));
// synopsys translate_off
defparam \bee1_rd|Add0~14 .lut_mask = 16'hC303;
defparam \bee1_rd|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N6
cycloneive_lcell_comb \bee1_rd|count~19 (
// Equation(s):
// \bee1_rd|count~19_combout  = (\bee1_rd|Add0~14_combout  & (((!\bee1_rd|Equal1~3_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~4_combout )))

	.dataa(\bee1_rd|Equal1~4_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~3_combout ),
	.datad(\bee1_rd|Add0~14_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~19_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~19 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N1
dffeas \bee1_rd|count[7] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee1_rd|count~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[7] .is_wysiwyg = "true";
defparam \bee1_rd|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N20
cycloneive_lcell_comb \bee1_rd|Add0~16 (
// Equation(s):
// \bee1_rd|Add0~16_combout  = (\bee1_rd|count [8] & ((GND) # (!\bee1_rd|Add0~15 ))) # (!\bee1_rd|count [8] & (\bee1_rd|Add0~15  $ (GND)))
// \bee1_rd|Add0~17  = CARRY((\bee1_rd|count [8]) # (!\bee1_rd|Add0~15 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~15 ),
	.combout(\bee1_rd|Add0~16_combout ),
	.cout(\bee1_rd|Add0~17 ));
// synopsys translate_off
defparam \bee1_rd|Add0~16 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y33_N21
dffeas \bee1_rd|count[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[8] .is_wysiwyg = "true";
defparam \bee1_rd|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N22
cycloneive_lcell_comb \bee1_rd|Add0~18 (
// Equation(s):
// \bee1_rd|Add0~18_combout  = (\bee1_rd|count [9] & (\bee1_rd|Add0~17  & VCC)) # (!\bee1_rd|count [9] & (!\bee1_rd|Add0~17 ))
// \bee1_rd|Add0~19  = CARRY((!\bee1_rd|count [9] & !\bee1_rd|Add0~17 ))

	.dataa(\bee1_rd|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~17 ),
	.combout(\bee1_rd|Add0~18_combout ),
	.cout(\bee1_rd|Add0~19 ));
// synopsys translate_off
defparam \bee1_rd|Add0~18 .lut_mask = 16'hA505;
defparam \bee1_rd|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N16
cycloneive_lcell_comb \bee1_rd|count~21 (
// Equation(s):
// \bee1_rd|count~21_combout  = (\bee1_rd|Add0~18_combout  & (((!\bee1_rd|Equal1~3_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~4_combout )))

	.dataa(\bee1_rd|Equal1~4_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~3_combout ),
	.datad(\bee1_rd|Add0~18_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~21_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~21 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N21
dffeas \bee1_rd|count[9] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee1_rd|count~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[9] .is_wysiwyg = "true";
defparam \bee1_rd|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N24
cycloneive_lcell_comb \bee1_rd|Add0~20 (
// Equation(s):
// \bee1_rd|Add0~20_combout  = (\bee1_rd|count [10] & ((GND) # (!\bee1_rd|Add0~19 ))) # (!\bee1_rd|count [10] & (\bee1_rd|Add0~19  $ (GND)))
// \bee1_rd|Add0~21  = CARRY((\bee1_rd|count [10]) # (!\bee1_rd|Add0~19 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~19 ),
	.combout(\bee1_rd|Add0~20_combout ),
	.cout(\bee1_rd|Add0~21 ));
// synopsys translate_off
defparam \bee1_rd|Add0~20 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N20
cycloneive_lcell_comb \bee1_rd|count~26 (
// Equation(s):
// \bee1_rd|count~26_combout  = (\bee1_rd|Add0~20_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~3_combout )) # (!\bee1_rd|Equal1~8_combout )))

	.dataa(\bee1_rd|Equal1~8_combout ),
	.datab(\bee1_rd|Add0~20_combout ),
	.datac(\bee1_rd|Equal1~3_combout ),
	.datad(\bee1_rd|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~26_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~26 .lut_mask = 16'h4CCC;
defparam \bee1_rd|count~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N11
dffeas \bee1_rd|count[10] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee1_rd|count~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[10] .is_wysiwyg = "true";
defparam \bee1_rd|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N26
cycloneive_lcell_comb \bee1_rd|Add0~22 (
// Equation(s):
// \bee1_rd|Add0~22_combout  = (\bee1_rd|count [11] & (\bee1_rd|Add0~21  & VCC)) # (!\bee1_rd|count [11] & (!\bee1_rd|Add0~21 ))
// \bee1_rd|Add0~23  = CARRY((!\bee1_rd|count [11] & !\bee1_rd|Add0~21 ))

	.dataa(\bee1_rd|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~21 ),
	.combout(\bee1_rd|Add0~22_combout ),
	.cout(\bee1_rd|Add0~23 ));
// synopsys translate_off
defparam \bee1_rd|Add0~22 .lut_mask = 16'hA505;
defparam \bee1_rd|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N0
cycloneive_lcell_comb \bee1_rd|count~25 (
// Equation(s):
// \bee1_rd|count~25_combout  = (\bee1_rd|Add0~22_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Add0~22_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~25_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~25 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N1
dffeas \bee1_rd|count[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[11] .is_wysiwyg = "true";
defparam \bee1_rd|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N28
cycloneive_lcell_comb \bee1_rd|Add0~24 (
// Equation(s):
// \bee1_rd|Add0~24_combout  = (\bee1_rd|count [12] & ((GND) # (!\bee1_rd|Add0~23 ))) # (!\bee1_rd|count [12] & (\bee1_rd|Add0~23  $ (GND)))
// \bee1_rd|Add0~25  = CARRY((\bee1_rd|count [12]) # (!\bee1_rd|Add0~23 ))

	.dataa(\bee1_rd|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~23 ),
	.combout(\bee1_rd|Add0~24_combout ),
	.cout(\bee1_rd|Add0~25 ));
// synopsys translate_off
defparam \bee1_rd|Add0~24 .lut_mask = 16'h5AAF;
defparam \bee1_rd|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N30
cycloneive_lcell_comb \bee1_rd|count~27 (
// Equation(s):
// \bee1_rd|count~27_combout  = (\bee1_rd|Add0~24_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Add0~24_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~27_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~27 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N31
dffeas \bee1_rd|count[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[12] .is_wysiwyg = "true";
defparam \bee1_rd|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N30
cycloneive_lcell_comb \bee1_rd|Add0~26 (
// Equation(s):
// \bee1_rd|Add0~26_combout  = (\bee1_rd|count [13] & (\bee1_rd|Add0~25  & VCC)) # (!\bee1_rd|count [13] & (!\bee1_rd|Add0~25 ))
// \bee1_rd|Add0~27  = CARRY((!\bee1_rd|count [13] & !\bee1_rd|Add0~25 ))

	.dataa(\bee1_rd|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~25 ),
	.combout(\bee1_rd|Add0~26_combout ),
	.cout(\bee1_rd|Add0~27 ));
// synopsys translate_off
defparam \bee1_rd|Add0~26 .lut_mask = 16'hA505;
defparam \bee1_rd|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y33_N31
dffeas \bee1_rd|count[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[13] .is_wysiwyg = "true";
defparam \bee1_rd|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N0
cycloneive_lcell_comb \bee1_rd|Add0~28 (
// Equation(s):
// \bee1_rd|Add0~28_combout  = (\bee1_rd|count [14] & ((GND) # (!\bee1_rd|Add0~27 ))) # (!\bee1_rd|count [14] & (\bee1_rd|Add0~27  $ (GND)))
// \bee1_rd|Add0~29  = CARRY((\bee1_rd|count [14]) # (!\bee1_rd|Add0~27 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~27 ),
	.combout(\bee1_rd|Add0~28_combout ),
	.cout(\bee1_rd|Add0~29 ));
// synopsys translate_off
defparam \bee1_rd|Add0~28 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N2
cycloneive_lcell_comb \bee1_rd|count~28 (
// Equation(s):
// \bee1_rd|count~28_combout  = (\bee1_rd|Add0~28_combout  & (((!\bee1_rd|Equal1~3_combout ) # (!\bee1_rd|Equal1~4_combout )) # (!\bee1_rd|Equal1~8_combout )))

	.dataa(\bee1_rd|Add0~28_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Equal1~3_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~28_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~28 .lut_mask = 16'h2AAA;
defparam \bee1_rd|count~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N3
dffeas \bee1_rd|count[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[14] .is_wysiwyg = "true";
defparam \bee1_rd|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N2
cycloneive_lcell_comb \bee1_rd|Add0~30 (
// Equation(s):
// \bee1_rd|Add0~30_combout  = (\bee1_rd|count [15] & (\bee1_rd|Add0~29  & VCC)) # (!\bee1_rd|count [15] & (!\bee1_rd|Add0~29 ))
// \bee1_rd|Add0~31  = CARRY((!\bee1_rd|count [15] & !\bee1_rd|Add0~29 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~29 ),
	.combout(\bee1_rd|Add0~30_combout ),
	.cout(\bee1_rd|Add0~31 ));
// synopsys translate_off
defparam \bee1_rd|Add0~30 .lut_mask = 16'hC303;
defparam \bee1_rd|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y32_N3
dffeas \bee1_rd|count[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[15] .is_wysiwyg = "true";
defparam \bee1_rd|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N4
cycloneive_lcell_comb \bee1_rd|Add0~32 (
// Equation(s):
// \bee1_rd|Add0~32_combout  = (\bee1_rd|count [16] & ((GND) # (!\bee1_rd|Add0~31 ))) # (!\bee1_rd|count [16] & (\bee1_rd|Add0~31  $ (GND)))
// \bee1_rd|Add0~33  = CARRY((\bee1_rd|count [16]) # (!\bee1_rd|Add0~31 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~31 ),
	.combout(\bee1_rd|Add0~32_combout ),
	.cout(\bee1_rd|Add0~33 ));
// synopsys translate_off
defparam \bee1_rd|Add0~32 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y32_N5
dffeas \bee1_rd|count[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[16] .is_wysiwyg = "true";
defparam \bee1_rd|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N6
cycloneive_lcell_comb \bee1_rd|Equal1~4 (
// Equation(s):
// \bee1_rd|Equal1~4_combout  = (!\bee1_rd|count [15] & (!\bee1_rd|count [13] & (!\bee1_rd|count [16] & !\bee1_rd|count [14])))

	.dataa(\bee1_rd|count [15]),
	.datab(\bee1_rd|count [13]),
	.datac(\bee1_rd|count [16]),
	.datad(\bee1_rd|count [14]),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~4 .lut_mask = 16'h0001;
defparam \bee1_rd|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N6
cycloneive_lcell_comb \bee1_rd|Add0~34 (
// Equation(s):
// \bee1_rd|Add0~34_combout  = (\bee1_rd|count [17] & (\bee1_rd|Add0~33  & VCC)) # (!\bee1_rd|count [17] & (!\bee1_rd|Add0~33 ))
// \bee1_rd|Add0~35  = CARRY((!\bee1_rd|count [17] & !\bee1_rd|Add0~33 ))

	.dataa(\bee1_rd|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~33 ),
	.combout(\bee1_rd|Add0~34_combout ),
	.cout(\bee1_rd|Add0~35 ));
// synopsys translate_off
defparam \bee1_rd|Add0~34 .lut_mask = 16'hA505;
defparam \bee1_rd|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y32_N7
dffeas \bee1_rd|count[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[17] .is_wysiwyg = "true";
defparam \bee1_rd|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cycloneive_lcell_comb \bee1_rd|Add0~36 (
// Equation(s):
// \bee1_rd|Add0~36_combout  = (\bee1_rd|count [18] & ((GND) # (!\bee1_rd|Add0~35 ))) # (!\bee1_rd|count [18] & (\bee1_rd|Add0~35  $ (GND)))
// \bee1_rd|Add0~37  = CARRY((\bee1_rd|count [18]) # (!\bee1_rd|Add0~35 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~35 ),
	.combout(\bee1_rd|Add0~36_combout ),
	.cout(\bee1_rd|Add0~37 ));
// synopsys translate_off
defparam \bee1_rd|Add0~36 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y32_N9
dffeas \bee1_rd|count[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[18] .is_wysiwyg = "true";
defparam \bee1_rd|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N10
cycloneive_lcell_comb \bee1_rd|Add0~38 (
// Equation(s):
// \bee1_rd|Add0~38_combout  = (\bee1_rd|count [19] & (\bee1_rd|Add0~37  & VCC)) # (!\bee1_rd|count [19] & (!\bee1_rd|Add0~37 ))
// \bee1_rd|Add0~39  = CARRY((!\bee1_rd|count [19] & !\bee1_rd|Add0~37 ))

	.dataa(\bee1_rd|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~37 ),
	.combout(\bee1_rd|Add0~38_combout ),
	.cout(\bee1_rd|Add0~39 ));
// synopsys translate_off
defparam \bee1_rd|Add0~38 .lut_mask = 16'hA505;
defparam \bee1_rd|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N30
cycloneive_lcell_comb \bee1_rd|count~16 (
// Equation(s):
// \bee1_rd|count~16_combout  = (\bee1_rd|Add0~38_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~3_combout )) # (!\bee1_rd|Equal1~8_combout )))

	.dataa(\bee1_rd|Equal1~8_combout ),
	.datab(\bee1_rd|Equal1~3_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Add0~38_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~16_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~16 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N31
dffeas \bee1_rd|count[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[19] .is_wysiwyg = "true";
defparam \bee1_rd|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N12
cycloneive_lcell_comb \bee1_rd|Add0~40 (
// Equation(s):
// \bee1_rd|Add0~40_combout  = (\bee1_rd|count [20] & ((GND) # (!\bee1_rd|Add0~39 ))) # (!\bee1_rd|count [20] & (\bee1_rd|Add0~39  $ (GND)))
// \bee1_rd|Add0~41  = CARRY((\bee1_rd|count [20]) # (!\bee1_rd|Add0~39 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~39 ),
	.combout(\bee1_rd|Add0~40_combout ),
	.cout(\bee1_rd|Add0~41 ));
// synopsys translate_off
defparam \bee1_rd|Add0~40 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N18
cycloneive_lcell_comb \bee1_rd|count~36 (
// Equation(s):
// \bee1_rd|count~36_combout  = (\bee1_rd|Add0~40_combout  & (((!\bee1_rd|Equal1~8_combout ) # (!\bee1_rd|Equal1~4_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Add0~40_combout ),
	.datab(\bee1_rd|Equal1~3_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Equal1~8_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~36_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~36 .lut_mask = 16'h2AAA;
defparam \bee1_rd|count~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \bee1_rd|count[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[20] .is_wysiwyg = "true";
defparam \bee1_rd|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N14
cycloneive_lcell_comb \bee1_rd|Add0~42 (
// Equation(s):
// \bee1_rd|Add0~42_combout  = (\bee1_rd|count [21] & (\bee1_rd|Add0~41  & VCC)) # (!\bee1_rd|count [21] & (!\bee1_rd|Add0~41 ))
// \bee1_rd|Add0~43  = CARRY((!\bee1_rd|count [21] & !\bee1_rd|Add0~41 ))

	.dataa(\bee1_rd|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~41 ),
	.combout(\bee1_rd|Add0~42_combout ),
	.cout(\bee1_rd|Add0~43 ));
// synopsys translate_off
defparam \bee1_rd|Add0~42 .lut_mask = 16'hA505;
defparam \bee1_rd|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N16
cycloneive_lcell_comb \bee1_rd|count~35 (
// Equation(s):
// \bee1_rd|count~35_combout  = (\bee1_rd|Add0~42_combout  & (((!\bee1_rd|Equal1~8_combout ) # (!\bee1_rd|Equal1~4_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Add0~42_combout ),
	.datab(\bee1_rd|Equal1~3_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Equal1~8_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~35_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~35 .lut_mask = 16'h2AAA;
defparam \bee1_rd|count~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \bee1_rd|count[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[21] .is_wysiwyg = "true";
defparam \bee1_rd|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N16
cycloneive_lcell_comb \bee1_rd|Add0~44 (
// Equation(s):
// \bee1_rd|Add0~44_combout  = (\bee1_rd|count [22] & ((GND) # (!\bee1_rd|Add0~43 ))) # (!\bee1_rd|count [22] & (\bee1_rd|Add0~43  $ (GND)))
// \bee1_rd|Add0~45  = CARRY((\bee1_rd|count [22]) # (!\bee1_rd|Add0~43 ))

	.dataa(\bee1_rd|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~43 ),
	.combout(\bee1_rd|Add0~44_combout ),
	.cout(\bee1_rd|Add0~45 ));
// synopsys translate_off
defparam \bee1_rd|Add0~44 .lut_mask = 16'h5AAF;
defparam \bee1_rd|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cycloneive_lcell_comb \bee1_rd|count~34 (
// Equation(s):
// \bee1_rd|count~34_combout  = (\bee1_rd|Add0~44_combout  & (((!\bee1_rd|Equal1~8_combout ) # (!\bee1_rd|Equal1~4_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Add0~44_combout ),
	.datab(\bee1_rd|Equal1~3_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Equal1~8_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~34_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~34 .lut_mask = 16'h2AAA;
defparam \bee1_rd|count~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \bee1_rd|count[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[22] .is_wysiwyg = "true";
defparam \bee1_rd|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N18
cycloneive_lcell_comb \bee1_rd|Add0~46 (
// Equation(s):
// \bee1_rd|Add0~46_combout  = (\bee1_rd|count [23] & (\bee1_rd|Add0~45  & VCC)) # (!\bee1_rd|count [23] & (!\bee1_rd|Add0~45 ))
// \bee1_rd|Add0~47  = CARRY((!\bee1_rd|count [23] & !\bee1_rd|Add0~45 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~45 ),
	.combout(\bee1_rd|Add0~46_combout ),
	.cout(\bee1_rd|Add0~47 ));
// synopsys translate_off
defparam \bee1_rd|Add0~46 .lut_mask = 16'hC303;
defparam \bee1_rd|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N14
cycloneive_lcell_comb \bee1_rd|count~33 (
// Equation(s):
// \bee1_rd|count~33_combout  = (\bee1_rd|Add0~46_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Add0~46_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~33_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~33 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N15
dffeas \bee1_rd|count[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[23] .is_wysiwyg = "true";
defparam \bee1_rd|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N22
cycloneive_lcell_comb \bee1_rd|Equal1~1 (
// Equation(s):
// \bee1_rd|Equal1~1_combout  = (!\bee1_rd|count [22] & (!\bee1_rd|count [21] & (!\bee1_rd|count [23] & !\bee1_rd|count [20])))

	.dataa(\bee1_rd|count [22]),
	.datab(\bee1_rd|count [21]),
	.datac(\bee1_rd|count [23]),
	.datad(\bee1_rd|count [20]),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~1 .lut_mask = 16'h0001;
defparam \bee1_rd|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N20
cycloneive_lcell_comb \bee1_rd|Add0~48 (
// Equation(s):
// \bee1_rd|Add0~48_combout  = (\bee1_rd|count [24] & ((GND) # (!\bee1_rd|Add0~47 ))) # (!\bee1_rd|count [24] & (\bee1_rd|Add0~47  $ (GND)))
// \bee1_rd|Add0~49  = CARRY((\bee1_rd|count [24]) # (!\bee1_rd|Add0~47 ))

	.dataa(\bee1_rd|count [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~47 ),
	.combout(\bee1_rd|Add0~48_combout ),
	.cout(\bee1_rd|Add0~49 ));
// synopsys translate_off
defparam \bee1_rd|Add0~48 .lut_mask = 16'h5AAF;
defparam \bee1_rd|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N24
cycloneive_lcell_comb \bee1_rd|count~32 (
// Equation(s):
// \bee1_rd|count~32_combout  = (\bee1_rd|Add0~48_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Add0~48_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~32_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~32 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N25
dffeas \bee1_rd|count[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[24] .is_wysiwyg = "true";
defparam \bee1_rd|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N22
cycloneive_lcell_comb \bee1_rd|Add0~50 (
// Equation(s):
// \bee1_rd|Add0~50_combout  = (\bee1_rd|count [25] & (\bee1_rd|Add0~49  & VCC)) # (!\bee1_rd|count [25] & (!\bee1_rd|Add0~49 ))
// \bee1_rd|Add0~51  = CARRY((!\bee1_rd|count [25] & !\bee1_rd|Add0~49 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~49 ),
	.combout(\bee1_rd|Add0~50_combout ),
	.cout(\bee1_rd|Add0~51 ));
// synopsys translate_off
defparam \bee1_rd|Add0~50 .lut_mask = 16'hC303;
defparam \bee1_rd|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N26
cycloneive_lcell_comb \bee1_rd|count~31 (
// Equation(s):
// \bee1_rd|count~31_combout  = (\bee1_rd|Add0~50_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Add0~50_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~31_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~31 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \bee1_rd|count[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[25] .is_wysiwyg = "true";
defparam \bee1_rd|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N24
cycloneive_lcell_comb \bee1_rd|Add0~52 (
// Equation(s):
// \bee1_rd|Add0~52_combout  = (\bee1_rd|count [26] & ((GND) # (!\bee1_rd|Add0~51 ))) # (!\bee1_rd|count [26] & (\bee1_rd|Add0~51  $ (GND)))
// \bee1_rd|Add0~53  = CARRY((\bee1_rd|count [26]) # (!\bee1_rd|Add0~51 ))

	.dataa(gnd),
	.datab(\bee1_rd|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_rd|Add0~51 ),
	.combout(\bee1_rd|Add0~52_combout ),
	.cout(\bee1_rd|Add0~53 ));
// synopsys translate_off
defparam \bee1_rd|Add0~52 .lut_mask = 16'h3CCF;
defparam \bee1_rd|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N10
cycloneive_lcell_comb \bee1_rd|count~30 (
// Equation(s):
// \bee1_rd|count~30_combout  = (\bee1_rd|Add0~52_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Add0~52_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~30_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~30 .lut_mask = 16'h7F00;
defparam \bee1_rd|count~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \bee1_rd|count[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[26] .is_wysiwyg = "true";
defparam \bee1_rd|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N26
cycloneive_lcell_comb \bee1_rd|Add0~54 (
// Equation(s):
// \bee1_rd|Add0~54_combout  = \bee1_rd|Add0~53  $ (!\bee1_rd|count [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_rd|count [27]),
	.cin(\bee1_rd|Add0~53 ),
	.combout(\bee1_rd|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Add0~54 .lut_mask = 16'hF00F;
defparam \bee1_rd|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N28
cycloneive_lcell_comb \bee1_rd|count~29 (
// Equation(s):
// \bee1_rd|count~29_combout  = (\bee1_rd|Add0~54_combout  & (((!\bee1_rd|Equal1~8_combout ) # (!\bee1_rd|Equal1~4_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Add0~54_combout ),
	.datab(\bee1_rd|Equal1~3_combout ),
	.datac(\bee1_rd|Equal1~4_combout ),
	.datad(\bee1_rd|Equal1~8_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~29_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~29 .lut_mask = 16'h2AAA;
defparam \bee1_rd|count~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \bee1_rd|count[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[27] .is_wysiwyg = "true";
defparam \bee1_rd|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N4
cycloneive_lcell_comb \bee1_rd|Equal1~0 (
// Equation(s):
// \bee1_rd|Equal1~0_combout  = (!\bee1_rd|count [26] & (!\bee1_rd|count [24] & (!\bee1_rd|count [25] & !\bee1_rd|count [27])))

	.dataa(\bee1_rd|count [26]),
	.datab(\bee1_rd|count [24]),
	.datac(\bee1_rd|count [25]),
	.datad(\bee1_rd|count [27]),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~0 .lut_mask = 16'h0001;
defparam \bee1_rd|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N28
cycloneive_lcell_comb \bee1_rd|Equal1~2 (
// Equation(s):
// \bee1_rd|Equal1~2_combout  = (!\bee1_rd|count [18] & (!\bee1_rd|count [19] & !\bee1_rd|count [17]))

	.dataa(gnd),
	.datab(\bee1_rd|count [18]),
	.datac(\bee1_rd|count [19]),
	.datad(\bee1_rd|count [17]),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~2 .lut_mask = 16'h0003;
defparam \bee1_rd|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N0
cycloneive_lcell_comb \bee1_rd|Equal1~3 (
// Equation(s):
// \bee1_rd|Equal1~3_combout  = (\bee1_rd|Equal1~1_combout  & (\bee1_rd|Equal1~0_combout  & \bee1_rd|Equal1~2_combout ))

	.dataa(\bee1_rd|Equal1~1_combout ),
	.datab(gnd),
	.datac(\bee1_rd|Equal1~0_combout ),
	.datad(\bee1_rd|Equal1~2_combout ),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~3 .lut_mask = 16'hA000;
defparam \bee1_rd|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N12
cycloneive_lcell_comb \bee1_rd|count~23 (
// Equation(s):
// \bee1_rd|count~23_combout  = (\bee1_rd|Add0~6_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~8_combout )) # (!\bee1_rd|Equal1~3_combout )))

	.dataa(\bee1_rd|Equal1~3_combout ),
	.datab(\bee1_rd|Add0~6_combout ),
	.datac(\bee1_rd|Equal1~8_combout ),
	.datad(\bee1_rd|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~23_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~23 .lut_mask = 16'h4CCC;
defparam \bee1_rd|count~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N19
dffeas \bee1_rd|count[3] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee1_rd|count~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[3] .is_wysiwyg = "true";
defparam \bee1_rd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N30
cycloneive_lcell_comb \bee1_rd|Equal1~7 (
// Equation(s):
// \bee1_rd|Equal1~7_combout  = (!\bee1_rd|count [3] & (!\bee1_rd|count [1] & (!\bee1_rd|count [2] & !\bee1_rd|count [4])))

	.dataa(\bee1_rd|count [3]),
	.datab(\bee1_rd|count [1]),
	.datac(\bee1_rd|count [2]),
	.datad(\bee1_rd|count [4]),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~7 .lut_mask = 16'h0001;
defparam \bee1_rd|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N22
cycloneive_lcell_comb \bee1_rd|Equal1~6 (
// Equation(s):
// \bee1_rd|Equal1~6_combout  = (!\bee1_rd|count [8] & (!\bee1_rd|count [6] & (!\bee1_rd|count [7] & !\bee1_rd|count [5])))

	.dataa(\bee1_rd|count [8]),
	.datab(\bee1_rd|count [6]),
	.datac(\bee1_rd|count [7]),
	.datad(\bee1_rd|count [5]),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~6 .lut_mask = 16'h0001;
defparam \bee1_rd|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N20
cycloneive_lcell_comb \bee1_rd|Equal1~5 (
// Equation(s):
// \bee1_rd|Equal1~5_combout  = (!\bee1_rd|count [12] & (!\bee1_rd|count [10] & (!\bee1_rd|count [9] & !\bee1_rd|count [11])))

	.dataa(\bee1_rd|count [12]),
	.datab(\bee1_rd|count [10]),
	.datac(\bee1_rd|count [9]),
	.datad(\bee1_rd|count [11]),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~5 .lut_mask = 16'h0001;
defparam \bee1_rd|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneive_lcell_comb \bee1_rd|Equal1~8 (
// Equation(s):
// \bee1_rd|Equal1~8_combout  = (\bee1_rd|Equal1~7_combout  & (\bee1_rd|Equal1~6_combout  & (!\bee1_rd|count [0] & \bee1_rd|Equal1~5_combout )))

	.dataa(\bee1_rd|Equal1~7_combout ),
	.datab(\bee1_rd|Equal1~6_combout ),
	.datac(\bee1_rd|count [0]),
	.datad(\bee1_rd|Equal1~5_combout ),
	.cin(gnd),
	.combout(\bee1_rd|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal1~8 .lut_mask = 16'h0800;
defparam \bee1_rd|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N26
cycloneive_lcell_comb \bee1_rd|count~18 (
// Equation(s):
// \bee1_rd|count~18_combout  = (\bee1_rd|Add0~0_combout  & (((!\bee1_rd|Equal1~4_combout ) # (!\bee1_rd|Equal1~3_combout )) # (!\bee1_rd|Equal1~8_combout )))

	.dataa(\bee1_rd|Add0~0_combout ),
	.datab(\bee1_rd|Equal1~8_combout ),
	.datac(\bee1_rd|Equal1~3_combout ),
	.datad(\bee1_rd|Equal1~4_combout ),
	.cin(gnd),
	.combout(\bee1_rd|count~18_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|count~18 .lut_mask = 16'h2AAA;
defparam \bee1_rd|count~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N27
dffeas \bee1_rd|count[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\bee1_rd|count~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_rd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_rd|count[0] .is_wysiwyg = "true";
defparam \bee1_rd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N0
cycloneive_lcell_comb \bee1_rd|Equal0~0 (
// Equation(s):
// \bee1_rd|Equal0~0_combout  = (\SW[1]~input_o  & (\bee1_rd|count [0] & (\SW[2]~input_o  $ (!\bee1_rd|count [1])))) # (!\SW[1]~input_o  & (!\bee1_rd|count [0] & (\SW[2]~input_o  $ (!\bee1_rd|count [1]))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\bee1_rd|count [0]),
	.datad(\bee1_rd|count [1]),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~0 .lut_mask = 16'h8421;
defparam \bee1_rd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N10
cycloneive_lcell_comb \bee1_rd|Equal0~6 (
// Equation(s):
// \bee1_rd|Equal0~6_combout  = (\SW[12]~input_o  & (\bee1_rd|count [11] & (\SW[11]~input_o  $ (!\bee1_rd|count [10])))) # (!\SW[12]~input_o  & (!\bee1_rd|count [11] & (\SW[11]~input_o  $ (!\bee1_rd|count [10]))))

	.dataa(\SW[12]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\bee1_rd|count [10]),
	.datad(\bee1_rd|count [11]),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~6 .lut_mask = 16'h8241;
defparam \bee1_rd|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N16
cycloneive_lcell_comb \bee1_rd|Equal0~8 (
// Equation(s):
// \bee1_rd|Equal0~8_combout  = (\SW[15]~input_o  & (\bee1_rd|count [14] & (\bee1_rd|count [15] $ (!\SW[16]~input_o )))) # (!\SW[15]~input_o  & (!\bee1_rd|count [14] & (\bee1_rd|count [15] $ (!\SW[16]~input_o ))))

	.dataa(\SW[15]~input_o ),
	.datab(\bee1_rd|count [15]),
	.datac(\SW[16]~input_o ),
	.datad(\bee1_rd|count [14]),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~8 .lut_mask = 16'h8241;
defparam \bee1_rd|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N18
cycloneive_lcell_comb \bee1_rd|Equal0~9 (
// Equation(s):
// \bee1_rd|Equal0~9_combout  = (\bee1_rd|Equal0~8_combout  & (\SW[17]~input_o  $ (!\bee1_rd|count [16])))

	.dataa(\SW[17]~input_o ),
	.datab(\bee1_rd|count [16]),
	.datac(gnd),
	.datad(\bee1_rd|Equal0~8_combout ),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~9 .lut_mask = 16'h9900;
defparam \bee1_rd|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N14
cycloneive_lcell_comb \bee1_rd|Equal0~7 (
// Equation(s):
// \bee1_rd|Equal0~7_combout  = (\SW[14]~input_o  & (\bee1_rd|count [13] & (\SW[13]~input_o  $ (!\bee1_rd|count [12])))) # (!\SW[14]~input_o  & (!\bee1_rd|count [13] & (\SW[13]~input_o  $ (!\bee1_rd|count [12]))))

	.dataa(\SW[14]~input_o ),
	.datab(\SW[13]~input_o ),
	.datac(\bee1_rd|count [12]),
	.datad(\bee1_rd|count [13]),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~7 .lut_mask = 16'h8241;
defparam \bee1_rd|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N4
cycloneive_lcell_comb \bee1_rd|Equal0~3 (
// Equation(s):
// \bee1_rd|Equal0~3_combout  = (\SW[4]~input_o  & (\bee1_rd|count [3] & (\SW[3]~input_o  $ (!\bee1_rd|count [2])))) # (!\SW[4]~input_o  & (!\bee1_rd|count [3] & (\SW[3]~input_o  $ (!\bee1_rd|count [2]))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\bee1_rd|count [2]),
	.datad(\bee1_rd|count [3]),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~3 .lut_mask = 16'h8241;
defparam \bee1_rd|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N2
cycloneive_lcell_comb \bee1_rd|Equal0~2 (
// Equation(s):
// \bee1_rd|Equal0~2_combout  = (\SW[6]~input_o  & (\bee1_rd|count [5] & (\SW[5]~input_o  $ (!\bee1_rd|count [4])))) # (!\SW[6]~input_o  & (!\bee1_rd|count [5] & (\SW[5]~input_o  $ (!\bee1_rd|count [4]))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\bee1_rd|count [4]),
	.datad(\bee1_rd|count [5]),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~2 .lut_mask = 16'h8241;
defparam \bee1_rd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N26
cycloneive_lcell_comb \bee1_rd|Equal0~4 (
// Equation(s):
// \bee1_rd|Equal0~4_combout  = (\bee1_rd|Equal0~3_combout  & (\bee1_rd|Equal0~2_combout  & (\SW[9]~input_o  $ (!\bee1_rd|count [8]))))

	.dataa(\SW[9]~input_o ),
	.datab(\bee1_rd|count [8]),
	.datac(\bee1_rd|Equal0~3_combout ),
	.datad(\bee1_rd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~4 .lut_mask = 16'h9000;
defparam \bee1_rd|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N0
cycloneive_lcell_comb \bee1_rd|Equal0~1 (
// Equation(s):
// \bee1_rd|Equal0~1_combout  = (\SW[8]~input_o  & (\bee1_rd|count [7] & (\SW[7]~input_o  $ (!\bee1_rd|count [6])))) # (!\SW[8]~input_o  & (!\bee1_rd|count [7] & (\SW[7]~input_o  $ (!\bee1_rd|count [6]))))

	.dataa(\SW[8]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\bee1_rd|count [7]),
	.datad(\bee1_rd|count [6]),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~1 .lut_mask = 16'h8421;
defparam \bee1_rd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N28
cycloneive_lcell_comb \bee1_rd|Equal0~5 (
// Equation(s):
// \bee1_rd|Equal0~5_combout  = (\bee1_rd|Equal0~4_combout  & (\bee1_rd|Equal0~1_combout  & (\bee1_rd|count [9] $ (!\SW[10]~input_o ))))

	.dataa(\bee1_rd|Equal0~4_combout ),
	.datab(\bee1_rd|count [9]),
	.datac(\bee1_rd|Equal0~1_combout ),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~5 .lut_mask = 16'h8020;
defparam \bee1_rd|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N12
cycloneive_lcell_comb \bee1_rd|Equal0~10 (
// Equation(s):
// \bee1_rd|Equal0~10_combout  = (\bee1_rd|Equal0~6_combout  & (\bee1_rd|Equal0~9_combout  & (\bee1_rd|Equal0~7_combout  & \bee1_rd|Equal0~5_combout )))

	.dataa(\bee1_rd|Equal0~6_combout ),
	.datab(\bee1_rd|Equal0~9_combout ),
	.datac(\bee1_rd|Equal0~7_combout ),
	.datad(\bee1_rd|Equal0~5_combout ),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0~10 .lut_mask = 16'h8000;
defparam \bee1_rd|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N8
cycloneive_lcell_comb \bee1_rd|Equal0 (
// Equation(s):
// \bee1_rd|Equal0~combout  = LCELL((\bee1_rd|Equal0~0_combout  & (\bee1_rd|Equal1~3_combout  & \bee1_rd|Equal0~10_combout )))

	.dataa(gnd),
	.datab(\bee1_rd|Equal0~0_combout ),
	.datac(\bee1_rd|Equal1~3_combout ),
	.datad(\bee1_rd|Equal0~10_combout ),
	.cin(gnd),
	.combout(\bee1_rd|Equal0~combout ),
	.cout());
// synopsys translate_off
defparam \bee1_rd|Equal0 .lut_mask = 16'hC000;
defparam \bee1_rd|Equal0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \bee1_rd|Equal0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\bee1_rd|Equal0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\bee1_rd|Equal0~clkctrl_outclk ));
// synopsys translate_off
defparam \bee1_rd|Equal0~clkctrl .clock_type = "global clock";
defparam \bee1_rd|Equal0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N0
cycloneive_lcell_comb \bee1_boing|dir_out[2]~4 (
// Equation(s):
// \bee1_boing|dir_out[2]~4_combout  = !\bee1_boing|Equal0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee1_boing|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee1_boing|dir_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|dir_out[2]~4 .lut_mask = 16'h0F0F;
defparam \bee1_boing|dir_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
cycloneive_lcell_comb \bee1_data|offset[0]~3 (
// Equation(s):
// \bee1_data|offset[0]~3_combout  = \bee1_data|offset [0] $ (((!\bee1_control|current_state.S_WAIT~q  & (!\bee1_data|done~q  & !\bee1_control|current_state.S_UPDATE~q ))))

	.dataa(\bee1_control|current_state.S_WAIT~q ),
	.datab(\bee1_data|done~q ),
	.datac(\bee1_data|offset [0]),
	.datad(\bee1_control|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\bee1_data|offset[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|offset[0]~3 .lut_mask = 16'hF0E1;
defparam \bee1_data|offset[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N7
dffeas \bee1_data|offset[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bee1_data|offset[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|offset[0] .is_wysiwyg = "true";
defparam \bee1_data|offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N8
cycloneive_lcell_comb \bee1_data|x_out[0]~0 (
// Equation(s):
// \bee1_data|x_out[0]~0_combout  = (\bee1_data|x_val [0] & (\bee1_data|offset [0] $ (VCC))) # (!\bee1_data|x_val [0] & (\bee1_data|offset [0] & VCC))
// \bee1_data|x_out[0]~1  = CARRY((\bee1_data|x_val [0] & \bee1_data|offset [0]))

	.dataa(\bee1_data|x_val [0]),
	.datab(\bee1_data|offset [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee1_data|x_out[0]~0_combout ),
	.cout(\bee1_data|x_out[0]~1 ));
// synopsys translate_off
defparam \bee1_data|x_out[0]~0 .lut_mask = 16'h6688;
defparam \bee1_data|x_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
cycloneive_lcell_comb \bee1_data|x_out[1]~2 (
// Equation(s):
// \bee1_data|x_out[1]~2_combout  = (\bee1_data|x_val [1] & ((\bee1_data|offset [1] & (\bee1_data|x_out[0]~1  & VCC)) # (!\bee1_data|offset [1] & (!\bee1_data|x_out[0]~1 )))) # (!\bee1_data|x_val [1] & ((\bee1_data|offset [1] & (!\bee1_data|x_out[0]~1 )) # 
// (!\bee1_data|offset [1] & ((\bee1_data|x_out[0]~1 ) # (GND)))))
// \bee1_data|x_out[1]~3  = CARRY((\bee1_data|x_val [1] & (!\bee1_data|offset [1] & !\bee1_data|x_out[0]~1 )) # (!\bee1_data|x_val [1] & ((!\bee1_data|x_out[0]~1 ) # (!\bee1_data|offset [1]))))

	.dataa(\bee1_data|x_val [1]),
	.datab(\bee1_data|offset [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_out[0]~1 ),
	.combout(\bee1_data|x_out[1]~2_combout ),
	.cout(\bee1_data|x_out[1]~3 ));
// synopsys translate_off
defparam \bee1_data|x_out[1]~2 .lut_mask = 16'h9617;
defparam \bee1_data|x_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
cycloneive_lcell_comb \bee1_data|x_out[2]~4 (
// Equation(s):
// \bee1_data|x_out[2]~4_combout  = (\bee1_data|x_val [2] & (\bee1_data|x_out[1]~3  $ (GND))) # (!\bee1_data|x_val [2] & (!\bee1_data|x_out[1]~3  & VCC))
// \bee1_data|x_out[2]~5  = CARRY((\bee1_data|x_val [2] & !\bee1_data|x_out[1]~3 ))

	.dataa(gnd),
	.datab(\bee1_data|x_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_out[1]~3 ),
	.combout(\bee1_data|x_out[2]~4_combout ),
	.cout(\bee1_data|x_out[2]~5 ));
// synopsys translate_off
defparam \bee1_data|x_out[2]~4 .lut_mask = 16'hC30C;
defparam \bee1_data|x_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N14
cycloneive_lcell_comb \bee1_data|x_out[3]~6 (
// Equation(s):
// \bee1_data|x_out[3]~6_combout  = (\bee1_data|x_val [3] & (!\bee1_data|x_out[2]~5 )) # (!\bee1_data|x_val [3] & ((\bee1_data|x_out[2]~5 ) # (GND)))
// \bee1_data|x_out[3]~7  = CARRY((!\bee1_data|x_out[2]~5 ) # (!\bee1_data|x_val [3]))

	.dataa(\bee1_data|x_val [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_out[2]~5 ),
	.combout(\bee1_data|x_out[3]~6_combout ),
	.cout(\bee1_data|x_out[3]~7 ));
// synopsys translate_off
defparam \bee1_data|x_out[3]~6 .lut_mask = 16'h5A5F;
defparam \bee1_data|x_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
cycloneive_lcell_comb \bee1_data|x_out[4]~8 (
// Equation(s):
// \bee1_data|x_out[4]~8_combout  = (\bee1_data|x_val [4] & (\bee1_data|x_out[3]~7  $ (GND))) # (!\bee1_data|x_val [4] & (!\bee1_data|x_out[3]~7  & VCC))
// \bee1_data|x_out[4]~9  = CARRY((\bee1_data|x_val [4] & !\bee1_data|x_out[3]~7 ))

	.dataa(\bee1_data|x_val [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_out[3]~7 ),
	.combout(\bee1_data|x_out[4]~8_combout ),
	.cout(\bee1_data|x_out[4]~9 ));
// synopsys translate_off
defparam \bee1_data|x_out[4]~8 .lut_mask = 16'hA50A;
defparam \bee1_data|x_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
cycloneive_lcell_comb \bee1_data|x_out[5]~10 (
// Equation(s):
// \bee1_data|x_out[5]~10_combout  = (\bee1_data|x_val [5] & (!\bee1_data|x_out[4]~9 )) # (!\bee1_data|x_val [5] & ((\bee1_data|x_out[4]~9 ) # (GND)))
// \bee1_data|x_out[5]~11  = CARRY((!\bee1_data|x_out[4]~9 ) # (!\bee1_data|x_val [5]))

	.dataa(\bee1_data|x_val [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_out[4]~9 ),
	.combout(\bee1_data|x_out[5]~10_combout ),
	.cout(\bee1_data|x_out[5]~11 ));
// synopsys translate_off
defparam \bee1_data|x_out[5]~10 .lut_mask = 16'h5A5F;
defparam \bee1_data|x_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N4
cycloneive_lcell_comb \bee1_boing|dir_out[3]~2 (
// Equation(s):
// \bee1_boing|dir_out[3]~2_combout  = (\bee1_data|x_out[5]~10_combout  & ((\bee1_data|x_out[6]~12_combout ) # ((!\bee1_data|x_out[2]~4_combout )))) # (!\bee1_data|x_out[5]~10_combout  & (!\bee1_data|x_out[2]~4_combout  & ((\bee1_data|x_out[6]~12_combout ) # 
// (\bee1_data|x_out[1]~2_combout ))))

	.dataa(\bee1_data|x_out[5]~10_combout ),
	.datab(\bee1_data|x_out[6]~12_combout ),
	.datac(\bee1_data|x_out[1]~2_combout ),
	.datad(\bee1_data|x_out[2]~4_combout ),
	.cin(gnd),
	.combout(\bee1_boing|dir_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|dir_out[3]~2 .lut_mask = 16'h88FE;
defparam \bee1_boing|dir_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N30
cycloneive_lcell_comb \bee1_boing|dir_out[3]~3 (
// Equation(s):
// \bee1_boing|dir_out[3]~3_combout  = (\bee1_data|x_out[3]~6_combout  & (\bee1_boing|dir_out[3]~2_combout  & (\bee1_data|x_out[2]~4_combout  & \bee1_data|x_out[4]~8_combout ))) # (!\bee1_data|x_out[3]~6_combout  & (!\bee1_boing|dir_out[3]~2_combout  & 
// (!\bee1_data|x_out[2]~4_combout  & !\bee1_data|x_out[4]~8_combout )))

	.dataa(\bee1_data|x_out[3]~6_combout ),
	.datab(\bee1_boing|dir_out[3]~2_combout ),
	.datac(\bee1_data|x_out[2]~4_combout ),
	.datad(\bee1_data|x_out[4]~8_combout ),
	.cin(gnd),
	.combout(\bee1_boing|dir_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|dir_out[3]~3 .lut_mask = 16'h8001;
defparam \bee1_boing|dir_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N19
dffeas \bee1_boing|dir_out[0] (
	.clk(\bee1_rd|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\bee1_boing|LessThan0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bee1_boing|dir_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_boing|dir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_boing|dir_out[0] .is_wysiwyg = "true";
defparam \bee1_boing|dir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N18
cycloneive_lcell_comb \bee1_data|Add0~0 (
// Equation(s):
// \bee1_data|Add0~0_combout  = (\bee1_data|x_val [0] & (\bee1_boing|dir_out [0] $ (VCC))) # (!\bee1_data|x_val [0] & (\bee1_boing|dir_out [0] & VCC))
// \bee1_data|Add0~1  = CARRY((\bee1_data|x_val [0] & \bee1_boing|dir_out [0]))

	.dataa(\bee1_data|x_val [0]),
	.datab(\bee1_boing|dir_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee1_data|Add0~0_combout ),
	.cout(\bee1_data|Add0~1 ));
// synopsys translate_off
defparam \bee1_data|Add0~0 .lut_mask = 16'h6688;
defparam \bee1_data|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
cycloneive_lcell_comb \bee1_data|x_val[0]~7 (
// Equation(s):
// \bee1_data|x_val[0]~7_combout  = (\bee1_boing|dir_out [3] & (\bee1_data|Add0~0_combout  $ (VCC))) # (!\bee1_boing|dir_out [3] & (\bee1_data|Add0~0_combout  & VCC))
// \bee1_data|x_val[0]~8  = CARRY((\bee1_boing|dir_out [3] & \bee1_data|Add0~0_combout ))

	.dataa(\bee1_boing|dir_out [3]),
	.datab(\bee1_data|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee1_data|x_val[0]~7_combout ),
	.cout(\bee1_data|x_val[0]~8 ));
// synopsys translate_off
defparam \bee1_data|x_val[0]~7 .lut_mask = 16'h6688;
defparam \bee1_data|x_val[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N1
dffeas \bee1_data|x_val[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|x_val[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|x_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|x_val[0] .is_wysiwyg = "true";
defparam \bee1_data|x_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
cycloneive_lcell_comb \bee1_data|Add0~2 (
// Equation(s):
// \bee1_data|Add0~2_combout  = (\bee1_data|x_val [1] & (!\bee1_data|Add0~1 )) # (!\bee1_data|x_val [1] & ((\bee1_data|Add0~1 ) # (GND)))
// \bee1_data|Add0~3  = CARRY((!\bee1_data|Add0~1 ) # (!\bee1_data|x_val [1]))

	.dataa(gnd),
	.datab(\bee1_data|x_val [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add0~1 ),
	.combout(\bee1_data|Add0~2_combout ),
	.cout(\bee1_data|Add0~3 ));
// synopsys translate_off
defparam \bee1_data|Add0~2 .lut_mask = 16'h3C3F;
defparam \bee1_data|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N2
cycloneive_lcell_comb \bee1_data|x_val[1]~9 (
// Equation(s):
// \bee1_data|x_val[1]~9_combout  = (\bee1_boing|dir_out [3] & ((\bee1_data|Add0~2_combout  & (\bee1_data|x_val[0]~8  & VCC)) # (!\bee1_data|Add0~2_combout  & (!\bee1_data|x_val[0]~8 )))) # (!\bee1_boing|dir_out [3] & ((\bee1_data|Add0~2_combout  & 
// (!\bee1_data|x_val[0]~8 )) # (!\bee1_data|Add0~2_combout  & ((\bee1_data|x_val[0]~8 ) # (GND)))))
// \bee1_data|x_val[1]~10  = CARRY((\bee1_boing|dir_out [3] & (!\bee1_data|Add0~2_combout  & !\bee1_data|x_val[0]~8 )) # (!\bee1_boing|dir_out [3] & ((!\bee1_data|x_val[0]~8 ) # (!\bee1_data|Add0~2_combout ))))

	.dataa(\bee1_boing|dir_out [3]),
	.datab(\bee1_data|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_val[0]~8 ),
	.combout(\bee1_data|x_val[1]~9_combout ),
	.cout(\bee1_data|x_val[1]~10 ));
// synopsys translate_off
defparam \bee1_data|x_val[1]~9 .lut_mask = 16'h9617;
defparam \bee1_data|x_val[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N3
dffeas \bee1_data|x_val[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|x_val[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|x_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|x_val[1] .is_wysiwyg = "true";
defparam \bee1_data|x_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
cycloneive_lcell_comb \bee1_data|Add0~4 (
// Equation(s):
// \bee1_data|Add0~4_combout  = (\bee1_data|x_val [2] & (\bee1_data|Add0~3  $ (GND))) # (!\bee1_data|x_val [2] & (!\bee1_data|Add0~3  & VCC))
// \bee1_data|Add0~5  = CARRY((\bee1_data|x_val [2] & !\bee1_data|Add0~3 ))

	.dataa(gnd),
	.datab(\bee1_data|x_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add0~3 ),
	.combout(\bee1_data|Add0~4_combout ),
	.cout(\bee1_data|Add0~5 ));
// synopsys translate_off
defparam \bee1_data|Add0~4 .lut_mask = 16'hC30C;
defparam \bee1_data|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
cycloneive_lcell_comb \bee1_data|x_val[2]~11 (
// Equation(s):
// \bee1_data|x_val[2]~11_combout  = ((\bee1_data|Add0~4_combout  $ (\bee1_boing|dir_out [3] $ (!\bee1_data|x_val[1]~10 )))) # (GND)
// \bee1_data|x_val[2]~12  = CARRY((\bee1_data|Add0~4_combout  & ((\bee1_boing|dir_out [3]) # (!\bee1_data|x_val[1]~10 ))) # (!\bee1_data|Add0~4_combout  & (\bee1_boing|dir_out [3] & !\bee1_data|x_val[1]~10 )))

	.dataa(\bee1_data|Add0~4_combout ),
	.datab(\bee1_boing|dir_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_val[1]~10 ),
	.combout(\bee1_data|x_val[2]~11_combout ),
	.cout(\bee1_data|x_val[2]~12 ));
// synopsys translate_off
defparam \bee1_data|x_val[2]~11 .lut_mask = 16'h698E;
defparam \bee1_data|x_val[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \bee1_data|x_val[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|x_val[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|x_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|x_val[2] .is_wysiwyg = "true";
defparam \bee1_data|x_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
cycloneive_lcell_comb \bee1_data|Add0~6 (
// Equation(s):
// \bee1_data|Add0~6_combout  = (\bee1_data|x_val [3] & (!\bee1_data|Add0~5 )) # (!\bee1_data|x_val [3] & ((\bee1_data|Add0~5 ) # (GND)))
// \bee1_data|Add0~7  = CARRY((!\bee1_data|Add0~5 ) # (!\bee1_data|x_val [3]))

	.dataa(\bee1_data|x_val [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add0~5 ),
	.combout(\bee1_data|Add0~6_combout ),
	.cout(\bee1_data|Add0~7 ));
// synopsys translate_off
defparam \bee1_data|Add0~6 .lut_mask = 16'h5A5F;
defparam \bee1_data|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
cycloneive_lcell_comb \bee1_data|x_val[3]~13 (
// Equation(s):
// \bee1_data|x_val[3]~13_combout  = (\bee1_boing|dir_out [3] & ((\bee1_data|Add0~6_combout  & (\bee1_data|x_val[2]~12  & VCC)) # (!\bee1_data|Add0~6_combout  & (!\bee1_data|x_val[2]~12 )))) # (!\bee1_boing|dir_out [3] & ((\bee1_data|Add0~6_combout  & 
// (!\bee1_data|x_val[2]~12 )) # (!\bee1_data|Add0~6_combout  & ((\bee1_data|x_val[2]~12 ) # (GND)))))
// \bee1_data|x_val[3]~14  = CARRY((\bee1_boing|dir_out [3] & (!\bee1_data|Add0~6_combout  & !\bee1_data|x_val[2]~12 )) # (!\bee1_boing|dir_out [3] & ((!\bee1_data|x_val[2]~12 ) # (!\bee1_data|Add0~6_combout ))))

	.dataa(\bee1_boing|dir_out [3]),
	.datab(\bee1_data|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_val[2]~12 ),
	.combout(\bee1_data|x_val[3]~13_combout ),
	.cout(\bee1_data|x_val[3]~14 ));
// synopsys translate_off
defparam \bee1_data|x_val[3]~13 .lut_mask = 16'h9617;
defparam \bee1_data|x_val[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N7
dffeas \bee1_data|x_val[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|x_val[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|x_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|x_val[3] .is_wysiwyg = "true";
defparam \bee1_data|x_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
cycloneive_lcell_comb \bee1_data|Add0~8 (
// Equation(s):
// \bee1_data|Add0~8_combout  = (\bee1_data|x_val [4] & (\bee1_data|Add0~7  $ (GND))) # (!\bee1_data|x_val [4] & (!\bee1_data|Add0~7  & VCC))
// \bee1_data|Add0~9  = CARRY((\bee1_data|x_val [4] & !\bee1_data|Add0~7 ))

	.dataa(gnd),
	.datab(\bee1_data|x_val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add0~7 ),
	.combout(\bee1_data|Add0~8_combout ),
	.cout(\bee1_data|Add0~9 ));
// synopsys translate_off
defparam \bee1_data|Add0~8 .lut_mask = 16'hC30C;
defparam \bee1_data|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
cycloneive_lcell_comb \bee1_data|x_val[4]~15 (
// Equation(s):
// \bee1_data|x_val[4]~15_combout  = ((\bee1_data|Add0~8_combout  $ (\bee1_boing|dir_out [3] $ (!\bee1_data|x_val[3]~14 )))) # (GND)
// \bee1_data|x_val[4]~16  = CARRY((\bee1_data|Add0~8_combout  & ((\bee1_boing|dir_out [3]) # (!\bee1_data|x_val[3]~14 ))) # (!\bee1_data|Add0~8_combout  & (\bee1_boing|dir_out [3] & !\bee1_data|x_val[3]~14 )))

	.dataa(\bee1_data|Add0~8_combout ),
	.datab(\bee1_boing|dir_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_val[3]~14 ),
	.combout(\bee1_data|x_val[4]~15_combout ),
	.cout(\bee1_data|x_val[4]~16 ));
// synopsys translate_off
defparam \bee1_data|x_val[4]~15 .lut_mask = 16'h698E;
defparam \bee1_data|x_val[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N9
dffeas \bee1_data|x_val[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|x_val[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|x_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|x_val[4] .is_wysiwyg = "true";
defparam \bee1_data|x_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N28
cycloneive_lcell_comb \bee1_data|Add0~10 (
// Equation(s):
// \bee1_data|Add0~10_combout  = (\bee1_data|x_val [5] & (!\bee1_data|Add0~9 )) # (!\bee1_data|x_val [5] & ((\bee1_data|Add0~9 ) # (GND)))
// \bee1_data|Add0~11  = CARRY((!\bee1_data|Add0~9 ) # (!\bee1_data|x_val [5]))

	.dataa(\bee1_data|x_val [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add0~9 ),
	.combout(\bee1_data|Add0~10_combout ),
	.cout(\bee1_data|Add0~11 ));
// synopsys translate_off
defparam \bee1_data|Add0~10 .lut_mask = 16'h5A5F;
defparam \bee1_data|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N10
cycloneive_lcell_comb \bee1_data|x_val[5]~17 (
// Equation(s):
// \bee1_data|x_val[5]~17_combout  = (\bee1_boing|dir_out [3] & ((\bee1_data|Add0~10_combout  & (\bee1_data|x_val[4]~16  & VCC)) # (!\bee1_data|Add0~10_combout  & (!\bee1_data|x_val[4]~16 )))) # (!\bee1_boing|dir_out [3] & ((\bee1_data|Add0~10_combout  & 
// (!\bee1_data|x_val[4]~16 )) # (!\bee1_data|Add0~10_combout  & ((\bee1_data|x_val[4]~16 ) # (GND)))))
// \bee1_data|x_val[5]~18  = CARRY((\bee1_boing|dir_out [3] & (!\bee1_data|Add0~10_combout  & !\bee1_data|x_val[4]~16 )) # (!\bee1_boing|dir_out [3] & ((!\bee1_data|x_val[4]~16 ) # (!\bee1_data|Add0~10_combout ))))

	.dataa(\bee1_boing|dir_out [3]),
	.datab(\bee1_data|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|x_val[4]~16 ),
	.combout(\bee1_data|x_val[5]~17_combout ),
	.cout(\bee1_data|x_val[5]~18 ));
// synopsys translate_off
defparam \bee1_data|x_val[5]~17 .lut_mask = 16'h9617;
defparam \bee1_data|x_val[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N11
dffeas \bee1_data|x_val[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|x_val[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|x_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|x_val[5] .is_wysiwyg = "true";
defparam \bee1_data|x_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
cycloneive_lcell_comb \bee1_data|Add0~12 (
// Equation(s):
// \bee1_data|Add0~12_combout  = \bee1_data|Add0~11  $ (!\bee1_data|x_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_data|x_val [6]),
	.cin(\bee1_data|Add0~11 ),
	.combout(\bee1_data|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|Add0~12 .lut_mask = 16'hF00F;
defparam \bee1_data|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
cycloneive_lcell_comb \bee1_data|x_val[6]~19 (
// Equation(s):
// \bee1_data|x_val[6]~19_combout  = \bee1_data|Add0~12_combout  $ (\bee1_boing|dir_out [3] $ (!\bee1_data|x_val[5]~18 ))

	.dataa(\bee1_data|Add0~12_combout ),
	.datab(\bee1_boing|dir_out [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\bee1_data|x_val[5]~18 ),
	.combout(\bee1_data|x_val[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|x_val[6]~19 .lut_mask = 16'h6969;
defparam \bee1_data|x_val[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y35_N13
dffeas \bee1_data|x_val[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|x_val[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|x_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|x_val[6] .is_wysiwyg = "true";
defparam \bee1_data|x_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N20
cycloneive_lcell_comb \bee1_data|x_out[6]~12 (
// Equation(s):
// \bee1_data|x_out[6]~12_combout  = \bee1_data|x_out[5]~11  $ (!\bee1_data|x_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_data|x_val [6]),
	.cin(\bee1_data|x_out[5]~11 ),
	.combout(\bee1_data|x_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|x_out[6]~12 .lut_mask = 16'hF00F;
defparam \bee1_data|x_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N2
cycloneive_lcell_comb \bee1_boing|LessThan0~0 (
// Equation(s):
// \bee1_boing|LessThan0~0_combout  = (\bee1_data|x_out[2]~4_combout  & (\bee1_data|x_out[3]~6_combout  & (\bee1_data|x_out[4]~8_combout  & \bee1_data|x_out[5]~10_combout )))

	.dataa(\bee1_data|x_out[2]~4_combout ),
	.datab(\bee1_data|x_out[3]~6_combout ),
	.datac(\bee1_data|x_out[4]~8_combout ),
	.datad(\bee1_data|x_out[5]~10_combout ),
	.cin(gnd),
	.combout(\bee1_boing|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|LessThan0~0 .lut_mask = 16'h8000;
defparam \bee1_boing|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N6
cycloneive_lcell_comb \bee1_boing|LessThan0~1 (
// Equation(s):
// \bee1_boing|LessThan0~1_combout  = (!\bee1_boing|LessThan0~0_combout ) # (!\bee1_data|x_out[6]~12_combout )

	.dataa(\bee1_data|x_out[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_boing|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\bee1_boing|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|LessThan0~1 .lut_mask = 16'h55FF;
defparam \bee1_boing|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N14
cycloneive_lcell_comb \bee1_boing|dir_out[3]~5 (
// Equation(s):
// \bee1_boing|dir_out[3]~5_combout  = !\bee1_boing|LessThan0~1_combout 

	.dataa(gnd),
	.datab(\bee1_boing|LessThan0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee1_boing|dir_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|dir_out[3]~5 .lut_mask = 16'h3333;
defparam \bee1_boing|dir_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N15
dffeas \bee1_boing|dir_out[3] (
	.clk(\bee1_rd|Equal0~clkctrl_outclk ),
	.d(\bee1_boing|dir_out[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_boing|dir_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_boing|dir_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_boing|dir_out[3] .is_wysiwyg = "true";
defparam \bee1_boing|dir_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N16
cycloneive_lcell_comb \bee1_control|next_state~1 (
// Equation(s):
// \bee1_control|next_state~1_combout  = (\bee1_boing|dir_out [2]) # ((\bee1_boing|dir_out [3]) # ((\bee1_boing|dir_out [1]) # (\bee1_boing|dir_out [0])))

	.dataa(\bee1_boing|dir_out [2]),
	.datab(\bee1_boing|dir_out [3]),
	.datac(\bee1_boing|dir_out [1]),
	.datad(\bee1_boing|dir_out [0]),
	.cin(gnd),
	.combout(\bee1_control|next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_control|next_state~1 .lut_mask = 16'hFFFE;
defparam \bee1_control|next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N24
cycloneive_lcell_comb \bee1_control|Selector1~0 (
// Equation(s):
// \bee1_control|Selector1~0_combout  = (\bee1_control|current_state.S_UPDATE~q ) # ((\bee1_control|current_state.S_DRAW~q  & !\bee1_data|done~q ))

	.dataa(gnd),
	.datab(\bee1_control|current_state.S_UPDATE~q ),
	.datac(\bee1_control|current_state.S_DRAW~q ),
	.datad(\bee1_data|done~q ),
	.cin(gnd),
	.combout(\bee1_control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_control|Selector1~0 .lut_mask = 16'hCCFC;
defparam \bee1_control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y33_N25
dffeas \bee1_control|current_state.S_DRAW (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_control|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_control|current_state.S_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_control|current_state.S_DRAW .is_wysiwyg = "true";
defparam \bee1_control|current_state.S_DRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N18
cycloneive_lcell_comb \bee1_control|Selector2~0 (
// Equation(s):
// \bee1_control|Selector2~0_combout  = (\bee1_data|done~q  & \bee1_control|current_state.S_DRAW~q )

	.dataa(\bee1_data|done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_control|current_state.S_DRAW~q ),
	.cin(gnd),
	.combout(\bee1_control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_control|Selector2~0 .lut_mask = 16'hAA00;
defparam \bee1_control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N22
cycloneive_lcell_comb \bee1_control|Selector2~1 (
// Equation(s):
// \bee1_control|Selector2~1_combout  = (\bee1_control|Selector2~0_combout ) # ((\bee1_control|current_state.S_WAIT~q  & ((!\bee1_rd|Equal0~combout ) # (!\bee1_control|next_state~1_combout ))))

	.dataa(\bee1_control|next_state~1_combout ),
	.datab(\bee1_control|Selector2~0_combout ),
	.datac(\bee1_control|current_state.S_WAIT~q ),
	.datad(\bee1_rd|Equal0~combout ),
	.cin(gnd),
	.combout(\bee1_control|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_control|Selector2~1 .lut_mask = 16'hDCFC;
defparam \bee1_control|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N23
dffeas \bee1_control|current_state.S_WAIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_control|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_control|current_state.S_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_control|current_state.S_WAIT .is_wysiwyg = "true";
defparam \bee1_control|current_state.S_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N22
cycloneive_lcell_comb \bee1_control|Selector0~0 (
// Equation(s):
// \bee1_control|Selector0~0_combout  = (!\bee1_data|done~q  & !\bee1_control|current_state.S_CLEAR~q )

	.dataa(\bee1_data|done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_control|current_state.S_CLEAR~q ),
	.cin(gnd),
	.combout(\bee1_control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_control|Selector0~0 .lut_mask = 16'h0055;
defparam \bee1_control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N24
cycloneive_lcell_comb \bee1_control|Selector0~1 (
// Equation(s):
// \bee1_control|Selector0~1_combout  = (!\bee1_control|Selector0~0_combout  & (((!\bee1_control|next_state~1_combout ) # (!\bee1_rd|Equal0~combout )) # (!\bee1_control|current_state.S_WAIT~q )))

	.dataa(\bee1_control|current_state.S_WAIT~q ),
	.datab(\bee1_control|Selector0~0_combout ),
	.datac(\bee1_rd|Equal0~combout ),
	.datad(\bee1_control|next_state~1_combout ),
	.cin(gnd),
	.combout(\bee1_control|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_control|Selector0~1 .lut_mask = 16'h1333;
defparam \bee1_control|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N25
dffeas \bee1_control|current_state.S_CLEAR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_control|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_control|current_state.S_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_control|current_state.S_CLEAR .is_wysiwyg = "true";
defparam \bee1_control|current_state.S_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N8
cycloneive_lcell_comb \bee1_control|next_state.S_UPDATE~0 (
// Equation(s):
// \bee1_control|next_state.S_UPDATE~0_combout  = (\bee1_data|done~q  & !\bee1_control|current_state.S_CLEAR~q )

	.dataa(\bee1_data|done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_control|current_state.S_CLEAR~q ),
	.cin(gnd),
	.combout(\bee1_control|next_state.S_UPDATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_control|next_state.S_UPDATE~0 .lut_mask = 16'h00AA;
defparam \bee1_control|next_state.S_UPDATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y33_N29
dffeas \bee1_control|current_state.S_UPDATE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bee1_control|next_state.S_UPDATE~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_control|current_state.S_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_control|current_state.S_UPDATE .is_wysiwyg = "true";
defparam \bee1_control|current_state.S_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N4
cycloneive_lcell_comb \bee1_data|done~1 (
// Equation(s):
// \bee1_data|done~1_combout  = (\bee1_data|done~q  & (!\bee1_control|current_state.S_UPDATE~q  & !\bee1_control|current_state.S_WAIT~q ))

	.dataa(\bee1_data|done~q ),
	.datab(\bee1_control|current_state.S_UPDATE~q ),
	.datac(\bee1_control|current_state.S_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee1_data|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|done~1 .lut_mask = 16'h0202;
defparam \bee1_data|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N14
cycloneive_lcell_comb \bee1_data|offset[3]~0 (
// Equation(s):
// \bee1_data|offset[3]~0_combout  = \bee1_data|offset [3] $ (((\bee1_data|offset [2] & \bee1_data|done~0_combout )))

	.dataa(\bee1_data|offset [2]),
	.datab(gnd),
	.datac(\bee1_data|offset [3]),
	.datad(\bee1_data|done~0_combout ),
	.cin(gnd),
	.combout(\bee1_data|offset[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|offset[3]~0 .lut_mask = 16'h5AF0;
defparam \bee1_data|offset[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N15
dffeas \bee1_data|offset[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|offset[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|offset[3] .is_wysiwyg = "true";
defparam \bee1_data|offset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N22
cycloneive_lcell_comb \bee1_data|done~2 (
// Equation(s):
// \bee1_data|done~2_combout  = (\bee1_data|done~1_combout ) # ((\bee1_data|offset [2] & (\bee1_data|offset [3] & \bee1_data|done~0_combout )))

	.dataa(\bee1_data|offset [2]),
	.datab(\bee1_data|done~1_combout ),
	.datac(\bee1_data|offset [3]),
	.datad(\bee1_data|done~0_combout ),
	.cin(gnd),
	.combout(\bee1_data|done~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|done~2 .lut_mask = 16'hECCC;
defparam \bee1_data|done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N23
dffeas \bee1_data|done (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|done~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|done .is_wysiwyg = "true";
defparam \bee1_data|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
cycloneive_lcell_comb \bee1_data|always1~0 (
// Equation(s):
// \bee1_data|always1~0_combout  = (!\bee1_control|current_state.S_WAIT~q  & !\bee1_control|current_state.S_UPDATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee1_control|current_state.S_WAIT~q ),
	.datad(\bee1_control|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\bee1_data|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|always1~0 .lut_mask = 16'h000F;
defparam \bee1_data|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
cycloneive_lcell_comb \bee1_data|offset[1]~2 (
// Equation(s):
// \bee1_data|offset[1]~2_combout  = \bee1_data|offset [1] $ (((!\bee1_data|done~q  & (\bee1_data|offset [0] & \bee1_data|always1~0_combout ))))

	.dataa(\bee1_data|offset [1]),
	.datab(\bee1_data|done~q ),
	.datac(\bee1_data|offset [0]),
	.datad(\bee1_data|always1~0_combout ),
	.cin(gnd),
	.combout(\bee1_data|offset[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|offset[1]~2 .lut_mask = 16'h9AAA;
defparam \bee1_data|offset[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N1
dffeas \bee1_data|offset[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bee1_data|offset[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|offset[1] .is_wysiwyg = "true";
defparam \bee1_data|offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
cycloneive_lcell_comb \bee1_data|done~0 (
// Equation(s):
// \bee1_data|done~0_combout  = (\bee1_data|offset [1] & (!\bee1_data|done~q  & (\bee1_data|offset [0] & \bee1_data|always1~0_combout )))

	.dataa(\bee1_data|offset [1]),
	.datab(\bee1_data|done~q ),
	.datac(\bee1_data|offset [0]),
	.datad(\bee1_data|always1~0_combout ),
	.cin(gnd),
	.combout(\bee1_data|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|done~0 .lut_mask = 16'h2000;
defparam \bee1_data|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N28
cycloneive_lcell_comb \bee1_data|offset[2]~1 (
// Equation(s):
// \bee1_data|offset[2]~1_combout  = \bee1_data|offset [2] $ (\bee1_data|done~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee1_data|offset [2]),
	.datad(\bee1_data|done~0_combout ),
	.cin(gnd),
	.combout(\bee1_data|offset[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|offset[2]~1 .lut_mask = 16'h0FF0;
defparam \bee1_data|offset[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N29
dffeas \bee1_data|offset[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|offset[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|offset[2] .is_wysiwyg = "true";
defparam \bee1_data|offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N0
cycloneive_lcell_comb \bee1_data|y_out[0]~0 (
// Equation(s):
// \bee1_data|y_out[0]~0_combout  = (\bee1_data|offset [2] & (\bee1_data|y_val [0] $ (VCC))) # (!\bee1_data|offset [2] & (\bee1_data|y_val [0] & VCC))
// \bee1_data|y_out[0]~1  = CARRY((\bee1_data|offset [2] & \bee1_data|y_val [0]))

	.dataa(\bee1_data|offset [2]),
	.datab(\bee1_data|y_val [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee1_data|y_out[0]~0_combout ),
	.cout(\bee1_data|y_out[0]~1 ));
// synopsys translate_off
defparam \bee1_data|y_out[0]~0 .lut_mask = 16'h6688;
defparam \bee1_data|y_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N2
cycloneive_lcell_comb \bee1_data|y_out[1]~2 (
// Equation(s):
// \bee1_data|y_out[1]~2_combout  = (\bee1_data|y_val [1] & ((\bee1_data|offset [3] & (\bee1_data|y_out[0]~1  & VCC)) # (!\bee1_data|offset [3] & (!\bee1_data|y_out[0]~1 )))) # (!\bee1_data|y_val [1] & ((\bee1_data|offset [3] & (!\bee1_data|y_out[0]~1 )) # 
// (!\bee1_data|offset [3] & ((\bee1_data|y_out[0]~1 ) # (GND)))))
// \bee1_data|y_out[1]~3  = CARRY((\bee1_data|y_val [1] & (!\bee1_data|offset [3] & !\bee1_data|y_out[0]~1 )) # (!\bee1_data|y_val [1] & ((!\bee1_data|y_out[0]~1 ) # (!\bee1_data|offset [3]))))

	.dataa(\bee1_data|y_val [1]),
	.datab(\bee1_data|offset [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_out[0]~1 ),
	.combout(\bee1_data|y_out[1]~2_combout ),
	.cout(\bee1_data|y_out[1]~3 ));
// synopsys translate_off
defparam \bee1_data|y_out[1]~2 .lut_mask = 16'h9617;
defparam \bee1_data|y_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N4
cycloneive_lcell_comb \bee1_data|y_out[2]~4 (
// Equation(s):
// \bee1_data|y_out[2]~4_combout  = (\bee1_data|y_val [2] & (\bee1_data|y_out[1]~3  $ (GND))) # (!\bee1_data|y_val [2] & (!\bee1_data|y_out[1]~3  & VCC))
// \bee1_data|y_out[2]~5  = CARRY((\bee1_data|y_val [2] & !\bee1_data|y_out[1]~3 ))

	.dataa(gnd),
	.datab(\bee1_data|y_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_out[1]~3 ),
	.combout(\bee1_data|y_out[2]~4_combout ),
	.cout(\bee1_data|y_out[2]~5 ));
// synopsys translate_off
defparam \bee1_data|y_out[2]~4 .lut_mask = 16'hC30C;
defparam \bee1_data|y_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N6
cycloneive_lcell_comb \bee1_data|y_out[3]~6 (
// Equation(s):
// \bee1_data|y_out[3]~6_combout  = (\bee1_data|y_val [3] & (!\bee1_data|y_out[2]~5 )) # (!\bee1_data|y_val [3] & ((\bee1_data|y_out[2]~5 ) # (GND)))
// \bee1_data|y_out[3]~7  = CARRY((!\bee1_data|y_out[2]~5 ) # (!\bee1_data|y_val [3]))

	.dataa(gnd),
	.datab(\bee1_data|y_val [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_out[2]~5 ),
	.combout(\bee1_data|y_out[3]~6_combout ),
	.cout(\bee1_data|y_out[3]~7 ));
// synopsys translate_off
defparam \bee1_data|y_out[3]~6 .lut_mask = 16'h3C3F;
defparam \bee1_data|y_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N8
cycloneive_lcell_comb \bee1_data|y_out[4]~8 (
// Equation(s):
// \bee1_data|y_out[4]~8_combout  = (\bee1_data|y_val [4] & (\bee1_data|y_out[3]~7  $ (GND))) # (!\bee1_data|y_val [4] & (!\bee1_data|y_out[3]~7  & VCC))
// \bee1_data|y_out[4]~9  = CARRY((\bee1_data|y_val [4] & !\bee1_data|y_out[3]~7 ))

	.dataa(\bee1_data|y_val [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_out[3]~7 ),
	.combout(\bee1_data|y_out[4]~8_combout ),
	.cout(\bee1_data|y_out[4]~9 ));
// synopsys translate_off
defparam \bee1_data|y_out[4]~8 .lut_mask = 16'hA50A;
defparam \bee1_data|y_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N10
cycloneive_lcell_comb \bee1_data|y_out[5]~10 (
// Equation(s):
// \bee1_data|y_out[5]~10_combout  = (\bee1_data|y_val [5] & (!\bee1_data|y_out[4]~9 )) # (!\bee1_data|y_val [5] & ((\bee1_data|y_out[4]~9 ) # (GND)))
// \bee1_data|y_out[5]~11  = CARRY((!\bee1_data|y_out[4]~9 ) # (!\bee1_data|y_val [5]))

	.dataa(gnd),
	.datab(\bee1_data|y_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_out[4]~9 ),
	.combout(\bee1_data|y_out[5]~10_combout ),
	.cout(\bee1_data|y_out[5]~11 ));
// synopsys translate_off
defparam \bee1_data|y_out[5]~10 .lut_mask = 16'h3C3F;
defparam \bee1_data|y_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N20
cycloneive_lcell_comb \bee1_boing|dir_out[1]~0 (
// Equation(s):
// \bee1_boing|dir_out[1]~0_combout  = (\bee1_data|y_out[6]~12_combout  & (((!\bee1_data|y_out[4]~8_combout ) # (!\bee1_data|y_out[2]~4_combout )) # (!\bee1_data|y_out[5]~10_combout ))) # (!\bee1_data|y_out[6]~12_combout  & ((\bee1_data|y_out[5]~10_combout ) 
// # ((\bee1_data|y_out[2]~4_combout ) # (\bee1_data|y_out[4]~8_combout ))))

	.dataa(\bee1_data|y_out[6]~12_combout ),
	.datab(\bee1_data|y_out[5]~10_combout ),
	.datac(\bee1_data|y_out[2]~4_combout ),
	.datad(\bee1_data|y_out[4]~8_combout ),
	.cin(gnd),
	.combout(\bee1_boing|dir_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|dir_out[1]~0 .lut_mask = 16'h7FFE;
defparam \bee1_boing|dir_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N26
cycloneive_lcell_comb \bee1_boing|dir_out[1]~1 (
// Equation(s):
// \bee1_boing|dir_out[1]~1_combout  = (!\bee1_data|y_out[0]~0_combout  & (!\bee1_boing|dir_out[1]~0_combout  & (!\bee1_data|y_out[1]~2_combout  & !\bee1_data|y_out[3]~6_combout )))

	.dataa(\bee1_data|y_out[0]~0_combout ),
	.datab(\bee1_boing|dir_out[1]~0_combout ),
	.datac(\bee1_data|y_out[1]~2_combout ),
	.datad(\bee1_data|y_out[3]~6_combout ),
	.cin(gnd),
	.combout(\bee1_boing|dir_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|dir_out[1]~1 .lut_mask = 16'h0001;
defparam \bee1_boing|dir_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N1
dffeas \bee1_boing|dir_out[2] (
	.clk(\bee1_rd|Equal0~clkctrl_outclk ),
	.d(\bee1_boing|dir_out[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_boing|dir_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_boing|dir_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_boing|dir_out[2] .is_wysiwyg = "true";
defparam \bee1_boing|dir_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N18
cycloneive_lcell_comb \bee1_data|Add2~0 (
// Equation(s):
// \bee1_data|Add2~0_combout  = (\bee1_data|y_val [0] & (\bee1_boing|dir_out [2] $ (VCC))) # (!\bee1_data|y_val [0] & (\bee1_boing|dir_out [2] & VCC))
// \bee1_data|Add2~1  = CARRY((\bee1_data|y_val [0] & \bee1_boing|dir_out [2]))

	.dataa(\bee1_data|y_val [0]),
	.datab(\bee1_boing|dir_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee1_data|Add2~0_combout ),
	.cout(\bee1_data|Add2~1 ));
// synopsys translate_off
defparam \bee1_data|Add2~0 .lut_mask = 16'h6688;
defparam \bee1_data|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N4
cycloneive_lcell_comb \bee1_data|y_val[0]~7 (
// Equation(s):
// \bee1_data|y_val[0]~7_combout  = (\bee1_boing|dir_out [1] & (\bee1_data|Add2~0_combout  $ (VCC))) # (!\bee1_boing|dir_out [1] & (\bee1_data|Add2~0_combout  & VCC))
// \bee1_data|y_val[0]~8  = CARRY((\bee1_boing|dir_out [1] & \bee1_data|Add2~0_combout ))

	.dataa(\bee1_boing|dir_out [1]),
	.datab(\bee1_data|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bee1_data|y_val[0]~7_combout ),
	.cout(\bee1_data|y_val[0]~8 ));
// synopsys translate_off
defparam \bee1_data|y_val[0]~7 .lut_mask = 16'h6688;
defparam \bee1_data|y_val[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N16
cycloneive_lcell_comb \bee1_data|y_val[0]~feeder (
// Equation(s):
// \bee1_data|y_val[0]~feeder_combout  = \bee1_data|y_val[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee1_data|y_val[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee1_data|y_val[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|y_val[0]~feeder .lut_mask = 16'hF0F0;
defparam \bee1_data|y_val[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N17
dffeas \bee1_data|y_val[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|y_val[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|y_val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|y_val[0] .is_wysiwyg = "true";
defparam \bee1_data|y_val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N20
cycloneive_lcell_comb \bee1_data|Add2~2 (
// Equation(s):
// \bee1_data|Add2~2_combout  = (\bee1_data|y_val [1] & (!\bee1_data|Add2~1 )) # (!\bee1_data|y_val [1] & ((\bee1_data|Add2~1 ) # (GND)))
// \bee1_data|Add2~3  = CARRY((!\bee1_data|Add2~1 ) # (!\bee1_data|y_val [1]))

	.dataa(\bee1_data|y_val [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add2~1 ),
	.combout(\bee1_data|Add2~2_combout ),
	.cout(\bee1_data|Add2~3 ));
// synopsys translate_off
defparam \bee1_data|Add2~2 .lut_mask = 16'h5A5F;
defparam \bee1_data|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N6
cycloneive_lcell_comb \bee1_data|y_val[1]~9 (
// Equation(s):
// \bee1_data|y_val[1]~9_combout  = (\bee1_boing|dir_out [1] & ((\bee1_data|Add2~2_combout  & (\bee1_data|y_val[0]~8  & VCC)) # (!\bee1_data|Add2~2_combout  & (!\bee1_data|y_val[0]~8 )))) # (!\bee1_boing|dir_out [1] & ((\bee1_data|Add2~2_combout  & 
// (!\bee1_data|y_val[0]~8 )) # (!\bee1_data|Add2~2_combout  & ((\bee1_data|y_val[0]~8 ) # (GND)))))
// \bee1_data|y_val[1]~10  = CARRY((\bee1_boing|dir_out [1] & (!\bee1_data|Add2~2_combout  & !\bee1_data|y_val[0]~8 )) # (!\bee1_boing|dir_out [1] & ((!\bee1_data|y_val[0]~8 ) # (!\bee1_data|Add2~2_combout ))))

	.dataa(\bee1_boing|dir_out [1]),
	.datab(\bee1_data|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_val[0]~8 ),
	.combout(\bee1_data|y_val[1]~9_combout ),
	.cout(\bee1_data|y_val[1]~10 ));
// synopsys translate_off
defparam \bee1_data|y_val[1]~9 .lut_mask = 16'h9617;
defparam \bee1_data|y_val[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N30
cycloneive_lcell_comb \bee1_data|y_val[1]~feeder (
// Equation(s):
// \bee1_data|y_val[1]~feeder_combout  = \bee1_data|y_val[1]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_data|y_val[1]~9_combout ),
	.cin(gnd),
	.combout(\bee1_data|y_val[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|y_val[1]~feeder .lut_mask = 16'hFF00;
defparam \bee1_data|y_val[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N31
dffeas \bee1_data|y_val[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|y_val[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|y_val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|y_val[1] .is_wysiwyg = "true";
defparam \bee1_data|y_val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N22
cycloneive_lcell_comb \bee1_data|Add2~4 (
// Equation(s):
// \bee1_data|Add2~4_combout  = (\bee1_data|y_val [2] & (\bee1_data|Add2~3  $ (GND))) # (!\bee1_data|y_val [2] & (!\bee1_data|Add2~3  & VCC))
// \bee1_data|Add2~5  = CARRY((\bee1_data|y_val [2] & !\bee1_data|Add2~3 ))

	.dataa(gnd),
	.datab(\bee1_data|y_val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add2~3 ),
	.combout(\bee1_data|Add2~4_combout ),
	.cout(\bee1_data|Add2~5 ));
// synopsys translate_off
defparam \bee1_data|Add2~4 .lut_mask = 16'hC30C;
defparam \bee1_data|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N8
cycloneive_lcell_comb \bee1_data|y_val[2]~11 (
// Equation(s):
// \bee1_data|y_val[2]~11_combout  = ((\bee1_data|Add2~4_combout  $ (\bee1_boing|dir_out [1] $ (!\bee1_data|y_val[1]~10 )))) # (GND)
// \bee1_data|y_val[2]~12  = CARRY((\bee1_data|Add2~4_combout  & ((\bee1_boing|dir_out [1]) # (!\bee1_data|y_val[1]~10 ))) # (!\bee1_data|Add2~4_combout  & (\bee1_boing|dir_out [1] & !\bee1_data|y_val[1]~10 )))

	.dataa(\bee1_data|Add2~4_combout ),
	.datab(\bee1_boing|dir_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_val[1]~10 ),
	.combout(\bee1_data|y_val[2]~11_combout ),
	.cout(\bee1_data|y_val[2]~12 ));
// synopsys translate_off
defparam \bee1_data|y_val[2]~11 .lut_mask = 16'h698E;
defparam \bee1_data|y_val[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y33_N9
dffeas \bee1_data|y_val[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|y_val[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|y_val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|y_val[2] .is_wysiwyg = "true";
defparam \bee1_data|y_val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N24
cycloneive_lcell_comb \bee1_data|Add2~6 (
// Equation(s):
// \bee1_data|Add2~6_combout  = (\bee1_data|y_val [3] & (!\bee1_data|Add2~5 )) # (!\bee1_data|y_val [3] & ((\bee1_data|Add2~5 ) # (GND)))
// \bee1_data|Add2~7  = CARRY((!\bee1_data|Add2~5 ) # (!\bee1_data|y_val [3]))

	.dataa(\bee1_data|y_val [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add2~5 ),
	.combout(\bee1_data|Add2~6_combout ),
	.cout(\bee1_data|Add2~7 ));
// synopsys translate_off
defparam \bee1_data|Add2~6 .lut_mask = 16'h5A5F;
defparam \bee1_data|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N26
cycloneive_lcell_comb \bee1_data|Add2~8 (
// Equation(s):
// \bee1_data|Add2~8_combout  = (\bee1_data|y_val [4] & (\bee1_data|Add2~7  $ (GND))) # (!\bee1_data|y_val [4] & (!\bee1_data|Add2~7  & VCC))
// \bee1_data|Add2~9  = CARRY((\bee1_data|y_val [4] & !\bee1_data|Add2~7 ))

	.dataa(\bee1_data|y_val [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add2~7 ),
	.combout(\bee1_data|Add2~8_combout ),
	.cout(\bee1_data|Add2~9 ));
// synopsys translate_off
defparam \bee1_data|Add2~8 .lut_mask = 16'hA50A;
defparam \bee1_data|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N10
cycloneive_lcell_comb \bee1_data|y_val[3]~13 (
// Equation(s):
// \bee1_data|y_val[3]~13_combout  = (\bee1_boing|dir_out [1] & ((\bee1_data|Add2~6_combout  & (\bee1_data|y_val[2]~12  & VCC)) # (!\bee1_data|Add2~6_combout  & (!\bee1_data|y_val[2]~12 )))) # (!\bee1_boing|dir_out [1] & ((\bee1_data|Add2~6_combout  & 
// (!\bee1_data|y_val[2]~12 )) # (!\bee1_data|Add2~6_combout  & ((\bee1_data|y_val[2]~12 ) # (GND)))))
// \bee1_data|y_val[3]~14  = CARRY((\bee1_boing|dir_out [1] & (!\bee1_data|Add2~6_combout  & !\bee1_data|y_val[2]~12 )) # (!\bee1_boing|dir_out [1] & ((!\bee1_data|y_val[2]~12 ) # (!\bee1_data|Add2~6_combout ))))

	.dataa(\bee1_boing|dir_out [1]),
	.datab(\bee1_data|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_val[2]~12 ),
	.combout(\bee1_data|y_val[3]~13_combout ),
	.cout(\bee1_data|y_val[3]~14 ));
// synopsys translate_off
defparam \bee1_data|y_val[3]~13 .lut_mask = 16'h9617;
defparam \bee1_data|y_val[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N12
cycloneive_lcell_comb \bee1_data|y_val[4]~15 (
// Equation(s):
// \bee1_data|y_val[4]~15_combout  = ((\bee1_data|Add2~8_combout  $ (\bee1_boing|dir_out [1] $ (!\bee1_data|y_val[3]~14 )))) # (GND)
// \bee1_data|y_val[4]~16  = CARRY((\bee1_data|Add2~8_combout  & ((\bee1_boing|dir_out [1]) # (!\bee1_data|y_val[3]~14 ))) # (!\bee1_data|Add2~8_combout  & (\bee1_boing|dir_out [1] & !\bee1_data|y_val[3]~14 )))

	.dataa(\bee1_data|Add2~8_combout ),
	.datab(\bee1_boing|dir_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_val[3]~14 ),
	.combout(\bee1_data|y_val[4]~15_combout ),
	.cout(\bee1_data|y_val[4]~16 ));
// synopsys translate_off
defparam \bee1_data|y_val[4]~15 .lut_mask = 16'h698E;
defparam \bee1_data|y_val[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y33_N13
dffeas \bee1_data|y_val[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|y_val[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|y_val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|y_val[4] .is_wysiwyg = "true";
defparam \bee1_data|y_val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N28
cycloneive_lcell_comb \bee1_data|Add2~10 (
// Equation(s):
// \bee1_data|Add2~10_combout  = (\bee1_data|y_val [5] & (!\bee1_data|Add2~9 )) # (!\bee1_data|y_val [5] & ((\bee1_data|Add2~9 ) # (GND)))
// \bee1_data|Add2~11  = CARRY((!\bee1_data|Add2~9 ) # (!\bee1_data|y_val [5]))

	.dataa(gnd),
	.datab(\bee1_data|y_val [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|Add2~9 ),
	.combout(\bee1_data|Add2~10_combout ),
	.cout(\bee1_data|Add2~11 ));
// synopsys translate_off
defparam \bee1_data|Add2~10 .lut_mask = 16'h3C3F;
defparam \bee1_data|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N14
cycloneive_lcell_comb \bee1_data|y_val[5]~17 (
// Equation(s):
// \bee1_data|y_val[5]~17_combout  = (\bee1_boing|dir_out [1] & ((\bee1_data|Add2~10_combout  & (\bee1_data|y_val[4]~16  & VCC)) # (!\bee1_data|Add2~10_combout  & (!\bee1_data|y_val[4]~16 )))) # (!\bee1_boing|dir_out [1] & ((\bee1_data|Add2~10_combout  & 
// (!\bee1_data|y_val[4]~16 )) # (!\bee1_data|Add2~10_combout  & ((\bee1_data|y_val[4]~16 ) # (GND)))))
// \bee1_data|y_val[5]~18  = CARRY((\bee1_boing|dir_out [1] & (!\bee1_data|Add2~10_combout  & !\bee1_data|y_val[4]~16 )) # (!\bee1_boing|dir_out [1] & ((!\bee1_data|y_val[4]~16 ) # (!\bee1_data|Add2~10_combout ))))

	.dataa(\bee1_boing|dir_out [1]),
	.datab(\bee1_data|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\bee1_data|y_val[4]~16 ),
	.combout(\bee1_data|y_val[5]~17_combout ),
	.cout(\bee1_data|y_val[5]~18 ));
// synopsys translate_off
defparam \bee1_data|y_val[5]~17 .lut_mask = 16'h9617;
defparam \bee1_data|y_val[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y33_N15
dffeas \bee1_data|y_val[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|y_val[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|y_val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|y_val[5] .is_wysiwyg = "true";
defparam \bee1_data|y_val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N30
cycloneive_lcell_comb \bee1_data|Add2~12 (
// Equation(s):
// \bee1_data|Add2~12_combout  = \bee1_data|Add2~11  $ (!\bee1_data|y_val [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_data|y_val [6]),
	.cin(\bee1_data|Add2~11 ),
	.combout(\bee1_data|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|Add2~12 .lut_mask = 16'hF00F;
defparam \bee1_data|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N16
cycloneive_lcell_comb \bee1_data|y_val[6]~19 (
// Equation(s):
// \bee1_data|y_val[6]~19_combout  = \bee1_data|Add2~12_combout  $ (\bee1_data|y_val[5]~18  $ (!\bee1_boing|dir_out [1]))

	.dataa(\bee1_data|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bee1_boing|dir_out [1]),
	.cin(\bee1_data|y_val[5]~18 ),
	.combout(\bee1_data|y_val[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|y_val[6]~19 .lut_mask = 16'h5AA5;
defparam \bee1_data|y_val[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y33_N17
dffeas \bee1_data|y_val[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|y_val[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|y_val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|y_val[6] .is_wysiwyg = "true";
defparam \bee1_data|y_val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N12
cycloneive_lcell_comb \bee1_data|y_out[6]~12 (
// Equation(s):
// \bee1_data|y_out[6]~12_combout  = \bee1_data|y_val [6] $ (!\bee1_data|y_out[5]~11 )

	.dataa(gnd),
	.datab(\bee1_data|y_val [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\bee1_data|y_out[5]~11 ),
	.combout(\bee1_data|y_out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|y_out[6]~12 .lut_mask = 16'hC3C3;
defparam \bee1_data|y_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N24
cycloneive_lcell_comb \bee1_boing|Equal0~0 (
// Equation(s):
// \bee1_boing|Equal0~0_combout  = (!\bee1_data|y_out[1]~2_combout  & (\bee1_data|y_out[4]~8_combout  & (!\bee1_data|y_out[3]~6_combout  & !\bee1_data|y_out[0]~0_combout )))

	.dataa(\bee1_data|y_out[1]~2_combout ),
	.datab(\bee1_data|y_out[4]~8_combout ),
	.datac(\bee1_data|y_out[3]~6_combout ),
	.datad(\bee1_data|y_out[0]~0_combout ),
	.cin(gnd),
	.combout(\bee1_boing|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|Equal0~0 .lut_mask = 16'h0004;
defparam \bee1_boing|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N18
cycloneive_lcell_comb \bee1_boing|Equal0~1 (
// Equation(s):
// \bee1_boing|Equal0~1_combout  = (\bee1_data|y_out[6]~12_combout  & (\bee1_boing|Equal0~0_combout  & (\bee1_data|y_out[2]~4_combout  & \bee1_data|y_out[5]~10_combout )))

	.dataa(\bee1_data|y_out[6]~12_combout ),
	.datab(\bee1_boing|Equal0~0_combout ),
	.datac(\bee1_data|y_out[2]~4_combout ),
	.datad(\bee1_data|y_out[5]~10_combout ),
	.cin(gnd),
	.combout(\bee1_boing|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|Equal0~1 .lut_mask = 16'h8000;
defparam \bee1_boing|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N2
cycloneive_lcell_comb \bee1_boing|dir_out[1]~feeder (
// Equation(s):
// \bee1_boing|dir_out[1]~feeder_combout  = \bee1_boing|Equal0~1_combout 

	.dataa(gnd),
	.datab(\bee1_boing|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\bee1_boing|dir_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_boing|dir_out[1]~feeder .lut_mask = 16'hCCCC;
defparam \bee1_boing|dir_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N3
dffeas \bee1_boing|dir_out[1] (
	.clk(\bee1_rd|Equal0~clkctrl_outclk ),
	.d(\bee1_boing|dir_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_boing|dir_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_boing|dir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_boing|dir_out[1] .is_wysiwyg = "true";
defparam \bee1_boing|dir_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N11
dffeas \bee1_data|y_val[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|y_val[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bee1_control|current_state.S_UPDATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|y_val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|y_val[3] .is_wysiwyg = "true";
defparam \bee1_data|y_val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N4
cycloneive_lcell_comb \y[3]~3 (
// Equation(s):
// \y[3]~3_combout  = (\bee0_data|writeEn~q  & (\bee0_data|y_out[3]~6_combout )) # (!\bee0_data|writeEn~q  & ((\bee1_data|y_out[3]~6_combout )))

	.dataa(gnd),
	.datab(\bee0_data|y_out[3]~6_combout ),
	.datac(\bee0_data|writeEn~q ),
	.datad(\bee1_data|y_out[3]~6_combout ),
	.cin(gnd),
	.combout(\y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \y[3]~3 .lut_mask = 16'hCFC0;
defparam \y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N15
dffeas \bee1_data|writeEn (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\bee1_data|always1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|writeEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|writeEn .is_wysiwyg = "true";
defparam \bee1_data|writeEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \color[0]~0 (
// Equation(s):
// \color[0]~0_combout  = (\bee1_data|writeEn~q ) # (\bee0_data|writeEn~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee1_data|writeEn~q ),
	.datad(\bee0_data|writeEn~q ),
	.cin(gnd),
	.combout(\color[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \color[0]~0 .lut_mask = 16'hFFF0;
defparam \color[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \color[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\color[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\color[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \color[0]~0clkctrl .clock_type = "global clock";
defparam \color[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N12
cycloneive_lcell_comb \y[3] (
// Equation(s):
// y[3] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\y[3]~3_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (y[3]))

	.dataa(y[3]),
	.datab(\y[3]~3_combout ),
	.datac(gnd),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(y[3]),
	.cout());
// synopsys translate_off
defparam \y[3] .lut_mask = 16'hCCAA;
defparam \y[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N10
cycloneive_lcell_comb \y[5]~1 (
// Equation(s):
// \y[5]~1_combout  = (\bee0_data|writeEn~q  & (\bee0_data|y_out[5]~10_combout )) # (!\bee0_data|writeEn~q  & ((\bee1_data|y_out[5]~10_combout )))

	.dataa(\bee0_data|writeEn~q ),
	.datab(\bee0_data|y_out[5]~10_combout ),
	.datac(gnd),
	.datad(\bee1_data|y_out[5]~10_combout ),
	.cin(gnd),
	.combout(\y[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \y[5]~1 .lut_mask = 16'hDD88;
defparam \y[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N8
cycloneive_lcell_comb \y[5] (
// Equation(s):
// y[5] = (GLOBAL(\color[0]~0clkctrl_outclk ) & (\y[5]~1_combout )) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & ((y[5])))

	.dataa(gnd),
	.datab(\y[5]~1_combout ),
	.datac(y[5]),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(y[5]),
	.cout());
// synopsys translate_off
defparam \y[5] .lut_mask = 16'hCCF0;
defparam \y[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N0
cycloneive_lcell_comb \y[6]~0 (
// Equation(s):
// \y[6]~0_combout  = (\bee0_data|writeEn~q  & (\bee0_data|y_out[6]~12_combout )) # (!\bee0_data|writeEn~q  & ((\bee1_data|y_out[6]~12_combout )))

	.dataa(\bee0_data|y_out[6]~12_combout ),
	.datab(gnd),
	.datac(\bee1_data|y_out[6]~12_combout ),
	.datad(\bee0_data|writeEn~q ),
	.cin(gnd),
	.combout(\y[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \y[6]~0 .lut_mask = 16'hAAF0;
defparam \y[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N6
cycloneive_lcell_comb \y[6] (
// Equation(s):
// y[6] = (GLOBAL(\color[0]~0clkctrl_outclk ) & (\y[6]~0_combout )) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & ((y[6])))

	.dataa(\y[6]~0_combout ),
	.datab(gnd),
	.datac(\color[0]~0clkctrl_outclk ),
	.datad(y[6]),
	.cin(gnd),
	.combout(y[6]),
	.cout());
// synopsys translate_off
defparam \y[6] .lut_mask = 16'hAFA0;
defparam \y[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N4
cycloneive_lcell_comb \y[4]~2 (
// Equation(s):
// \y[4]~2_combout  = (\bee0_data|writeEn~q  & (\bee0_data|y_out[4]~8_combout )) # (!\bee0_data|writeEn~q  & ((\bee1_data|y_out[4]~8_combout )))

	.dataa(gnd),
	.datab(\bee0_data|y_out[4]~8_combout ),
	.datac(\bee0_data|writeEn~q ),
	.datad(\bee1_data|y_out[4]~8_combout ),
	.cin(gnd),
	.combout(\y[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \y[4]~2 .lut_mask = 16'hCFC0;
defparam \y[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N14
cycloneive_lcell_comb \y[4] (
// Equation(s):
// y[4] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\y[4]~2_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (y[4]))

	.dataa(gnd),
	.datab(y[4]),
	.datac(\y[4]~2_combout ),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(y[4]),
	.cout());
// synopsys translate_off
defparam \y[4] .lut_mask = 16'hF0CC;
defparam \y[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N0
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!y[4]) # (!y[6])) # (!y[5])) # (!y[3])

	.dataa(y[3]),
	.datab(y[5]),
	.datac(y[6]),
	.datad(y[4]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N30
cycloneive_lcell_comb \y[2]~4 (
// Equation(s):
// \y[2]~4_combout  = (\bee0_data|writeEn~q  & (\bee0_data|y_out[2]~4_combout )) # (!\bee0_data|writeEn~q  & ((\bee1_data|y_out[2]~4_combout )))

	.dataa(\bee0_data|writeEn~q ),
	.datab(\bee0_data|y_out[2]~4_combout ),
	.datac(gnd),
	.datad(\bee1_data|y_out[2]~4_combout ),
	.cin(gnd),
	.combout(\y[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \y[2]~4 .lut_mask = 16'hDD88;
defparam \y[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N2
cycloneive_lcell_comb \y[2] (
// Equation(s):
// y[2] = (GLOBAL(\color[0]~0clkctrl_outclk ) & (\y[2]~4_combout )) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & ((y[2])))

	.dataa(gnd),
	.datab(\y[2]~4_combout ),
	.datac(\color[0]~0clkctrl_outclk ),
	.datad(y[2]),
	.cin(gnd),
	.combout(y[2]),
	.cout());
// synopsys translate_off
defparam \y[2] .lut_mask = 16'hCFC0;
defparam \y[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N6
cycloneive_lcell_comb \y[1]~5 (
// Equation(s):
// \y[1]~5_combout  = (\bee0_data|writeEn~q  & (\bee0_data|y_out[1]~2_combout )) # (!\bee0_data|writeEn~q  & ((\bee1_data|y_out[1]~2_combout )))

	.dataa(\bee0_data|writeEn~q ),
	.datab(\bee0_data|y_out[1]~2_combout ),
	.datac(gnd),
	.datad(\bee1_data|y_out[1]~2_combout ),
	.cin(gnd),
	.combout(\y[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \y[1]~5 .lut_mask = 16'hDD88;
defparam \y[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N2
cycloneive_lcell_comb \y[1] (
// Equation(s):
// y[1] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\y[1]~5_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (y[1]))

	.dataa(gnd),
	.datab(y[1]),
	.datac(\y[1]~5_combout ),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(y[1]),
	.cout());
// synopsys translate_off
defparam \y[1] .lut_mask = 16'hF0CC;
defparam \y[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
cycloneive_lcell_comb \y[0]~6 (
// Equation(s):
// \y[0]~6_combout  = (\bee0_data|writeEn~q  & ((\bee0_data|y_out[0]~0_combout ))) # (!\bee0_data|writeEn~q  & (\bee1_data|y_out[0]~0_combout ))

	.dataa(gnd),
	.datab(\bee1_data|y_out[0]~0_combout ),
	.datac(\bee0_data|y_out[0]~0_combout ),
	.datad(\bee0_data|writeEn~q ),
	.cin(gnd),
	.combout(\y[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \y[0]~6 .lut_mask = 16'hF0CC;
defparam \y[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
cycloneive_lcell_comb \y[0] (
// Equation(s):
// y[0] = (GLOBAL(\color[0]~0clkctrl_outclk ) & (\y[0]~6_combout )) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & ((y[0])))

	.dataa(\y[0]~6_combout ),
	.datab(y[0]),
	.datac(gnd),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(y[0]),
	.cout());
// synopsys translate_off
defparam \y[0] .lut_mask = 16'hAACC;
defparam \y[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (y[2] & (y[0] $ (VCC))) # (!y[2] & (y[0] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((y[2] & y[0]))

	.dataa(y[2]),
	.datab(y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (y[3] & ((y[1] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!y[1] & (!\VGA|user_input_translator|Add0~1 )))) # (!y[3] & ((y[1] & (!\VGA|user_input_translator|Add0~1 )) # (!y[1] & 
// ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((y[3] & (!y[1] & !\VGA|user_input_translator|Add0~1 )) # (!y[3] & ((!\VGA|user_input_translator|Add0~1 ) # (!y[1]))))

	.dataa(y[3]),
	.datab(y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((y[2] $ (y[4] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((y[2] & ((y[4]) # (!\VGA|user_input_translator|Add0~3 ))) # (!y[2] & (y[4] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(y[2]),
	.datab(y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (y[3] & ((y[5] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!y[5] & (!\VGA|user_input_translator|Add0~5 )))) # (!y[3] & ((y[5] & (!\VGA|user_input_translator|Add0~5 )) # (!y[5] & 
// ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((y[3] & (!y[5] & !\VGA|user_input_translator|Add0~5 )) # (!y[3] & ((!\VGA|user_input_translator|Add0~5 ) # (!y[5]))))

	.dataa(y[3]),
	.datab(y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((y[4] $ (y[6] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((y[4] & ((y[6]) # (!\VGA|user_input_translator|Add0~7 ))) # (!y[4] & (y[6] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(y[4]),
	.datab(y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N26
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (y[5] & (!\VGA|user_input_translator|Add0~9 )) # (!y[5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!y[5]))

	.dataa(gnd),
	.datab(y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N28
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (y[6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!y[6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((y[6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(y[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N30
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N24
cycloneive_lcell_comb \x[6]~0 (
// Equation(s):
// \x[6]~0_combout  = (\bee0_data|writeEn~q  & ((\bee0_data|x_out[6]~12_combout ))) # (!\bee0_data|writeEn~q  & (\bee1_data|x_out[6]~12_combout ))

	.dataa(gnd),
	.datab(\bee1_data|x_out[6]~12_combout ),
	.datac(\bee0_data|writeEn~q ),
	.datad(\bee0_data|x_out[6]~12_combout ),
	.cin(gnd),
	.combout(\x[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \x[6]~0 .lut_mask = 16'hFC0C;
defparam \x[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
cycloneive_lcell_comb \x[6] (
// Equation(s):
// x[6] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\x[6]~0_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (x[6]))

	.dataa(gnd),
	.datab(x[6]),
	.datac(\x[6]~0_combout ),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(x[6]),
	.cout());
// synopsys translate_off
defparam \x[6] .lut_mask = 16'hF0CC;
defparam \x[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
cycloneive_lcell_comb \x[5]~1 (
// Equation(s):
// \x[5]~1_combout  = (\bee0_data|writeEn~q  & ((\bee0_data|x_out[5]~10_combout ))) # (!\bee0_data|writeEn~q  & (\bee1_data|x_out[5]~10_combout ))

	.dataa(\bee0_data|writeEn~q ),
	.datab(gnd),
	.datac(\bee1_data|x_out[5]~10_combout ),
	.datad(\bee0_data|x_out[5]~10_combout ),
	.cin(gnd),
	.combout(\x[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \x[5]~1 .lut_mask = 16'hFA50;
defparam \x[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N22
cycloneive_lcell_comb \x[5] (
// Equation(s):
// x[5] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\x[5]~1_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (x[5]))

	.dataa(x[5]),
	.datab(gnd),
	.datac(\x[5]~1_combout ),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(x[5]),
	.cout());
// synopsys translate_off
defparam \x[5] .lut_mask = 16'hF0AA;
defparam \x[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N2
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (x[5] & (y[0] $ (VCC))) # (!x[5] & (y[0] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((x[5] & y[0]))

	.dataa(x[5]),
	.datab(y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N4
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (y[1] & ((x[6] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!x[6] & (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!y[1] & ((x[6] & (!\VGA|user_input_translator|mem_address[5]~1 
// )) # (!x[6] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((y[1] & (!x[6] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!y[1] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!x[6]))))

	.dataa(y[1]),
	.datab(x[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N6
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = (\VGA|user_input_translator|Add0~0_combout  & (\VGA|user_input_translator|mem_address[6]~3  $ (GND))) # (!\VGA|user_input_translator|Add0~0_combout  & (!\VGA|user_input_translator|mem_address[6]~3  & 
// VCC))
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & !\VGA|user_input_translator|mem_address[6]~3 ))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(\VGA|user_input_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\VGA|LessThan3~0_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|LessThan3~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & \VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h3300;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N6
cycloneive_lcell_comb \bee1_data|c_out~0 (
// Equation(s):
// \bee1_data|c_out~0_combout  = (\bee1_control|current_state.S_CLEAR~q  & ((\bee1_data|c_out [1]) # ((!\bee1_control|current_state.S_WAIT~q  & !\bee1_control|current_state.S_UPDATE~q ))))

	.dataa(\bee1_control|current_state.S_WAIT~q ),
	.datab(\bee1_control|current_state.S_UPDATE~q ),
	.datac(\bee1_data|c_out [1]),
	.datad(\bee1_control|current_state.S_CLEAR~q ),
	.cin(gnd),
	.combout(\bee1_data|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee1_data|c_out~0 .lut_mask = 16'hF100;
defparam \bee1_data|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y33_N7
dffeas \bee1_data|c_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\bee1_data|c_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee1_data|c_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bee1_data|c_out[1] .is_wysiwyg = "true";
defparam \bee1_data|c_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N26
cycloneive_lcell_comb \color[1]~2 (
// Equation(s):
// \color[1]~2_combout  = (!\bee0_data|writeEn~q  & \bee1_data|c_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bee0_data|writeEn~q ),
	.datad(\bee1_data|c_out [1]),
	.cin(gnd),
	.combout(\color[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \color[1]~2 .lut_mask = 16'h0F00;
defparam \color[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N12
cycloneive_lcell_comb \color[1] (
// Equation(s):
// color[1] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\color[1]~2_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (color[1]))

	.dataa(color[1]),
	.datab(gnd),
	.datac(\color[1]~2_combout ),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(color[1]),
	.cout());
// synopsys translate_off
defparam \color[1] .lut_mask = 16'hF0AA;
defparam \color[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N28
cycloneive_lcell_comb \x[0]~2 (
// Equation(s):
// \x[0]~2_combout  = (\bee0_data|writeEn~q  & ((\bee0_data|x_out[0]~0_combout ))) # (!\bee0_data|writeEn~q  & (\bee1_data|x_out[0]~0_combout ))

	.dataa(\bee1_data|x_out[0]~0_combout ),
	.datab(\bee0_data|x_out[0]~0_combout ),
	.datac(gnd),
	.datad(\bee0_data|writeEn~q ),
	.cin(gnd),
	.combout(\x[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \x[0]~2 .lut_mask = 16'hCCAA;
defparam \x[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N26
cycloneive_lcell_comb \x[0] (
// Equation(s):
// x[0] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\x[0]~2_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (x[0]))

	.dataa(x[0]),
	.datab(\x[0]~2_combout ),
	.datac(\color[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(x[0]),
	.cout());
// synopsys translate_off
defparam \x[0] .lut_mask = 16'hCACA;
defparam \x[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
cycloneive_lcell_comb \x[1]~3 (
// Equation(s):
// \x[1]~3_combout  = (\bee0_data|writeEn~q  & ((\bee0_data|x_out[1]~2_combout ))) # (!\bee0_data|writeEn~q  & (\bee1_data|x_out[1]~2_combout ))

	.dataa(\bee1_data|x_out[1]~2_combout ),
	.datab(gnd),
	.datac(\bee0_data|writeEn~q ),
	.datad(\bee0_data|x_out[1]~2_combout ),
	.cin(gnd),
	.combout(\x[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \x[1]~3 .lut_mask = 16'hFA0A;
defparam \x[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N26
cycloneive_lcell_comb \x[1] (
// Equation(s):
// x[1] = (GLOBAL(\color[0]~0clkctrl_outclk ) & (\x[1]~3_combout )) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & ((x[1])))

	.dataa(gnd),
	.datab(\x[1]~3_combout ),
	.datac(x[1]),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(x[1]),
	.cout());
// synopsys translate_off
defparam \x[1] .lut_mask = 16'hCCF0;
defparam \x[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N22
cycloneive_lcell_comb \x[2]~4 (
// Equation(s):
// \x[2]~4_combout  = (\bee0_data|writeEn~q  & (\bee0_data|x_out[2]~4_combout )) # (!\bee0_data|writeEn~q  & ((\bee1_data|x_out[2]~4_combout )))

	.dataa(gnd),
	.datab(\bee0_data|writeEn~q ),
	.datac(\bee0_data|x_out[2]~4_combout ),
	.datad(\bee1_data|x_out[2]~4_combout ),
	.cin(gnd),
	.combout(\x[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \x[2]~4 .lut_mask = 16'hF3C0;
defparam \x[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
cycloneive_lcell_comb \x[2] (
// Equation(s):
// x[2] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\x[2]~4_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (x[2]))

	.dataa(x[2]),
	.datab(\x[2]~4_combout ),
	.datac(gnd),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(x[2]),
	.cout());
// synopsys translate_off
defparam \x[2] .lut_mask = 16'hCCAA;
defparam \x[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
cycloneive_lcell_comb \x[3]~5 (
// Equation(s):
// \x[3]~5_combout  = (\bee0_data|writeEn~q  & (\bee0_data|x_out[3]~6_combout )) # (!\bee0_data|writeEn~q  & ((\bee1_data|x_out[3]~6_combout )))

	.dataa(\bee0_data|x_out[3]~6_combout ),
	.datab(\bee0_data|writeEn~q ),
	.datac(gnd),
	.datad(\bee1_data|x_out[3]~6_combout ),
	.cin(gnd),
	.combout(\x[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \x[3]~5 .lut_mask = 16'hBB88;
defparam \x[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
cycloneive_lcell_comb \x[3] (
// Equation(s):
// x[3] = (GLOBAL(\color[0]~0clkctrl_outclk ) & (\x[3]~5_combout )) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & ((x[3])))

	.dataa(\x[3]~5_combout ),
	.datab(x[3]),
	.datac(gnd),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(x[3]),
	.cout());
// synopsys translate_off
defparam \x[3] .lut_mask = 16'hAACC;
defparam \x[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
cycloneive_lcell_comb \x[4]~6 (
// Equation(s):
// \x[4]~6_combout  = (\bee0_data|writeEn~q  & ((\bee0_data|x_out[4]~8_combout ))) # (!\bee0_data|writeEn~q  & (\bee1_data|x_out[4]~8_combout ))

	.dataa(gnd),
	.datab(\bee0_data|writeEn~q ),
	.datac(\bee1_data|x_out[4]~8_combout ),
	.datad(\bee0_data|x_out[4]~8_combout ),
	.cin(gnd),
	.combout(\x[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \x[4]~6 .lut_mask = 16'hFC30;
defparam \x[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneive_lcell_comb \x[4] (
// Equation(s):
// x[4] = (GLOBAL(\color[0]~0clkctrl_outclk ) & (\x[4]~6_combout )) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & ((x[4])))

	.dataa(gnd),
	.datab(\x[4]~6_combout ),
	.datac(x[4]),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(x[4]),
	.cout());
// synopsys translate_off
defparam \x[4] .lut_mask = 16'hCCF0;
defparam \x[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N0
cycloneive_lcell_comb \bee0_data|c_out~0 (
// Equation(s):
// \bee0_data|c_out~0_combout  = (\bee0_control|current_state.S_CLEAR~q  & ((\bee0_data|c_out [2]) # ((!\bee0_control|current_state.S_WAIT~q  & !\bee0_control|current_state.S_UPDATE~q ))))

	.dataa(\bee0_control|current_state.S_WAIT~q ),
	.datab(\bee0_control|current_state.S_CLEAR~q ),
	.datac(\bee0_data|c_out [2]),
	.datad(\bee0_control|current_state.S_UPDATE~q ),
	.cin(gnd),
	.combout(\bee0_data|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \bee0_data|c_out~0 .lut_mask = 16'hC0C4;
defparam \bee0_data|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y33_N9
dffeas \bee0_data|c_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bee0_data|c_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bee0_data|c_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bee0_data|c_out[2] .is_wysiwyg = "true";
defparam \bee0_data|c_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N28
cycloneive_lcell_comb \color[2]~1 (
// Equation(s):
// \color[2]~1_combout  = (\bee0_data|writeEn~q  & (\bee0_data|c_out [2])) # (!\bee0_data|writeEn~q  & ((\bee1_data|c_out [1])))

	.dataa(\bee0_data|writeEn~q ),
	.datab(\bee0_data|c_out [2]),
	.datac(gnd),
	.datad(\bee1_data|c_out [1]),
	.cin(gnd),
	.combout(\color[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \color[2]~1 .lut_mask = 16'hDD88;
defparam \color[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N10
cycloneive_lcell_comb \color[2] (
// Equation(s):
// color[2] = (GLOBAL(\color[0]~0clkctrl_outclk ) & ((\color[2]~1_combout ))) # (!GLOBAL(\color[0]~0clkctrl_outclk ) & (color[2]))

	.dataa(color[2]),
	.datab(gnd),
	.datac(\color[2]~1_combout ),
	.datad(\color[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(color[2]),
	.cout());
// synopsys translate_off
defparam \color[2] .lut_mask = 16'hF0AA;
defparam \color[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({color[2],color[1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|LessThan3~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (\VGA|controller|controller_translator|mem_address[13]~16_combout  & !\VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h00CC;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({color[2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (\VGA|LessThan3~0_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|LessThan3~0_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h0030;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & !\VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h0033;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({color[2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X38_Y33_N23
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N5
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h4450;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a8 ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hFFA0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({color[1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({color[1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h4450;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFF88;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h4450;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFFA0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
