{
  "creator": "Yosys 0.9 (git sha1 UNKNOWN, clang 12.0.0 -fPIC -Os)",
  "modules": {
    "parity4": {
      "attributes": {
        "top": 1,
        "src": "./Circuits/Parity/parity4.v:3"
      },
      "ports": {
        "a[0]": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "a[1]": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "a[2]": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "a[3]": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "p": {
          "hide_name": 0,
          "type": "parity",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "./Circuits/Parity/parity4.v:6"
          },
          "connections": {
            "a": [ 2, 3, 4, 5 ],
            "out": [ 6 ]
          }
        }
      },
      "netnames": {
        "a[0]": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./Circuits/Parity/parity4.v:4"
          }
        },
        "a[1]": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./Circuits/Parity/parity4.v:4"
          }
        },
        "a[2]": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "./Circuits/Parity/parity4.v:4"
          }
        },
        "a[3]": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "./Circuits/Parity/parity4.v:4"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "./Circuits/Parity/parity4.v:5"
          }
        }
      }
    }
  }
}
