
*** Running vivado
    with args -log dist_dmem_ip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_dmem_ip.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dist_dmem_ip.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 285.820 ; gain = 75.648
INFO: [Synth 8-638] synthesizing module 'dist_dmem_ip' [l:/CPU54/CPU54.srcs/sources_1/ip/dist_dmem_ip/synth/dist_dmem_ip.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dist_dmem_ip' (4#1) [l:/CPU54/CPU54.srcs/sources_1/ip/dist_dmem_ip/synth/dist_dmem_ip.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 01:24:01 ; elapsed = 01:48:24 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished RTL Optimization Phase 1 : Time (s): cpu = 01:24:01 ; elapsed = 01:48:25 . Memory (MB): peak = 11107.281 ; gain = 10897.109
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 11107.281 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 01:24:15 ; elapsed = 01:48:49 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Loading Part and Timing Information : Time (s): cpu = 01:24:15 ; elapsed = 01:48:49 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 01:24:15 ; elapsed = 01:48:49 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished RTL Optimization Phase 2 : Time (s): cpu = 01:24:15 ; elapsed = 01:48:49 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Cross Boundary and Area Optimization : Time (s): cpu = 01:24:25 ; elapsed = 01:49:03 . Memory (MB): peak = 11107.281 ; gain = 10897.109
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name          | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+---------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg | User Attribute | 32 K x 32            | RAM256X1S x 4064   | 
+---------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 01:24:37 ; elapsed = 01:49:16 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Timing Optimization : Time (s): cpu = 01:24:39 ; elapsed = 01:49:18 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Technology Mapping : Time (s): cpu = 01:24:41 ; elapsed = 01:49:20 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished IO Insertion : Time (s): cpu = 01:24:43 ; elapsed = 01:49:21 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Renaming Generated Instances : Time (s): cpu = 01:24:43 ; elapsed = 01:49:22 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Rebuilding User Hierarchy : Time (s): cpu = 01:24:43 ; elapsed = 01:49:22 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Renaming Generated Ports : Time (s): cpu = 01:24:43 ; elapsed = 01:49:22 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Handling Custom Attributes : Time (s): cpu = 01:24:43 ; elapsed = 01:49:22 . Memory (MB): peak = 11107.281 ; gain = 10897.109
Finished Renaming Generated Nets : Time (s): cpu = 01:24:43 ; elapsed = 01:49:22 . Memory (MB): peak = 11107.281 ; gain = 10897.109

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT2      |     5|
|2     |LUT4      |    27|
|3     |LUT5      |   153|
|4     |LUT6      |  1062|
|5     |MUXF7     |   544|
|6     |MUXF8     |   256|
|7     |RAM256X1S |  4064|
|8     |FDRE      |    32|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 01:24:43 ; elapsed = 01:49:22 . Memory (MB): peak = 11107.281 ; gain = 10897.109
synth_design: Time (s): cpu = 01:24:50 ; elapsed = 01:49:28 . Memory (MB): peak = 11107.281 ; gain = 10897.109
