TimeQuest Timing Analyzer report for pdp8
Mon May 17 12:48:19 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 13. Slow Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 14. Slow Model Hold: 'clk'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 32. Fast Model Recovery: 'clk'
 33. Fast Model Removal: 'clk'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pdp8                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                    ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+
; clk                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                    ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 } ;
+------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                      ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note                                                 ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
; 51.23 MHz  ; 51.23 MHz       ; clk                                                                    ;                                                      ;
; 471.48 MHz ; 402.58 MHz      ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+------------------------------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                         ;
+------------------------------------------------------------------------+---------+---------------+
; Clock                                                                  ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------+---------+---------------+
; clk                                                                    ; -18.521 ; -6157.750     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -1.121  ; -8.968        ;
+------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.819 ; -1.325        ;
; clk                                                                    ; -0.794 ; -3.159        ;
+------------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.869 ; -6.932        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.598 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -2.567 ; -3213.665     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.742 ; -13.356       ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                        ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.521 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.618     ;
; -18.495 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.600     ;
; -18.468 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.576     ;
; -18.459 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.568     ;
; -18.396 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.493     ;
; -18.370 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.475     ;
; -18.343 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.451     ;
; -18.334 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.443     ;
; -18.325 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.422     ;
; -18.321 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.429     ;
; -18.307 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.155      ; 19.416     ;
; -18.303 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.143      ; 19.400     ;
; -18.299 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.154      ; 19.407     ;
; -18.297 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.402     ;
; -18.290 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.399     ;
; -18.270 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.151      ; 19.375     ;
; -18.249 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.158      ; 19.361     ;
; -18.246 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.355     ;
; -18.246 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.355     ;
; -18.244 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.353     ;
; -18.244 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.352     ;
; -18.243 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.351     ;
; -18.243 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.340     ;
; -18.242 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.351     ;
; -18.238 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.343     ;
; -18.238 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.346     ;
; -18.237 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.334     ;
; -18.232 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.329     ;
; -18.226 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.331     ;
; -18.224 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.321     ;
; -18.223 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.166      ; 19.343     ;
; -18.217 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.322     ;
; -18.217 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.322     ;
; -18.216 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.321     ;
; -18.216 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.324     ;
; -18.200 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.297     ;
; -18.196 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.169      ; 19.319     ;
; -18.196 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.304     ;
; -18.190 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.298     ;
; -18.189 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.286     ;
; -18.187 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.170      ; 19.311     ;
; -18.182 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.155      ; 19.291     ;
; -18.181 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.290     ;
; -18.178 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.143      ; 19.275     ;
; -18.174 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.154      ; 19.282     ;
; -18.172 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.277     ;
; -18.165 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.274     ;
; -18.145 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.151      ; 19.250     ;
; -18.141 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.148      ; 19.243     ;
; -18.121 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.230     ;
; -18.121 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.230     ;
; -18.119 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.228     ;
; -18.119 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.227     ;
; -18.118 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.226     ;
; -18.117 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.226     ;
; -18.113 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.218     ;
; -18.113 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.221     ;
; -18.112 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.209     ;
; -18.107 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.204     ;
; -18.104 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.201     ;
; -18.101 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.206     ;
; -18.099 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.196     ;
; -18.093 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.136      ; 19.183     ;
; -18.092 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.197     ;
; -18.091 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.196     ;
; -18.091 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.199     ;
; -18.078 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.183     ;
; -18.064 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.161     ;
; -18.053 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.158      ; 19.165     ;
; -18.051 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.159     ;
; -18.050 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[8]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.147     ;
; -18.049 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.169      ; 19.172     ;
; -18.047 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.143      ; 19.144     ;
; -18.043 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.151     ;
; -18.042 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.151     ;
; -18.035 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.170      ; 19.159     ;
; -18.031 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.158      ; 19.143     ;
; -18.029 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.155      ; 19.138     ;
; -18.027 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.169      ; 19.150     ;
; -18.025 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.166      ; 19.145     ;
; -18.025 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.143      ; 19.122     ;
; -18.024 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[8]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.129     ;
; -18.021 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.154      ; 19.129     ;
; -18.019 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.151      ; 19.124     ;
; -18.018 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.170      ; 19.142     ;
; -18.016 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.148      ; 19.118     ;
; -18.012 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.121     ;
; -17.998 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.166      ; 19.118     ;
; -17.997 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[8]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.154      ; 19.105     ;
; -17.992 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.151      ; 19.097     ;
; -17.988 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[8]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.097     ;
; -17.974 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.170      ; 19.098     ;
; -17.974 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.170      ; 19.098     ;
; -17.972 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.170      ; 19.096     ;
; -17.972 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.169      ; 19.095     ;
; -17.971 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.169      ; 19.094     ;
; -17.970 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.170      ; 19.094     ;
; -17.968 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.077     ;
; -17.968 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.155      ; 19.077     ;
; -17.968 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.136      ; 19.058     ;
+---------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -1.121 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.161      ;
; -1.121 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.161      ;
; -1.121 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.161      ;
; -1.121 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.161      ;
; -1.121 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.161      ;
; -1.121 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.161      ;
; -1.121 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.161      ;
; -1.121 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 2.161      ;
; 0.063  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 3.242      ;
; 0.063  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 3.242      ;
; 0.063  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 3.242      ;
; 0.063  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 3.242      ;
; 0.063  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 3.242      ;
; 0.063  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 3.242      ;
; 0.063  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 3.242      ;
; 0.063  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 3.242      ;
; 0.138  ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.738      ; 3.140      ;
; 0.484  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.738      ; 2.794      ;
; 0.517  ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.739      ; 2.762      ;
; 0.534  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.739      ; 2.745      ;
; 0.843  ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.746      ; 2.443      ;
; 0.860  ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.746      ; 2.426      ;
; 0.867  ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.746      ; 2.419      ;
; 0.872  ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.744      ; 2.412      ;
; 1.553  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 2.765      ; 1.752      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -0.819 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 1.752      ;
; -0.138 ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.744      ; 2.412      ;
; -0.133 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.746      ; 2.419      ;
; -0.126 ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.746      ; 2.426      ;
; -0.109 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.746      ; 2.443      ;
; 0.200  ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.739      ; 2.745      ;
; 0.217  ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.739      ; 2.762      ;
; 0.250  ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.738      ; 2.794      ;
; 0.596  ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.738      ; 3.140      ;
; 0.671  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 3.242      ;
; 0.671  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 3.242      ;
; 0.671  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 3.242      ;
; 0.671  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 3.242      ;
; 0.671  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 3.242      ;
; 0.671  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 3.242      ;
; 0.671  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 3.242      ;
; 0.671  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 2.765      ; 3.242      ;
; 1.855  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.161      ;
; 1.855  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.161      ;
; 1.855  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.161      ;
; 1.855  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.161      ;
; 1.855  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.161      ;
; 1.855  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.161      ;
; 1.855  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.161      ;
; 1.855  ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 2.161      ;
+--------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                  ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.794 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.749      ; 2.565      ;
; -0.509 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.742      ; 2.843      ;
; -0.505 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.742      ; 2.847      ;
; -0.469 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.742      ; 2.883      ;
; -0.319 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.752      ; 3.043      ;
; -0.314 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.752      ; 3.048      ;
; -0.294 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.749      ; 2.565      ;
; -0.206 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.749      ; 3.153      ;
; -0.022 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.750      ; 3.338      ;
; -0.021 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.750      ; 3.339      ;
; -0.009 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.742      ; 2.843      ;
; -0.005 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.742      ; 2.847      ;
; 0.027  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.754      ; 3.391      ;
; 0.031  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.742      ; 2.883      ;
; 0.126  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.752      ; 3.488      ;
; 0.166  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.527      ;
; 0.166  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.527      ;
; 0.168  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.529      ;
; 0.168  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.529      ;
; 0.171  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.532      ;
; 0.172  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.533      ;
; 0.173  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.534      ;
; 0.174  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.535      ;
; 0.175  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.536      ;
; 0.181  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.752      ; 3.043      ;
; 0.186  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.752      ; 3.048      ;
; 0.227  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.751      ; 3.588      ;
; 0.245  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.744      ; 3.599      ;
; 0.252  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 2.752      ; 3.614      ;
; 0.294  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.749      ; 3.153      ;
; 0.478  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.750      ; 3.338      ;
; 0.479  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 2.750      ; 3.339      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|hActive                                    ; SBCTextDisplayRGB:Inst5_VDU|hActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|vActive                                    ; SBCTextDisplayRGB:Inst5_VDU|vActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Memory:Inst_Memory|curr_state.S0                                       ; Memory:Inst_Memory|curr_state.S0                                         ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[4]                                            ; UART:Inst_UART|rxcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[5]                                            ; UART:Inst_UART|rxcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[6]                                            ; UART:Inst_UART|rxcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[7]                                            ; UART:Inst_UART|rxcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[2]                                            ; UART:Inst_UART|rxcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[1]                                            ; UART:Inst_UART|rxcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|counter[8]                                              ; UART:Inst_UART|counter[8]                                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[0]                                            ; UART:Inst_UART|rxcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rxcounter[3]                                            ; UART:Inst_UART|rxcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|dig_counter[0]                                        ; Panel:Inst_Panel|dig_counter[0]                                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rsdb                                                  ; Panel:Inst_Panel|rsdb                                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rs_state.RSSTOPPED                                    ; Panel:Inst_Panel|rs_state.RSSTOPPED                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; Panel:Inst_Panel|rs_state.RSSTOPPING                                   ; Panel:Inst_Panel|rs_state.RSSTOPPING                                     ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|rx_ready_flag                                           ; UART:Inst_UART|rx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txstart                                                 ; UART:Inst_UART|txstart                                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[1]                                            ; UART:Inst_UART|txcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[2]                                            ; UART:Inst_UART|txcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[3]                                            ; UART:Inst_UART|txcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[4]                                            ; UART:Inst_UART|txcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[5]                                            ; UART:Inst_UART|txcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[6]                                            ; UART:Inst_UART|txcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[7]                                            ; UART:Inst_UART|txcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|txcounter[0]                                            ; UART:Inst_UART|txcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; UART:Inst_UART|tx_ready_flag                                           ; UART:Inst_UART|tx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                        ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                     ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[4]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispState.idle                             ; SBCTextDisplayRGB:Inst5_VDU|dispState.idle                               ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[0]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|paramCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|paramCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent                               ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent                                 ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|attBold                                    ; SBCTextDisplayRGB:Inst5_VDU|attBold                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|attInverse                                 ; SBCTextDisplayRGB:Inst5_VDU|attInverse                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[0]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[1]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[2]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[3]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[4]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[4]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[5]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[5]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[6]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[7]                            ; SBCTextDisplayRGB:Inst5_VDU|kbWriteTimer[7]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                              ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.869 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 1.000        ; 0.013      ; 1.922      ;
; -0.869 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 1.000        ; 0.013      ; 1.922      ;
; -0.869 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 1.000        ; 0.013      ; 1.922      ;
; -0.869 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 1.000        ; 0.013      ; 1.922      ;
; -0.864 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.906      ;
; -0.864 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.906      ;
; -0.864 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.906      ;
; -0.864 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 1.000        ; 0.002      ; 1.906      ;
+--------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                              ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.598 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 0.000        ; 0.002      ; 1.906      ;
; 1.598 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 0.000        ; 0.002      ; 1.906      ;
; 1.598 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 0.000        ; 0.002      ; 1.906      ;
; 1.598 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 0.000        ; 0.002      ; 1.906      ;
; 1.603 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 0.000        ; 0.013      ; 1.922      ;
; 1.603 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 0.000        ; 0.013      ; 1.922      ;
; 1.603 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 0.000        ; 0.013      ; 1.922      ;
; 1.603 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 0.000        ; 0.013      ; 1.922      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 5.098 ; 5.098 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 5.674 ; 5.674 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 7.145 ; 7.145 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 5.818 ; 5.818 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 4.606 ; 4.606 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -4.832 ; -4.832 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -5.408 ; -5.408 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -4.906 ; -4.906 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -5.552 ; -5.552 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -4.340 ; -4.340 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; RsTx          ; clk        ; 10.077 ; 10.077 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 7.871  ; 7.871  ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 7.886  ; 7.886  ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 8.430  ; 8.430  ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 8.416  ; 8.416  ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 8.430  ; 8.430  ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 8.792  ; 8.792  ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.792  ; 8.792  ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 8.412  ; 8.412  ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.509  ; 8.509  ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.843  ; 8.843  ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.843  ; 8.843  ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.610  ; 8.610  ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 8.022  ; 8.022  ; Rise       ; clk             ;
; runLED        ; clk        ; 8.417  ; 8.417  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; RsTx          ; clk        ; 10.077 ; 10.077 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 7.871  ; 7.871  ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 7.886  ; 7.886  ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 8.416  ; 8.416  ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 8.416  ; 8.416  ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 8.430  ; 8.430  ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 8.412  ; 8.412  ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.792  ; 8.792  ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 8.412  ; 8.412  ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.509  ; 8.509  ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.610  ; 8.610  ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.843  ; 8.843  ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.610  ; 8.610  ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 8.022  ; 8.022  ; Rise       ; clk             ;
; runLED        ; clk        ; 8.417  ; 8.417  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -5.087 ; -1458.509     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.095  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -0.892 ; -14.789       ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.238  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.204 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.673 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clk                                                                    ; -2.000 ; -2393.604     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500 ; -9.000        ;
+------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.087 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.152      ;
; -5.074 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.147      ;
; -5.066 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.141      ;
; -5.063 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.128      ;
; -5.062 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.137      ;
; -5.058 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.135      ;
; -5.049 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.126      ;
; -5.047 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.120      ;
; -5.026 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.103      ;
; -5.021 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.096      ;
; -5.020 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.097      ;
; -5.020 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.095      ;
; -5.019 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.096      ;
; -5.019 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.096      ;
; -5.019 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.094      ;
; -5.019 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.084      ;
; -5.018 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.078      ; 6.095      ;
; -5.015 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.080      ;
; -5.014 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.062      ; 6.075      ;
; -5.014 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.066      ; 6.079      ;
; -5.014 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.087      ;
; -5.012 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.077      ;
; -5.011 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.076      ; 6.086      ;
; -5.007 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.080      ;
; -5.006 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.071      ;
; -5.006 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.079      ;
; -5.002 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.077      ;
; -5.001 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.074      ;
; -4.999 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.072      ;
; -4.998 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.071      ;
; -4.998 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.073      ;
; -4.995 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.060      ;
; -4.994 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.082      ; 6.075      ;
; -4.994 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.069      ;
; -4.993 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.074      ; 6.066      ;
; -4.990 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.067      ;
; -4.986 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.051      ;
; -4.986 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.084      ; 6.069      ;
; -4.983 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.056      ;
; -4.982 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.084      ; 6.065      ;
; -4.981 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.058      ;
; -4.979 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.052      ;
; -4.978 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.086      ; 6.063      ;
; -4.977 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.070      ; 6.046      ;
; -4.973 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.038      ;
; -4.969 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.086      ; 6.054      ;
; -4.967 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.082      ; 6.048      ;
; -4.960 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.033      ;
; -4.958 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.035      ;
; -4.953 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.028      ;
; -4.952 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.027      ;
; -4.952 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.029      ;
; -4.952 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.027      ;
; -4.951 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.028      ;
; -4.951 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.028      ;
; -4.951 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.026      ;
; -4.950 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.078      ; 6.027      ;
; -4.949 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.014      ;
; -4.948 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.023      ;
; -4.947 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.012      ;
; -4.946 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a6~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.073      ; 6.018      ;
; -4.946 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.086      ; 6.031      ;
; -4.946 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.062      ; 6.007      ;
; -4.946 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.066      ; 6.011      ;
; -4.946 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.019      ;
; -4.944 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg5    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.021      ;
; -4.944 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.009      ;
; -4.943 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.076      ; 6.018      ;
; -4.941 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.084      ; 6.024      ;
; -4.940 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg4    ; clk          ; clk         ; 1.000        ; 0.086      ; 6.025      ;
; -4.940 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.084      ; 6.023      ;
; -4.939 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg8    ; clk          ; clk         ; 1.000        ; 0.086      ; 6.024      ;
; -4.939 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg7    ; clk          ; clk         ; 1.000        ; 0.086      ; 6.024      ;
; -4.939 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.084      ; 6.022      ;
; -4.938 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg10   ; clk          ; clk         ; 1.000        ; 0.086      ; 6.023      ;
; -4.938 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.066      ; 6.003      ;
; -4.935 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.078      ; 6.012      ;
; -4.935 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.008      ;
; -4.934 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a2~portb_address_reg9    ; clk          ; clk         ; 1.000        ; 0.070      ; 6.003      ;
; -4.934 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.074      ; 6.007      ;
; -4.934 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg6  ; clk          ; clk         ; 1.000        ; 0.082      ; 6.015      ;
; -4.934 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.076      ; 6.009      ;
; -4.933 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.006      ;
; -4.933 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.006      ;
; -4.932 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.005      ;
; -4.931 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.084      ; 6.014      ;
; -4.931 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.004      ;
; -4.930 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.074      ; 6.003      ;
; -4.926 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.074      ; 5.999      ;
; -4.925 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.074      ; 5.998      ;
; -4.922 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.987      ;
; -4.922 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a1~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.084      ; 6.005      ;
; -4.921 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.082      ; 6.002      ;
; -4.919 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg8  ; clk          ; clk         ; 1.000        ; 0.082      ; 6.000      ;
; -4.918 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg4  ; clk          ; clk         ; 1.000        ; 0.082      ; 5.999      ;
; -4.918 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[5]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a0~portb_address_reg7  ; clk          ; clk         ; 1.000        ; 0.066      ; 5.983      ;
; -4.913 ; SBCTextDisplayRGB:Inst5_VDU|cursorHoriz[4] ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg10 ; clk          ; clk         ; 1.000        ; 0.082      ; 5.994      ;
; -4.912 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[6]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg6    ; clk          ; clk         ; 1.000        ; 0.078      ; 5.989      ;
; -4.911 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[4]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a4~portb_address_reg9  ; clk          ; clk         ; 1.000        ; 0.070      ; 5.980      ;
; -4.909 ; SBCTextDisplayRGB:Inst5_VDU|startAddr[7]   ; SBCTextDisplayRGB:Inst5_VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ram_block1a5~portb_address_reg5  ; clk          ; clk         ; 1.000        ; 0.074      ; 5.982      ;
+--------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 1.170      ;
; 0.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 1.170      ;
; 0.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 1.170      ;
; 0.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 1.170      ;
; 0.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 1.170      ;
; 0.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 1.170      ;
; 0.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 1.170      ;
; 0.095 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 1.170      ;
; 0.140 ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.708      ; 1.100      ;
; 0.189 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.843      ;
; 0.189 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.843      ;
; 0.189 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.843      ;
; 0.189 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.843      ;
; 0.189 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.843      ;
; 0.189 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.843      ;
; 0.189 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.843      ;
; 0.189 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 1.000        ; 0.000      ; 0.843      ;
; 0.236 ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.708      ; 1.004      ;
; 0.258 ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.709      ; 0.983      ;
; 0.264 ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.709      ; 0.977      ;
; 0.345 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.716      ; 0.903      ;
; 0.355 ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.716      ; 0.893      ;
; 0.358 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.716      ; 0.890      ;
; 0.361 ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.714      ; 0.885      ;
; 0.642 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.500        ; 0.733      ; 0.623      ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                  ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.892 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.433      ; 0.834      ;
; -0.780 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 0.939      ;
; -0.778 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 0.941      ;
; -0.777 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.426      ; 0.942      ;
; -0.719 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.433      ; 1.007      ;
; -0.718 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.435      ; 1.010      ;
; -0.713 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.435      ; 1.015      ;
; -0.670 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.434      ; 1.057      ;
; -0.670 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.434      ; 1.057      ;
; -0.626 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.103      ;
; -0.586 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.435      ; 1.142      ;
; -0.554 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.175      ;
; -0.553 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.428      ; 1.168      ;
; -0.549 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.435      ; 1.179      ;
; -0.549 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.180      ;
; -0.548 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.181      ;
; -0.548 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.181      ;
; -0.547 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.182      ;
; -0.546 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.183      ;
; -0.545 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.184      ;
; -0.543 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.186      ;
; -0.543 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.186      ;
; -0.524 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.205      ;
; -0.392 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[7]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.433      ; 0.834      ;
; -0.311 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txstart                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; 0.000        ; 1.436      ; 1.418      ;
; -0.280 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[3]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 0.939      ;
; -0.278 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[4]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 0.941      ;
; -0.277 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[2]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.426      ; 0.942      ;
; -0.219 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[1]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.433      ; 1.007      ;
; -0.218 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.435      ; 1.010      ;
; -0.213 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.435      ; 1.015      ;
; -0.170 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[6]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.434      ; 1.057      ;
; -0.170 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[5]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.434      ; 1.057      ;
; -0.126 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.103      ;
; -0.086 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.435      ; 1.142      ;
; -0.054 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[7]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.175      ;
; -0.053 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|ac_reg[0]                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.428      ; 1.168      ;
; -0.049 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.435      ; 1.179      ;
; -0.049 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[8]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.180      ;
; -0.048 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[2]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.181      ;
; -0.048 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[0]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.181      ;
; -0.047 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[9]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.182      ;
; -0.046 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[6]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.183      ;
; -0.045 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[4]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.184      ;
; -0.043 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[5]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.186      ;
; -0.043 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[3]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.186      ;
; -0.024 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txshifter[1]                                              ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.205      ;
; 0.189  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; UART:Inst_UART|txstart                                                   ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk         ; -0.500       ; 1.436      ; 1.418      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|hActive                                    ; SBCTextDisplayRGB:Inst5_VDU|hActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|vActive                                    ; SBCTextDisplayRGB:Inst5_VDU|vActive                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[0]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[1]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[2]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                            ; SBCTextDisplayRGB:Inst5_VDU|charScanLine[3]                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Memory:Inst_Memory|curr_state.S0                                       ; Memory:Inst_Memory|curr_state.S0                                         ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[4]                                            ; UART:Inst_UART|rxcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[5]                                            ; UART:Inst_UART|rxcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[6]                                            ; UART:Inst_UART|rxcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[7]                                            ; UART:Inst_UART|rxcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[2]                                            ; UART:Inst_UART|rxcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[1]                                            ; UART:Inst_UART|rxcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|counter[8]                                              ; UART:Inst_UART|counter[8]                                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[0]                                            ; UART:Inst_UART|rxcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rxcounter[3]                                            ; UART:Inst_UART|rxcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|dig_counter[0]                                        ; Panel:Inst_Panel|dig_counter[0]                                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rsdb                                                  ; Panel:Inst_Panel|rsdb                                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rs_state.RSSTOPPED                                    ; Panel:Inst_Panel|rs_state.RSSTOPPED                                      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[0]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[1]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[2]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]         ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|counter[3]           ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Panel:Inst_Panel|rs_state.RSSTOPPING                                   ; Panel:Inst_Panel|rs_state.RSSTOPPING                                     ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A     ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|rx_ready_flag                                           ; UART:Inst_UART|rx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txstart                                                 ; UART:Inst_UART|txstart                                                   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[1]                                            ; UART:Inst_UART|txcounter[1]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[2]                                            ; UART:Inst_UART|txcounter[2]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[3]                                            ; UART:Inst_UART|txcounter[3]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[4]                                            ; UART:Inst_UART|txcounter[4]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[5]                                            ; UART:Inst_UART|txcounter[5]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[6]                                            ; UART:Inst_UART|txcounter[6]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[7]                                            ; UART:Inst_UART|txcounter[7]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|txcounter[0]                                            ; UART:Inst_UART|txcounter[0]                                              ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART:Inst_UART|tx_ready_flag                                           ; UART:Inst_UART|tx_ready_flag                                             ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param4[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param3[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param2[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                  ; SBCTextDisplayRGB:Inst5_VDU|param1[0]                                    ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                        ; SBCTextDisplayRGB:Inst5_VDU|dispState.dispWrite                          ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                              ; SBCTextDisplayRGB:Inst5_VDU|pixelCount[1]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                     ; SBCTextDisplayRGB:Inst5_VDU|dispWR                                       ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[2]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                              ; SBCTextDisplayRGB:Inst5_VDU|cursorVert[3]                                ; clk                                                                    ; clk         ; 0.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.238 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten  ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 0.623      ;
; 0.519 ; CPU:Inst_CPU|ac_reg[0]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.714      ; 0.885      ;
; 0.522 ; CPU:Inst_CPU|ac_reg[2]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.716      ; 0.890      ;
; 0.525 ; CPU:Inst_CPU|ac_reg[3]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.716      ; 0.893      ;
; 0.535 ; CPU:Inst_CPU|ac_reg[4]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.716      ; 0.903      ;
; 0.616 ; CPU:Inst_CPU|ac_reg[7]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.709      ; 0.977      ;
; 0.622 ; CPU:Inst_CPU|ac_reg[1]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.709      ; 0.983      ;
; 0.644 ; CPU:Inst_CPU|ac_reg[6]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.708      ; 1.004      ;
; 0.691 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0.000        ; 0.000      ; 0.843      ;
; 0.740 ; CPU:Inst_CPU|ac_reg[5]                      ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.708      ; 1.100      ;
; 0.785 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 1.170      ;
; 0.785 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 1.170      ;
; 0.785 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 1.170      ;
; 0.785 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 1.170      ;
; 0.785 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 1.170      ;
; 0.785 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 1.170      ;
; 0.785 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 1.170      ;
; 0.785 ; SBCTextDisplayRGB:Inst5_VDU|dispByteSent    ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3] ; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -0.500       ; 0.733      ; 1.170      ;
+-------+---------------------------------------------+----------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                             ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.204 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 1.000        ; 0.002      ; 0.830      ;
; 0.204 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 1.000        ; 0.002      ; 0.830      ;
; 0.204 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 1.000        ; 0.002      ; 0.830      ;
; 0.204 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 1.000        ; 0.002      ; 0.830      ;
; 0.207 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 1.000        ; 0.013      ; 0.838      ;
; 0.207 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 1.000        ; 0.013      ; 0.838      ;
; 0.207 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 1.000        ; 0.013      ; 0.838      ;
; 0.207 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 1.000        ; 0.013      ; 0.838      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                              ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.673 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[0] ; clk          ; clk         ; 0.000        ; 0.013      ; 0.838      ;
; 0.673 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[4] ; clk          ; clk         ; 0.000        ; 0.013      ; 0.838      ;
; 0.673 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[2] ; clk          ; clk         ; 0.000        ; 0.013      ; 0.838      ;
; 0.673 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[6] ; clk          ; clk         ; 0.000        ; 0.013      ; 0.838      ;
; 0.676 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[7] ; clk          ; clk         ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[3] ; clk          ; clk         ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[5] ; clk          ; clk         ; 0.000        ; 0.002      ; 0.830      ;
; 0.676 ; Panel:Inst_Panel|resetout ; SBCTextDisplayRGB:Inst5_VDU|dispAttWRData[1] ; clk          ; clk         ; 0.000        ; 0.002      ; 0.830      ;
+-------+---------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; Memory:Inst_Memory|InternalSRAM_4KW:mySRAM|altsyncram:altsyncram_component|altsyncram_a0g1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3'                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteLatch[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; SBCTextDisplayRGB:Inst5_VDU|dispByteWritten              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteLatch[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst5_VDU|dispByteWritten|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_CPU|Inst_CPU_StateMachine|curr_state.IOTPER3|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4|combout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Rise       ; Inst_IOT_Distributor|load_4|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|inclk[0]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; Fall       ; Inst_IOT_Distributor|load_4~clkctrl|outclk               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 2.261 ; 2.261 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 2.592 ; 2.592 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 3.027 ; 3.027 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 2.541 ; 2.541 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 2.097 ; 2.097 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -2.141 ; -2.141 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -2.472 ; -2.472 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -2.193 ; -2.193 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -2.421 ; -2.421 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -1.977 ; -1.977 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 4.365 ; 4.365 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.552 ; 3.552 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.557 ; 3.557 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.820 ; 3.820 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.932 ; 3.932 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.932 ; 3.932 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.818 ; 3.818 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.663 ; 3.663 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.828 ; 3.828 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 4.365 ; 4.365 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.552 ; 3.552 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.557 ; 3.557 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.820 ; 3.820 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.820 ; 3.820 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.818 ; 3.818 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.932 ; 3.932 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.818 ; 3.818 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.663 ; 3.663 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.828 ; 3.828 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                      ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; -18.521   ; -0.892  ; -0.869   ; 0.673   ; -2.567              ;
;  CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -1.121    ; -0.819  ; N/A      ; N/A     ; -0.742              ;
;  clk                                                                    ; -18.521   ; -0.892  ; -0.869   ; 0.673   ; -2.567              ;
; Design-wide TNS                                                         ; -6166.718 ; -14.789 ; -6.932   ; 0.0     ; -3227.021           ;
;  CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; -8.968    ; -1.325  ; N/A      ; N/A     ; -13.356             ;
;  clk                                                                    ; -6157.750 ; -14.789 ; -6.932   ; 0.000   ; -3213.665           ;
+-------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; RsRx        ; clk        ; 5.098 ; 5.098 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; 5.674 ; 5.674 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; 7.145 ; 7.145 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; 5.818 ; 5.818 ; Rise       ; clk             ;
; runSwitch   ; clk        ; 4.606 ; 4.606 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; RsRx        ; clk        ; -2.141 ; -2.141 ; Rise       ; clk             ;
; btnCpuReset ; clk        ; -2.472 ; -2.472 ; Rise       ; clk             ;
; io_ps2Clk   ; clk        ; -2.193 ; -2.193 ; Rise       ; clk             ;
; io_ps2Data  ; clk        ; -2.421 ; -2.421 ; Rise       ; clk             ;
; runSwitch   ; clk        ; -1.977 ; -1.977 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; RsTx          ; clk        ; 10.077 ; 10.077 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 7.871  ; 7.871  ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 7.886  ; 7.886  ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 8.430  ; 8.430  ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 8.416  ; 8.416  ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 8.430  ; 8.430  ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 8.792  ; 8.792  ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 8.792  ; 8.792  ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 8.412  ; 8.412  ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 8.509  ; 8.509  ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 8.843  ; 8.843  ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 8.843  ; 8.843  ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 8.610  ; 8.610  ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 8.022  ; 8.022  ; Rise       ; clk             ;
; runLED        ; clk        ; 8.417  ; 8.417  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; RsTx          ; clk        ; 4.365 ; 4.365 ; Rise       ; clk             ;
; io_ps2Clk     ; clk        ; 3.552 ; 3.552 ; Rise       ; clk             ;
; io_ps2Data    ; clk        ; 3.557 ; 3.557 ; Rise       ; clk             ;
; o_vid_blu[*]  ; clk        ; 3.820 ; 3.820 ; Rise       ; clk             ;
;  o_vid_blu[0] ; clk        ; 3.820 ; 3.820 ; Rise       ; clk             ;
;  o_vid_blu[1] ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
; o_vid_grn[*]  ; clk        ; 3.818 ; 3.818 ; Rise       ; clk             ;
;  o_vid_grn[0] ; clk        ; 3.932 ; 3.932 ; Rise       ; clk             ;
;  o_vid_grn[1] ; clk        ; 3.818 ; 3.818 ; Rise       ; clk             ;
; o_vid_hSync   ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; o_vid_red[*]  ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  o_vid_red[0] ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  o_vid_red[1] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
; o_vid_vSync   ; clk        ; 3.663 ; 3.663 ; Rise       ; clk             ;
; runLED        ; clk        ; 3.828 ; 3.828 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                    ; clk                                                                    ; 30800490 ; 0        ; 0        ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk                                                                    ; 56       ; 13227    ; 0        ; 0        ;
; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 17       ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 0        ; 8        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                    ; clk                                                                    ; 30800490 ; 0        ; 0        ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; clk                                                                    ; 56       ; 13227    ; 0        ; 0        ;
; clk                                                                    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 17       ; 0        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 ; 0        ; 0        ; 0        ; 8        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 17 12:48:17 2021
Info: Command: quartus_sta pdp8 -c pdp8
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -18.521
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -18.521     -6157.750 clk 
    Info (332119):    -1.121        -8.968 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case hold slack is -0.819
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.819        -1.325 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
    Info (332119):    -0.794        -3.159 clk 
Info (332146): Worst-case recovery slack is -0.869
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.869        -6.932 clk 
Info (332146): Worst-case removal slack is 1.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.598         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -3213.665 clk 
    Info (332119):    -0.742       -13.356 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.087
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.087     -1458.509 clk 
    Info (332119):     0.095         0.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case hold slack is -0.892
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.892       -14.789 clk 
    Info (332119):     0.238         0.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332146): Worst-case recovery slack is 0.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.204         0.000 clk 
Info (332146): Worst-case removal slack is 0.673
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.673         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2393.604 clk 
    Info (332119):    -0.500        -9.000 CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4566 megabytes
    Info: Processing ended: Mon May 17 12:48:19 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


