git clone --depth 1 --no-tags https://github.com/hhh2639168682/parctice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732845310
git clone --depth 1 --no-tags https://github.com/This-is-available/CPU-Design-and-Application-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733873635
git clone --depth 1 --no-tags https://github.com/Omaghrabi26/DSP_SLICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733254478
git clone --depth 1 --no-tags https://github.com/VarrianRin/Verilog_MIPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733737312
git clone --depth 1 --no-tags https://github.com/Narukara/ModelComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734718997
git clone --depth 1 --no-tags https://github.com/Dhruv6730/Verilog-based-parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734334426
git clone --depth 1 --no-tags https://github.com/varuns31/Risc5-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735217444
git clone --depth 1 --no-tags https://github.com/jwwang2003/SingleCycleMIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735795279
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/coal-lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735839781
git clone --depth 1 --no-tags https://github.com/KishorKumar0/N-bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735666063
git clone --depth 1 --no-tags https://github.com/kiarashgb11/Digital-Game-System---FPGA-Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736011097
git clone --depth 1 --no-tags https://github.com/Alexm-picard/ECE473_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735963541
git clone --depth 1 --no-tags https://github.com/joshuanieh/CVSD_Final_QR_Decomposition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735477911
git clone --depth 1 --no-tags https://github.com/OssamaJamalEddin/FB-CPU-Project-MONM-GROUP-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736231439
git clone --depth 1 --no-tags https://github.com/CNStanLee/RVFPGA_CAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735710533
git clone --depth 1 --no-tags https://github.com/LordAdamsy/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735917549
git clone --depth 1 --no-tags https://github.com/asgarisepide/LoopFilter_PLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736475419
git clone --depth 1 --no-tags https://github.com/TwingleMora/8Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736854306
git clone --depth 1 --no-tags https://github.com/Hamikha/VerilogFFLatchesRepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737047912
git clone --depth 1 --no-tags https://github.com/jacorui/pproj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736744920
git clone --depth 1 --no-tags https://github.com/MunadEAli/SerialHardwareMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738239834
git clone --depth 1 --no-tags https://github.com/Shengach/IoT_Data_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738058264
git clone --depth 1 --no-tags https://github.com/youssef47048/8_Bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737421302
git clone --depth 1 --no-tags https://github.com/YoussefPr0jects/DigitalSystemsProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735582581
git clone --depth 1 --no-tags https://github.com/Vakon84/graphics-gremlin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737466799
git clone --depth 1 --no-tags https://github.com/duyen2016/CE213_Digital-System-Design-with-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736495298
git clone --depth 1 --no-tags https://github.com/togawa-sak1ko/Principles-of-Computer-Composition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737726809
git clone --depth 1 --no-tags https://github.com/jontitalukdar/neos_jt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736802488
git clone --depth 1 --no-tags https://github.com/youssefashmawy/8259-PIC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737403424
git clone --depth 1 --no-tags https://github.com/JohnathanGamal/PIC-8259A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738247486
git clone --depth 1 --no-tags https://github.com/sahindogu/FB-CPU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738521379
git clone --depth 1 --no-tags https://github.com/KaiChen18/SOC_extralab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738539541
git clone --depth 1 --no-tags https://github.com/ccccbe/cqu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738936897
git clone --depth 1 --no-tags https://github.com/AhmedEissaeng/CA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737847229
git clone --depth 1 --no-tags https://github.com/omei-ogami/LD_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737942297
git clone --depth 1 --no-tags https://github.com/nikhil730/washing_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739434296
git clone --depth 1 --no-tags https://github.com/EmperorPenguin18/mycore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739483247
git clone --depth 1 --no-tags https://github.com/Luclam1310/RTL-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739049697
git clone --depth 1 --no-tags https://github.com/adrianbetea/fic-project-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738643738
git clone --depth 1 --no-tags https://github.com/Retr0r0cket/LEG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739194215
git clone --depth 1 --no-tags https://github.com/alisina97/ChessPuzzleLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737051551
git clone --depth 1 --no-tags https://github.com/erfanasgari21/DLDE4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733494736
git clone --depth 1 --no-tags https://github.com/easoncchou/metrotune_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735222473
git clone --depth 1 --no-tags https://github.com/marouan-boumchahate/FBU_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736609579
git clone --depth 1 --no-tags https://github.com/OmkarRatna/activation_fn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738555322
git clone --depth 1 --no-tags https://github.com/ikac22/PicoComputer-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735704710
git clone --depth 1 --no-tags https://github.com/gurkiratb03/Interactive-Sequence-Memory-Game-DE10-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732588888
git clone --depth 1 --no-tags https://github.com/bear1222/TypeRacer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735279251
git clone --depth 1 --no-tags https://github.com/Illusion12315/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738144341
git clone --depth 1 --no-tags https://github.com/AtsukiTak/openfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733503456
git clone --depth 1 --no-tags https://github.com/c0dE3P/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735013742
git clone --depth 1 --no-tags https://github.com/shayaanhu/DLD-Final-Project-Tetris-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732708572
git clone --depth 1 --no-tags https://github.com/aabenham/FFALU_w-tempsense.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732845893
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734660501
git clone --depth 1 --no-tags https://github.com/origin76/tiny_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734603473
git clone --depth 1 --no-tags https://github.com/Tay-Day/VerilogPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732816632
git clone --depth 1 --no-tags https://github.com/HimaSava/Verilog_Tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734087720
git clone --depth 1 --no-tags https://github.com/mohanadabouserie/Pipelined_RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734117764
git clone --depth 1 --no-tags https://github.com/CJ2002002/HDLbits_Countbcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735257958
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/Shift_Registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735502589
git clone --depth 1 --no-tags https://github.com/asgarisepide/DCOControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736474478
git clone --depth 1 --no-tags https://github.com/JVIiracLe/MIPS_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736516371
git clone --depth 1 --no-tags https://github.com/sagacioussage03/Receiver_Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736331865
git clone --depth 1 --no-tags https://github.com/AsahiroKenpachi/UnivesalCounter-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736620988
git clone --depth 1 --no-tags https://github.com/Akshaya114/T20-Cricket-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734787913
git clone --depth 1 --no-tags https://github.com/lahirub99/HDL-CSI-Extraction-Tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736192360
git clone --depth 1 --no-tags https://github.com/azraksk/FB-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737791864
git clone --depth 1 --no-tags https://github.com/Yi92522/Logic-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737724533
git clone --depth 1 --no-tags https://github.com/Mak-2805/Custom-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736147050
git clone --depth 1 --no-tags https://github.com/ddogurgi/CPU-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738349666
git clone --depth 1 --no-tags https://github.com/vicharak-in/UART-Controller-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737762938
git clone --depth 1 --no-tags https://github.com/DoyleBellamy/TOBB_ETU_Digital_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738854076
git clone --depth 1 --no-tags https://github.com/kwhou/memristor_based_snn_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737459388
git clone --depth 1 --no-tags https://github.com/renozhan/Greedy-Snake-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739198972
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_labD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739301562
git clone --depth 1 --no-tags https://github.com/Anush82/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739042079
git clone --depth 1 --no-tags https://github.com/shohschulz/FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733201736
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/ARTY_A7_I2C_BME280.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736569526
git clone --depth 1 --no-tags https://github.com/Kwskayumu/electric-2023-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732920302
git clone --depth 1 --no-tags https://github.com/Kaisiiii/AES-Verification-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738093015
git clone --depth 1 --no-tags https://github.com/Sourabh-Mallapur/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737168314
git clone --depth 1 --no-tags https://github.com/WajeehaTahir/64-bit-cla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735021997
git clone --depth 1 --no-tags https://github.com/RobinH08/EIS_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732797937
git clone --depth 1 --no-tags https://github.com/isa-gr9/risc-v-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734342019
git clone --depth 1 --no-tags https://github.com/aurora324/SUSTECH-CS207-FINAL-Digital-Logic-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739320126
git clone --depth 1 --no-tags https://github.com/Sourabh-Mallapur/HDL-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736110549
git clone --depth 1 --no-tags https://github.com/tusharsahu007/DIGI-WARE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737565047
git clone --depth 1 --no-tags https://github.com/Windream-learning/jizu_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734510116
git clone --depth 1 --no-tags https://github.com/hsuting0627/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733335415
git clone --depth 1 --no-tags https://github.com/nikitosing/F23_DCD_FPGA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733182202
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt05-cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732774822
git clone --depth 1 --no-tags https://github.com/byongmin424/-EH-FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732683075
git clone --depth 1 --no-tags https://github.com/thinh241819/snake_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734206550
git clone --depth 1 --no-tags https://github.com/domdanda/goobus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732556441
