{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557679402650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557679402650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:13:22 2019 " "Processing started: Sun May 12 21:13:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557679402650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679402650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC_Calculator -c PC_Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC_Calculator -c PC_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679402650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557679403228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/q1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/q1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "../../HW3/Q1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../HW3/FA.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "../../HW3/adder_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/adder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/adder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "../../HW3/adder_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/adder_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/adder_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bit " "Found entity 1: Adder_32bit" {  } { { "../../HW3/Adder_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Adder_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/Sign_Extend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_regitster_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_regitster_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_regitster_4bit " "Found entity 1: shift_regitster_4bit" {  } { { "shift_regitster_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/shift_regitster_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "reg_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "reg_16bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_plus_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_plus_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus_4 " "Found entity 1: pc_plus_4" {  } { { "pc_plus_4.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/pc_plus_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offset_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file offset_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 offset_shifter " "Found entity 1: offset_shifter" {  } { { "offset_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/offset_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_addr_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jump_addr_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jump_addr_shifter " "Found entity 1: jump_addr_shifter" {  } { { "jump_addr_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/jump_addr_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/mux2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/mux2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../../HW3/mux2_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/mux4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679434650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679434650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557679434744 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BranchOffset " "Pin \"BranchOffset\" not connected" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557679434759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bit reg_32bit:inst6 " "Elaborating entity \"reg_32bit\" for hierarchy \"reg_32bit:inst6\"" {  } { { "PC.bdf" "inst6" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 432 2056 2280 528 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit reg_32bit:inst6\|reg_16bit:inst " "Elaborating entity \"reg_16bit\" for hierarchy \"reg_32bit:inst6\|reg_16bit:inst\"" {  } { { "reg_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_32bit.bdf" { { 592 816 1040 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_32bit:inst6\|reg_16bit:inst\|reg_8bit:inst " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_32bit:inst6\|reg_16bit:inst\|reg_8bit:inst\"" {  } { { "reg_16bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_16bit.bdf" { { 472 824 1032 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_regitster_4bit reg_32bit:inst6\|reg_16bit:inst\|reg_8bit:inst\|shift_regitster_4bit:inst " "Elaborating entity \"shift_regitster_4bit\" for hierarchy \"reg_32bit:inst6\|reg_16bit:inst\|reg_8bit:inst\|shift_regitster_4bit:inst\"" {  } { { "reg_8bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_8bit.bdf" { { 584 760 968 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434806 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst8 " "Primitive \"VCC\" of instance \"inst8\" not used" {  } { { "shift_regitster_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/shift_regitster_4bit.bdf" { { 912 880 912 928 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557679434806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:inst9 " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:inst9\"" {  } { { "PC.bdf" "inst9" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 576 1816 2080 704 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux4_1:inst9\|mux2_1:inst1_1 " "Elaborating entity \"mux2_1\" for hierarchy \"mux4_1:inst9\|mux2_1:inst1_1\"" {  } { { "mux4_1.bdf" "inst1_1" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/mux4_1.bdf" { { 480 1552 1784 576 "inst1_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32bit Adder_32bit:inst5 " "Elaborating entity \"Adder_32bit\" for hierarchy \"Adder_32bit:inst5\"" {  } { { "PC.bdf" "inst5" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 432 1256 1480 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit Adder_32bit:inst5\|adder_8bit:inst " "Elaborating entity \"adder_8bit\" for hierarchy \"Adder_32bit:inst5\|adder_8bit:inst\"" {  } { { "../../HW3/Adder_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Adder_32bit.bdf" { { 288 584 792 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst " "Elaborating entity \"adder_4bit\" for hierarchy \"Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\"" {  } { { "../../HW3/adder_8bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_8bit.bdf" { { 168 736 944 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3 " "Elaborating entity \"FA\" for hierarchy \"Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\"" {  } { { "../../HW3/adder_4bit.bdf" "Bit3" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_4bit.bdf" { { 440 704 824 536 "Bit3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q1 Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\|Q1:inst " "Elaborating entity \"Q1\" for hierarchy \"Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\|Q1:inst\"" {  } { { "../../HW3/FA.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FA.bdf" { { 272 768 864 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679434869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_shifter offset_shifter:inst " "Elaborating entity \"offset_shifter\" for hierarchy \"offset_shifter:inst\"" {  } { { "PC.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 304 904 1272 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679435025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Sign_Extend:inst_1 " "Elaborating entity \"Sign_Extend\" for hierarchy \"Sign_Extend:inst_1\"" {  } { { "PC.bdf" "inst_1" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 776 848 1192 872 "inst_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679435041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus_4 pc_plus_4:inst2 " "Elaborating entity \"pc_plus_4\" for hierarchy \"pc_plus_4:inst2\"" {  } { { "PC.bdf" "inst2" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 632 904 1144 728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679435041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_addr_shifter jump_addr_shifter:inst4 " "Elaborating entity \"jump_addr_shifter\" for hierarchy \"jump_addr_shifter:inst4\"" {  } { { "PC.bdf" "inst4" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 896 944 1368 992 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679435181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557679435978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557679436494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679436494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[15\] " "No output dependent on input pin \"BranchOffset\[15\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[14\] " "No output dependent on input pin \"BranchOffset\[14\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[13\] " "No output dependent on input pin \"BranchOffset\[13\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[12\] " "No output dependent on input pin \"BranchOffset\[12\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[11\] " "No output dependent on input pin \"BranchOffset\[11\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[10\] " "No output dependent on input pin \"BranchOffset\[10\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[9\] " "No output dependent on input pin \"BranchOffset\[9\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[8\] " "No output dependent on input pin \"BranchOffset\[8\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[7\] " "No output dependent on input pin \"BranchOffset\[7\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[6\] " "No output dependent on input pin \"BranchOffset\[6\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[5\] " "No output dependent on input pin \"BranchOffset\[5\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[4\] " "No output dependent on input pin \"BranchOffset\[4\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[3\] " "No output dependent on input pin \"BranchOffset\[3\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[2\] " "No output dependent on input pin \"BranchOffset\[2\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[1\] " "No output dependent on input pin \"BranchOffset\[1\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[0\] " "No output dependent on input pin \"BranchOffset\[0\]\"" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 504 288 544 520 "BranchOffset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557679436963 "|PC|BranchOffset[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557679436963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557679436963 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557679436963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557679436963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557679436963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557679437009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:13:57 2019 " "Processing ended: Sun May 12 21:13:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557679437009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557679437009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557679437009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679437009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557679443474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557679443489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:14:02 2019 " "Processing started: Sun May 12 21:14:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557679443489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557679443489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PC_Calculator -c PC_Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PC_Calculator -c PC_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557679443489 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557679443833 ""}
{ "Info" "0" "" "Project  = PC_Calculator" {  } {  } 0 0 "Project  = PC_Calculator" 0 0 "Fitter" 0 0 1557679443833 ""}
{ "Info" "0" "" "Revision = PC_Calculator" {  } {  } 0 0 "Revision = PC_Calculator" 0 0 "Fitter" 0 0 1557679443833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557679444271 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PC_Calculator 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"PC_Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557679444286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557679444411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557679444411 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557679444974 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557679445052 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557679445318 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "78 78 " "No exact pin location assignment(s) for 78 pins of 78 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557679445568 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557679454896 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 32 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557679455333 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557679455333 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557679455333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557679455380 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557679455380 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557679455380 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557679455380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557679455380 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557679455380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PC_Calculator.sdc " "Synopsys Design Constraints File file not found: 'PC_Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557679456396 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557679456411 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557679456411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557679456411 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557679456411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557679456427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557679456427 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557679456427 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557679456568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557679465599 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557679465927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557679469083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557679470786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557679474505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557679474505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557679477536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557679487130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557679487130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557679487833 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557679487833 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557679487833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557679487849 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557679491021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557679491396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557679491989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557679492239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557679493458 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557679498647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/output_files/PC_Calculator.fit.smsg " "Generated suppressed messages file Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/output_files/PC_Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557679499177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6524 " "Peak virtual memory: 6524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557679502845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:15:02 2019 " "Processing ended: Sun May 12 21:15:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557679502845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557679502845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557679502845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557679502845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557679509095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557679509095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:15:08 2019 " "Processing started: Sun May 12 21:15:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557679509095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557679509095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PC_Calculator -c PC_Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PC_Calculator -c PC_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557679509095 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557679520486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557679523626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:15:23 2019 " "Processing ended: Sun May 12 21:15:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557679523626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557679523626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557679523626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557679523626 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557679524455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557679528783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557679528783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:15:28 2019 " "Processing started: Sun May 12 21:15:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557679528783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679528783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PC_Calculator -c PC_Calculator " "Command: quartus_sta PC_Calculator -c PC_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679528783 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1557679529017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679530064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679530173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679530173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PC_Calculator.sdc " "Synopsys Design Constraints File file not found: 'PC_Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557679531017 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531017 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531033 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531033 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1557679531033 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557679531080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557679531095 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.099 " "Worst-case setup slack is -2.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.099             -63.017 CLK  " "   -2.099             -63.017 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.850 " "Worst-case hold slack is 0.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.850               0.000 CLK  " "    0.850               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -35.709 CLK  " "   -0.724             -35.709 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679531126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531126 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557679531158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679531236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679534345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679534705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557679534720 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679534720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.801 " "Worst-case setup slack is -1.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801             -53.613 CLK  " "   -1.801             -53.613 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679534720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.470 " "Worst-case hold slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 CLK  " "    0.470               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679534736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679534736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679534736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -35.642 CLK  " "   -0.724             -35.642 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679534751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679534751 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557679534767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679535283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536486 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557679536486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.426 " "Worst-case setup slack is -1.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.426             -42.737 CLK  " "   -1.426             -42.737 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 CLK  " "    0.418               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -2.759 CLK  " "   -0.089              -2.759 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536517 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557679536533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536792 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557679536792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.157 " "Worst-case setup slack is -1.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.157             -34.593 CLK  " "   -1.157             -34.593 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 CLK  " "    0.268               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -2.756 CLK  " "   -0.088              -2.756 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557679536823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679536823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679539432 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679539432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5367 " "Peak virtual memory: 5367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557679539542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:15:39 2019 " "Processing ended: Sun May 12 21:15:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557679539542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557679539542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557679539542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679539542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557679546091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557679546107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:15:45 2019 " "Processing started: Sun May 12 21:15:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557679546107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557679546107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PC_Calculator -c PC_Calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PC_Calculator -c PC_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557679546107 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1557679547138 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_Calculator.vho Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/simulation/modelsim/ simulation " "Generated file PC_Calculator.vho in folder \"Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557679547341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557679547419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:15:47 2019 " "Processing ended: Sun May 12 21:15:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557679547419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557679547419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557679547419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557679547419 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557679548232 ""}
