// Seed: 3720271523
module module_0 (
    input tri id_0
    , id_12,
    output wor id_1,
    output tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri1 id_10
);
  wire id_13 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    output logic id_9,
    input wor id_10
);
  always @(1 or posedge {1{id_6}}) begin
    id_9 <= 1;
    $display(id_10 - id_10);
  end
  module_0(
      id_2, id_3, id_1, id_7, id_7, id_2, id_10, id_8, id_3, id_10, id_10
  );
endmodule
