// Seed: 3685805232
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input wire id_4,
    output wor id_5
);
  tri1 id_7, id_8;
  assign module_1.id_7 = 0;
  assign id_7 = -1 ? -1 : id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    output supply0 id_4,
    output uwire id_5,
    input tri id_6,
    input tri1 id_7,
    output logic id_8,
    output wor id_9
);
  always @(posedge id_2, posedge 1) id_8 <= 1;
  xor primCall (id_8, id_1, id_7, id_2);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_1,
      id_6,
      id_3
  );
endmodule
