

================================================================
== Vitis HLS Report for 'phasedetector'
================================================================
* Date:           Mon Nov  6 20:40:52 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        phasedetector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_firI1_fu_344  |firI1  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_firQ1_fu_381  |firQ1  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_firI2_fu_418  |firI2  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_firQ2_fu_455  |firQ2  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1   |        ?|        ?|  180 ~ 423|          -|          -|     ?|        no|
        | + VITIS_LOOP_81_1  |      240|      240|         15|          -|          -|    16|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    562|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   14|   15582|  18888|    0|
|Memory           |        0|    -|      64|     16|    -|
|Multiplexer      |        -|    -|       -|    464|    -|
|Register         |        -|    -|     686|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   14|   16332|  19930|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      15|     37|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U75  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U76  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U79         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U80         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |grp_firI1_fu_344                        |firI1                               |        0|   0|  3571|  4182|    0|
    |grp_firI2_fu_418                        |firI2                               |        0|   0|  3571|  4182|    0|
    |grp_firQ1_fu_381                        |firQ1                               |        0|   2|  3872|  4551|    0|
    |grp_firQ2_fu_455                        |firQ2                               |        0|   2|  3872|  4551|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U77       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U78       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        0|  14| 15582| 18888|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |Kvalues_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    |angles_U   |angles_ROM_AUTO_1R   |        0|  32|   8|    0|    16|   32|     1|          512|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                     |        0|  64|  16|    0|    32|   64|     2|         1024|
    +-----------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_551_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln81_fu_791_p2               |         +|   0|  0|  13|           5|           1|
    |and_ln39_1_fu_604_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln39_2_fu_645_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_651_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln52_1_fu_731_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_699_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln64_fu_750_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln84_fu_831_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_546_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln39_1_fu_592_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_2_fu_627_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_3_fu_633_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_fu_586_p2              |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln81_fu_785_p2              |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln84_1_fu_821_p2            |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln84_fu_815_p2              |      icmp|   0|  0|  15|           8|           2|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln39_1_fu_639_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_598_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln64_1_fu_717_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln64_fu_705_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln84_fu_827_p2                |        or|   0|  0|   2|           1|           1|
    |cur_x_3_fu_737_p3                |    select|   0|  0|  32|           1|          32|
    |cur_x_4_fu_756_p3                |    select|   0|  0|  32|           1|          32|
    |cur_y_2_fu_764_p3                |    select|   0|  0|  32|           1|          32|
    |cur_y_3_fu_771_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln64_fu_723_p3            |    select|   0|  0|  32|           1|          32|
    |sigma_fu_836_p3                  |    select|   0|  0|  32|           1|          32|
    |xor_ln52_1_fu_744_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_673_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln55_fu_679_p2               |       xor|   0|  0|  33|          32|          33|
    |xor_ln60_fu_689_p2               |       xor|   0|  0|  33|          32|          33|
    |xor_ln64_fu_711_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln96_fu_855_p2               |       xor|   0|  0|  33|          32|          33|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 562|         284|         359|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |R                   |   14|          3|   32|         96|
    |ap_NS_fsm           |  138|         31|    1|         31|
    |cur_x_6_reg_312     |    9|          2|   32|         64|
    |cur_y_6_reg_322     |    9|          2|   32|         64|
    |empty_reg_302       |    9|          2|   32|         64|
    |grp_fu_492_ce       |    9|          2|    1|          2|
    |grp_fu_492_opcode   |   20|          4|    2|          8|
    |grp_fu_492_p0       |   25|          5|   32|        160|
    |grp_fu_492_p1       |   25|          5|   32|        160|
    |grp_fu_496_ce       |    9|          2|    1|          2|
    |grp_fu_496_opcode   |   20|          4|    2|          8|
    |grp_fu_496_p0       |   20|          4|   32|        128|
    |grp_fu_496_p1       |   20|          4|   32|        128|
    |grp_fu_503_p0       |   20|          4|   32|        128|
    |grp_fu_503_p1       |   20|          4|   32|        128|
    |grp_fu_509_p0       |   14|          3|   32|         96|
    |grp_fu_509_p1       |   14|          3|   32|         96|
    |grp_fu_515_opcode   |   14|          3|    5|         15|
    |grp_fu_515_p0       |   14|          3|   32|         96|
    |grp_fu_515_p1       |   14|          3|   32|         96|
    |i_1_reg_291         |    9|          2|    5|         10|
    |i_fu_228            |    9|          2|   31|         62|
    |storemerge_reg_332  |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  464|         99|  528|       1706|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Kvalues_load_reg_983           |  32|   0|   32|          0|
    |add62_i_reg_1009               |  32|   0|   32|          0|
    |add_ln32_reg_880               |  31|   0|   31|          0|
    |add_ln81_reg_953               |   5|   0|    5|          0|
    |and_ln39_reg_931               |   1|   0|    1|          0|
    |angles_load_reg_988            |  32|   0|   32|          0|
    |ap_CS_fsm                      |  30|   0|   30|          0|
    |bitcast_ln35_1_reg_891         |  32|   0|   32|          0|
    |bitcast_ln35_reg_885           |  32|   0|   32|          0|
    |cur_x_1_reg_924                |  32|   0|   32|          0|
    |cur_x_6_reg_312                |  32|   0|   32|          0|
    |cur_y_1_reg_917                |  32|   0|   32|          0|
    |cur_y_6_reg_322                |  32|   0|   32|          0|
    |empty_reg_302                  |  32|   0|   32|          0|
    |grp_firI1_fu_344_ap_start_reg  |   1|   0|    1|          0|
    |grp_firI2_fu_418_ap_start_reg  |   1|   0|    1|          0|
    |grp_firQ1_fu_381_ap_start_reg  |   1|   0|    1|          0|
    |grp_firQ2_fu_455_ap_start_reg  |   1|   0|    1|          0|
    |iValues_0_reg_897              |  32|   0|   32|          0|
    |iValues_1_reg_912              |  32|   0|   32|          0|
    |i_1_reg_291                    |   5|   0|    5|          0|
    |i_fu_228                       |  31|   0|   31|          0|
    |icmp_ln84_1_reg_973            |   1|   0|    1|          0|
    |icmp_ln84_reg_968              |   1|   0|    1|          0|
    |mul58_i_reg_1004               |  32|   0|   32|          0|
    |mul61_i_reg_999                |  32|   0|   32|          0|
    |qValues_0_reg_902              |  32|   0|   32|          0|
    |qValues_1_reg_907              |  32|   0|   32|          0|
    |reg_527                        |  32|   0|   32|          0|
    |storemerge_reg_332             |  32|   0|   32|          0|
    |tmp_5_reg_978                  |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 686|   0|  686|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  phasedetector|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  phasedetector|  return value|
|I             |   in|   32|     ap_none|              I|       pointer|
|Q             |   in|   32|     ap_none|              Q|       pointer|
|R             |  out|   32|      ap_vld|              R|       pointer|
|R_ap_vld      |  out|    1|      ap_vld|              R|       pointer|
|Theta         |  out|   32|      ap_vld|          Theta|       pointer|
|Theta_ap_vld  |  out|    1|      ap_vld|          Theta|       pointer|
|length_r      |   in|   32|     ap_none|       length_r|        scalar|
+--------------+-----+-----+------------+---------------+--------------+

