// Seed: 1130791541
module module_0 ();
  id_1(
      id_2, -1, id_3
  );
  assign module_3.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input wire id_2,
    input wand id_3
);
  uwire id_5;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire  id_6;
  uwire id_7;
  assign id_5 = id_7 + id_5;
endmodule
module module_2 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri1  id_2
);
  always $display;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  always $display(1'b0, 1);
  tri0 id_2, id_3, id_4;
  always_comb $display(id_3, ~1'b0, -1, 1);
  module_0 modCall_1 ();
  wire id_5;
endmodule
