Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.filters
Done writing Tab View settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 

********************************************************************************
At Local date and time: Sun Jun 28 08:27:40 2015
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff)
axi_dma_spdif	ps7_axi_interconnect_0->axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41200000-0x4120ffff)
axi_gpio_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff)
axi_iic_hdmi	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41680000-0x4168ffff)
axi_iic_sensor	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75c00000-0x75c0ffff)
axi_spdif_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x7b400000-0x7b40ffff)
robot_pwm_ip_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x7b420000-0x7b42ffff)
robot_pwm_ip_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x80620000-0x8062ffff)
robot_steer_ip_1	ps7_axi_interconnect_0->axi_interconnect_4
  (0x80640000-0x8064ffff)
robot_steer_ip_2	ps7_axi_interconnect_0->axi_interconnect_4
  (0x80660000-0x8066ffff)
robot_steer_ip_3	ps7_axi_interconnect_0->axi_interconnect_4
  (0x80700000-0x8070ffff)
robot_steer_ip_4	ps7_axi_interconnect_0->axi_interconnect_4
  (0x80720000-0x80727fff)
robot_steer_ip_0	ps7_axi_interconnect_0->axi_interconnect_4
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff)
axi_dma_spdif	ps7_axi_interconnect_0->axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41200000-0x4120ffff)
axi_gpio_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41600000-0x4160ffff)
axi_iic_hdmi	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_i2s	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41680000-0x4168ffff)
axi_iic_sensor	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x70e00000-0x70e0ffff)
axi_hdmi_tx_16b_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75c00000-0x75c0ffff)
axi_spdif_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x7b400000-0x7b40ffff)
robot_pwm_ip_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x7b420000-0x7b42ffff)
robot_pwm_ip_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x80620000-0x8062ffff)
robot_steer_ip_1	ps7_axi_interconnect_0->axi_interconnect_4
  (0x80640000-0x8064ffff)
robot_steer_ip_2	ps7_axi_interconnect_0->axi_interconnect_4
  (0x80660000-0x8066ffff)
robot_steer_ip_3	ps7_axi_interconnect_0->axi_interconnect_4
  (0x80700000-0x8070ffff)
robot_steer_ip_4	ps7_axi_interconnect_0->axi_interconnect_4
  (0x80720000-0x80727fff)
robot_steer_ip_0	ps7_axi_interconnect_0->axi_interconnect_4
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing clock_generator_0.jpg.....
Rasterizing reset_0.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_hdmi_tx_16b_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing axi_spdif_tx_0.jpg.....
Rasterizing axi_dma_i2s.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_dma_spdif.jpg.....
Rasterizing axi_interconnect_3.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_gpio_i2s.jpg.....
Rasterizing axi_iic_hdmi.jpg.....
Rasterizing axi_iic_i2s.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_iic_sensor.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing robot_pwm_ip_0.jpg.....
Rasterizing robot_pwm_ip_1.jpg.....
Rasterizing robot_steer_ip_0.jpg.....
Rasterizing robot_steer_ip_1.jpg.....
Rasterizing axi_interconnect_4.jpg.....
Rasterizing robot_steer_ip_2.jpg.....
Rasterizing robot_steer_ip_3.jpg.....
Rasterizing robot_steer_ip_4.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.

WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK/SDK_Export/hw directory (if any) will be deleted.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).

Done!
Writing filter settings....
Done writing filter settings to:
	/home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/etc/system.filters
Done writing Tab View settings to:
	/home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sat Jul  4 21:15:36 2015
 make -f system.make exporttosdk started...
make: 对“exporttosdk”无需做任何事。
Done!
Writing filter settings....
Done writing filter settings to:
	/home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/etc/system.filters
Done writing Tab View settings to:
	/home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 137 
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/etc/system.filters
Done writing Tab View settings to:
	/home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
Writing filter settings....
Done writing filter settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.filters
Done writing Tab View settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - H:\Xilinx_Xps\openhw_pro\xps_proj\_xps_tempmhsfilename.mhs line 57 
Writing filter settings....
Done writing filter settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.filters
Done writing Tab View settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.gui
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - H:\Xilinx_Xps\openhw_pro\xps_proj\_xps_tempmhsfilename.mhs line 57 
Writing filter settings....
Done writing filter settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.filters
Done writing Tab View settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.gui
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
Assigned Driver robot_ultrasonic_ip 1.00.a for instance robot_ultrasonic_ip_0
robot_ultrasonic_ip_0 has been added to the project
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:2137 - Peripheral robot_ultrasonic_ip_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_i2s	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_0	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_hdmi	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_i2s	axi_interconnect_1
  (0x41680000-0x4168ffff) axi_iic_sensor	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) robot_ultrasonic_ip_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7b400000-0x7b40ffff) robot_pwm_ip_0	axi_interconnect_1
  (0x7b420000-0x7b42ffff) robot_pwm_ip_1	axi_interconnect_1
  (0x80620000-0x8062ffff) robot_steer_ip_1	axi_interconnect_4
  (0x80640000-0x8064ffff) robot_steer_ip_2	axi_interconnect_4
  (0x80660000-0x8066ffff) robot_steer_ip_3	axi_interconnect_4
  (0x80700000-0x8070ffff) robot_steer_ip_4	axi_interconnect_4
  (0x80720000-0x80727fff) robot_steer_ip_0	axi_interconnect_4
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: robot_ultrasonic_ip_0
Assigned Driver robot_ultrasonic_ip 1.00.a for instance robot_ultrasonic_ip_1
robot_ultrasonic_ip_1 has been added to the project
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:2137 - Peripheral robot_ultrasonic_ip_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi2axi_connector_1
Assigned Driver generic 1.00.a for instance axi_interconnect_5
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_i2s	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_0	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_hdmi	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_i2s	axi_interconnect_1
  (0x41680000-0x4168ffff) axi_iic_sensor	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) robot_ultrasonic_ip_0	axi_interconnect_1
  (0x61620000-0x6162ffff) robot_ultrasonic_ip_1	axi_interconnect_1->axi2axi_connector_1->axi_interconnect_5
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7b400000-0x7b40ffff) robot_pwm_ip_0	axi_interconnect_1
  (0x7b420000-0x7b42ffff) robot_pwm_ip_1	axi_interconnect_1
  (0x80620000-0x8062ffff) robot_steer_ip_1	axi_interconnect_4
  (0x80640000-0x8064ffff) robot_steer_ip_2	axi_interconnect_4
  (0x80660000-0x8066ffff) robot_steer_ip_3	axi_interconnect_4
  (0x80700000-0x8070ffff) robot_steer_ip_4	axi_interconnect_4
  (0x80720000-0x80727fff) robot_steer_ip_0	axi_interconnect_4
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Create new axi2axi_connector IP instance axi2axi_connector_1
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_5
INFO:EDK - Connect port INTERCONNECT_ARESETN in axi_interconnect_5 to port INTERCONNECT_ARESETN in reset_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: robot_ultrasonic_ip_1
Make instance robot_ultrasonic_ip_0 port US_TRIG external with net as port name
Instance robot_ultrasonic_ip_0 port US_TRIG connector undefined, using robot_ultrasonic_ip_0_US_TRIG
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
robot_ultrasonic_ip_1 has been deleted from the project
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu Jul 09 18:12:59 2015
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp H:/Xilinx_Xps/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
H:/Xilinx_Xps/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse H:/Xilinx_Xps/openhw_pro/xps_proj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - 
   PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is
   overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
   139 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 143 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_4 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_5 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_i2s	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_0	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_hdmi	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_i2s	axi_interconnect_1
  (0x41680000-0x4168ffff) axi_iic_sensor	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) robot_ultrasonic_ip_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7b400000-0x7b40ffff) robot_pwm_ip_0	axi_interconnect_1
  (0x7b420000-0x7b42ffff) robot_pwm_ip_1	axi_interconnect_1
  (0x80620000-0x8062ffff) robot_steer_ip_1	axi_interconnect_4
  (0x80640000-0x8064ffff) robot_steer_ip_2	axi_interconnect_4
  (0x80660000-0x8066ffff) robot_steer_ip_3	axi_interconnect_4
  (0x80700000-0x8070ffff) robot_steer_ip_4	axi_interconnect_4
  (0x80720000-0x80727fff) robot_steer_ip_0	axi_interconnect_4

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 16
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 4 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_4 - 1 master(s) : 5
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_5 - 1 master(s) : 0
slave(s) 
ERROR:EDK:4133 - IPNAME:axi_interconnect, INSTANCE:axi_interconnect_5 - must
   have atleast 1 slave assigned - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs
   line 510 
ERROR:EDK:440 - platgen failed with errors!
Done!
Deleting Internal port axi_interconnect_5:INTERCONNECT_ARESETN 
axi_interconnect_5 has been deleted from the project
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 
ERROR:EDK:3850 - IPNAME: axi2axi_connector, INSTANCE: axi2axi_connector_1 - The M_AXI interface does not have a valid connection 
axi2axi_connector_1 has been deleted from the project
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 137 

********************************************************************************
At Local date and time: Thu Jul 09 22:12:39 2015
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp H:/Xilinx_Xps/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
H:/Xilinx_Xps/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse H:/Xilinx_Xps/openhw_pro/xps_proj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - 
   PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is
   overriding the value to 7 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
   139 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 143 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_4 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_i2s	axi_interconnect_1
  (0x41240000-0x4124ffff) axi_gpio_0	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_hdmi	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_i2s	axi_interconnect_1
  (0x41680000-0x4168ffff) axi_iic_sensor	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) robot_ultrasonic_ip_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7b400000-0x7b40ffff) robot_pwm_ip_0	axi_interconnect_1
  (0x7b420000-0x7b42ffff) robot_pwm_ip_1	axi_interconnect_1
  (0x80620000-0x8062ffff) robot_steer_ip_1	axi_interconnect_4
  (0x80640000-0x8064ffff) robot_steer_ip_2	axi_interconnect_4
  (0x80660000-0x8066ffff) robot_steer_ip_3	axi_interconnect_4
  (0x80700000-0x8070ffff) robot_steer_ip_4	axi_interconnect_4
  (0x80720000-0x80727fff) robot_steer_ip_0	axi_interconnect_4

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 15
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 4 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_4 - 1 master(s) : 5
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   H:\Xilinx_Xps\openhw_pro\xps_proj\pcores\axi_i2s_adi_v1_00_a\data\axi_i2s_adi
   _v2_1_0.mpd line 58 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   H:\Xilinx_Xps\openhw_pro\xps_proj\pcores\axi_spdif_tx_v1_00_a\data\axi_spdif_
   tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_i2s_adi_0_M_AXIS_S2MM_TUSER - No driver found. Port will be driven to GND
   -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_i2s_adi_0_M_AXIS_S2MM_TID - No driver found. Port will be driven to GND -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_i2s_adi_0_M_AXIS_S2MM_TDEST - No driver found. Port will be driven to GND
   -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: FCLK_CLK3, CONNECTOR: processing_system7_0_FCLK_CLK3 -
   floating connection - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 182 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_TID
   - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TDEST - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S_TKEEP - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S_TID - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S_TDEST - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_vdma_v5_04_a\dat
   a\axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: Gpo, CONNECTOR: axi_iic_hdmi_Gpo - floating connection
   - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 355 
WARNING:EDK:4181 - PORT: Gpo, CONNECTOR: axi_iic_0_Gpo - floating connection -
   H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 390 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_4.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_4 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_4.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:reset_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 72 - Copying cache
implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:axi_clkgen INSTANCE:axi_clkgen_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 186 - Copying cache
implementation netlist
IPNAME:axi_hdmi_tx_16b INSTANCE:axi_hdmi_tx_16b_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 226 - Copying cache
implementation netlist
IPNAME:axi_spdif_tx INSTANCE:axi_spdif_tx_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 243 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_i2s -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 256 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 276 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_spdif -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 284 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_3 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 303 - Copying cache
implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 311 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_i2s -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 337 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_hdmi -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 348 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_i2s -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 361 - Copying cache
implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 373 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_sensor -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 382 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 395 - Copying cache
implementation netlist
IPNAME:robot_pwm_ip INSTANCE:robot_pwm_ip_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 411 - Copying cache
implementation netlist
IPNAME:robot_pwm_ip INSTANCE:robot_pwm_ip_1 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 421 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 431 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_1 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 441 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_4 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 451 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_2 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 459 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_3 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 469 - Copying cache
implementation netlist
IPNAME:robot_steer_ip INSTANCE:robot_steer_ip_4 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 479 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
59 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 186 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line
205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 226 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_spdif_tx_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 243
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:robot_ultrasonic_ip_0 - H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs
line 489 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 59 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/clock_generator_0_wrapper/syst
em_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
H:\Xilinx_Xps\openhw_pro\xps_proj\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/axi_interconnect_1_wrapper/sys
tem_axi_interconnect_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 478.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/fpga.flw 
Using Option File(s): 
 H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system.ngc"
...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_processing_system7_0_wr
apper.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_i2s_adi_0_wrapper.n
gc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_util_vector_logic_0_wra
pper.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_robot_ultrasonic_ip_0_w
rapper.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_interconnect_1_wrap
per.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_interconnect_4_wrap
per.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_interconnect_2_wrap
per.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_interconnect_3_wrap
per.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_clkgen_0_wrapper.ng
c"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_clock_generator_0_wrapp
er.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_hdmi_tx_16b_0_wrapp
er.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_vdma_0_wrapper.ngc"
...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_dma_i2s_wrapper.ngc
"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_spdif_tx_0_wrapper.
ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_reset_0_wrapper.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_dma_spdif_wrapper.n
gc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_gpio_i2s_wrapper.ng
c"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_iic_hdmi_wrapper.ng
c"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_iic_i2s_wrapper.ngc
"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_iic_sensor_wrapper.
ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_gpio_0_wrapper.ngc"
...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_robot_pwm_ip_0_wrapper.
ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_robot_pwm_ip_1_wrapper.
ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_robot_steer_ip_0_wrappe
r.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_robot_steer_ip_1_wrappe
r.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_robot_steer_ip_2_wrappe
r.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_robot_steer_ip_3_wrappe
r.ngc"...
Loading design module
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_robot_steer_ip_4_wrappe
r.ngc"...
Applying constraints in
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_processing_system7_0_wr
apper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_interconnect_1_wrap
per.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_interconnect_4_wrap
per.ncf" to module "axi_interconnect_4"...
Checking Constraint Associations...
Applying constraints in
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_interconnect_2_wrap
per.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_interconnect_3_wrap
per.ncf" to module "axi_interconnect_3"...
Checking Constraint Associations...
Applying constraints in
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_vdma_0_wrapper.ncf"
to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_dma_i2s_wrapper.ncf
" to module "axi_dma_i2s"...
Checking Constraint Associations...
Applying constraints in
"H:/Xilinx_Xps/openhw_pro/xps_proj/implementation/system_axi_dma_spdif_wrapper.n
cf" to module "axi_dma_spdif"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_pin_IBUF'.  All constraints associated with
   this symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_pin_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_pin_IBUF'.  All constraints associated with
   this symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_701_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_702_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_620_o_MUX_702_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_701_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_705_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_631_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_631_o_MUX_705_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_631_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_150_o_MUX_594_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_594_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_150_o_MUX_593_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_593_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_150_o_MUX_594_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_150_o_MUX_594_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_150_o_MUX_593_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_593_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_134_o_MUX_588_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_134_o_MUX_588_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_134_o_MUX_589_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_P
   TR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_134_o
   _MUX_589_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.
   LITE_WVALID_MM2S_CDC_I\/Mmux_GENERATE_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_3/axi_interconnect_3\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_3_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_3/axi_interconnect_3/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_4/axi_interconnect_4\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_4_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_pin_IBUF" LOC = B5>' could not be found
   and so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_pin_IBUF" LOC = F7>' could not be found
   and so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_pin_IBUF" LOC = C9>' could not be found
   and so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_4_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_3_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_3_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_4_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_1', used in period specification
   'TS_clk_fpga_1', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_1
   * 0.061440678 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s = PERIOD
   "axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s" TS_clk_fpga_2 *
   0.742424242 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


WARNING:NgdBuild:1440 - User specified non-default attribute value (5) was
   detected for the CLKIN1_PERIOD attribute on MMCM
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst".  This does not match the PERIOD
   constraint value (166667 KHz.).  The uncertainty calculation will use the
   PERIOD constraint value.  This could result in incorrect uncertainty
   calculated for MMCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_hdmi/axi_iic_hdmi/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_i2s/axi_iic_i2s/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_sensor/axi_iic_sensor/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK'
   has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver
WARNING:NgdBuild:452 - logical net 'N326' has no driver
WARNING:NgdBuild:452 - logical net 'N327' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "axi_dma_i2s/axi_dma_i2s/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNT
   R_MNGR/ch2_sg_idle" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 193

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  23 sec
Total CPU time to NGDBUILD completion:  2 min  19 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 4 secs 
Total CPU  time at the beginning of Placer: 2 mins 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ead3b9b8) REAL time: 4 mins 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ead3b9b8) REAL time: 4 mins 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ead3b9b8) REAL time: 4 mins 32 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:93b8f5c7) REAL time: 5 mins 11 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:93b8f5c7) REAL time: 5 mins 11 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:93b8f5c7) REAL time: 5 mins 12 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:93b8f5c7) REAL time: 5 mins 13 secs 

Phase 8.8  Global Placement
.................................
.............................................................................................................................................
.........................................................................................................................................................................
...................................................................................................................................................
Phase 8.8  Global Placement (Checksum:c6f13477) REAL time: 11 mins 33 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c6f13477) REAL time: 11 mins 36 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:c3929c05) REAL time: 12 mins 51 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:c3929c05) REAL time: 12 mins 52 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:c3929c05) REAL time: 12 mins 54 secs 

Total REAL time to Placer completion: 12 mins 57 secs 
Total CPU  time to Placer completion: 10 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   31
Slice Logic Utilization:
  Number of Slice Registers:                20,145 out of 106,400   18
    Number used as Flip Flops:              20,072
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               73
  Number of Slice LUTs:                     20,701 out of  53,200   38
    Number used as logic:                   19,191 out of  53,200   36
      Number using O6 output only:          14,095
      Number using O5 output only:             333
      Number using O5 and O6:                4,763
      Number used as ROM:                        0
    Number used as Memory:                     863 out of  17,400    4
      Number used as Dual Port RAM:            116
        Number using O6 output only:            92
        Number using O5 output only:             5
        Number using O5 and O6:                 19
      Number used as Single Port RAM:            0
      Number used as Shift Register:           747
        Number using O6 output only:           733
        Number using O5 output only:             0
        Number using O5 and O6:                 14
    Number used exclusively as route-thrus:    647
      Number with same-slice register load:    424
      Number with same-slice carry load:       220
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 8,207 out of  13,300   61
  Number of LUT Flip Flop pairs used:       24,370
    Number with an unused Flip Flop:         7,353 out of  24,370   30
    Number with an unused LUT:               3,669 out of  24,370   15
    Number of fully used LUT-FF pairs:      13,348 out of  24,370   54
    Number of unique control sets:           1,049
    Number of slice register sites lost
      to control set restrictions:           3,096 out of 106,400    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        77 out of     200   38
    Number of LOCed IOBs:                       77 out of      77  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                             27

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  8 out of     140    5
    Number using RAMB36E1 only:                  8
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25
    Number used as BUFGs:                        8
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       61 out of     200   30
    Number used as OLOGICE2s:                   61
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         2 out of       4   50
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.25

Peak Memory Usage:  1404 MB
Total REAL time to MAP completion:  13 mins 33 secs 
Total CPU time to MAP completion:   11 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           8 out of 32     25
   Number of External IOB33s                77 out of 200    38
      Number of LOCed IOB33s                77 out of 77    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of MMCME2_ADVs                     2 out of 4      50
   Number of OLOGICE2s                      61 out of 200    30
   Number of PS7s                            1 out of 1     100
   Number of RAMB36E1s                       8 out of 140     5
   Number of Slices                       8207 out of 13300  61
   Number of Slice Registers             20145 out of 106400 18
      Number used as Flip Flops          20145
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                  20701 out of 53200  38
   Number of Slice LUT-Flip Flop pairs   24143 out of 53200  45


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 2 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 4 secs 

WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOG
   EN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo18_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo17_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo8_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo5_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo6_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo20_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo19_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo9_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo10_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo15_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo7_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo16_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo13_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo4_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo14_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo3_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo12_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo11_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo1_RAMD_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo2_RAMD_O has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 130366 unrouted;      REAL time: 1 mins 10 secs 

Phase  2  : 113707 unrouted;      REAL time: 1 mins 17 secs 

Phase  3  : 46906 unrouted;      REAL time: 2 mins 10 secs 

Phase  4  : 46909 unrouted; (Setup:0, Hold:145715, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:120029, Component Switching Limit:0)     REAL time: 3 mins 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:120029, Component Switching Limit:0)     REAL time: 3 mins 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:120029, Component Switching Limit:0)     REAL time: 3 mins 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:120029, Component Switching Limit:0)     REAL time: 3 mins 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 9 secs 
Total REAL time to Router completion: 4 mins 9 secs 
Total CPU time to Router completion: 4 mins 16 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 5228 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y29| No   |  611 |  0.361     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|    axi_clkgen_0_clk | BUFGCTRL_X0Y1| No   |  356 |  0.196     |  1.902      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT0 |BUFGCTRL_X0Y28| No   |    3 |  0.187     |  1.890      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/USER_LOGIC_I/i |              |      |      |            |             |
|_clkgen/buf_fb_clk_s |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y30| No   |    1 |  0.000     |  1.762      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.026ns|     9.974ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.136ns|     5.863ns|       0|           0
  1" 166.667 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I | SETUP       |     0.367ns|     6.367ns|       0|           0
  _i_clkgen_mmcm_clk_s = PERIOD TIMEGRP     | HOLD        |     0.134ns|            |       0|           0
       "axi_clkgen_0_axi_clkgen_0_USER_LOGI |             |            |            |        |            
  C_I_i_clkgen_mmcm_clk_s"         TS_clk_f |             |            |            |        |            
  pga_2 * 0.742424242 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  2" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    95.903ns|     1.751ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.411ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ | MINPERIOD   |    95.499ns|     2.155ns|       0|           0
  MMCM1_CLKOUT0" TS_clk_fpga_1         * 0. |             |            |            |        |            
  061440678 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     8.655ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.031ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_3_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_4_reset_resync_ | SETUP       |         N/A|     1.185ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.197ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_1                  |      6.000ns|      5.863ns|      0.132ns|            0|            0|        40808|            1|
| TS_clock_generator_0_clock_gen|     97.655ns|      2.155ns|          N/A|            0|            0|            1|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_fpga_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_2                  |      5.000ns|      2.800ns|      4.727ns|            0|            0|            0|        43725|
| TS_axi_clkgen_0_axi_clkgen_0_U|      6.735ns|      6.367ns|          N/A|            0|            0|        43725|            0|
| SER_LOGIC_I_i_clkgen_mmcm_clk_|             |             |             |             |             |             |             |
| s                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 25 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 22 secs 
Total CPU time to PAR completion: 4 mins 27 secs 

Peak Memory Usage:  1301 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 27
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 979202 paths, 0 nets, and 119392 connections

Design statistics:
   Minimum period:   9.974ns (Maximum frequency: 100.261MHz)


Analysis completed Thu Jul 09 22:45:10 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 15 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\;D:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Thu Jul 09 22:45:50 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/
   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo18_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo17_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo20_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo19_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.
   GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_gene
   rator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnat
   ivebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_
   PRIM36.ram, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
DRC detected 0 errors and 25 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.filters
Done writing Tab View settings to:
	H:\Xilinx_Xps\openhw_pro\xps_proj\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 139 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 139 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 139 
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 139 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 139 
WARNING:EDK:4083 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -  PARAMETER: C_NUM_F2P_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the value to 7 - /home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/system.mhs line 139 
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/etc/system.filters
Done writing Tab View settings to:
	/home/lin/Develop/Xilinx_Xps/openhw_pro/xps_proj/etc/system.gui
