 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : adder_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:04:12 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATA_1[1] (input port)
  Endpoint: reg_0_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  DATA_1[1] (in)                           0.00      0.00       0.00 f
  DATA_1[1] (net)                4                   0.00       0.00 f
  add_10_U80/ZN (INV_X1)                   0.01      0.03       0.03 r
  add_10_n52 (net)               1                   0.00       0.03 r
  add_10_U138/ZN (NAND2_X1)                0.01      0.03       0.05 f
  add_10_n271 (net)              1                   0.00       0.05 f
  add_10_U346/ZN (NAND3_X1)                0.01      0.03       0.08 r
  add_10_n270 (net)              1                   0.00       0.08 r
  add_10_U345/ZN (NAND3_X1)                0.01      0.03       0.11 f
  add_10_n268 (net)              1                   0.00       0.11 f
  add_10_U344/ZN (NAND3_X1)                0.01      0.03       0.14 r
  add_10_n264 (net)              1                   0.00       0.14 r
  add_10_U291/ZN (NOR2_X1)                 0.01      0.02       0.16 f
  add_10_n252 (net)              1                   0.00       0.16 f
  add_10_U290/ZN (NOR2_X1)                 0.03      0.04       0.21 r
  add_10_n239 (net)              2                   0.00       0.21 r
  add_10_U88/ZN (AND2_X2)                  0.02      0.06       0.27 r
  add_10_n58 (net)               6                   0.00       0.27 r
  add_10_U297/ZN (OAI211_X1)               0.01      0.04       0.31 f
  add_10_n130 (net)              1                   0.00       0.31 f
  add_10_U317/ZN (INV_X1)                  0.01      0.03       0.34 r
  add_10_n128 (net)              2                   0.00       0.34 r
  add_10_U315/ZN (OAI21_X1)                0.01      0.03       0.37 f
  add_10_n126 (net)              1                   0.00       0.37 f
  add_10_U314/ZN (XNOR2_X1)                0.01      0.05       0.43 f
  Add_0[30] (net)                1                   0.00       0.43 f
  U208/ZN (NAND2_X1)                       0.01      0.03       0.45 r
  n169 (net)                     1                   0.00       0.45 r
  U95/ZN (NAND3_X1)                        0.01      0.03       0.48 f
  n178 (net)                     1                   0.00       0.48 f
  reg_0_reg_30_/D (DFF_X1)                 0.01      0.01       0.49 f
  data arrival time                                             0.49

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.49
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.43


  Startpoint: DATA_1[15] (input port)
  Endpoint: reg_0_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[15] (in)                          0.00      0.00       0.00 r
  DATA_1[15] (net)               5                   0.00       0.00 r
  add_10_U59/ZN (OR2_X1)                   0.01      0.04       0.04 r
  add_10_n43 (net)               2                   0.00       0.04 r
  add_10_U128/ZN (AND4_X1)                 0.01      0.07       0.10 r
  add_10_n62 (net)               1                   0.00       0.10 r
  add_10_U75/ZN (NAND3_X1)                 0.01      0.03       0.13 f
  add_10_n265 (net)              1                   0.00       0.13 f
  add_10_U291/ZN (NOR2_X1)                 0.02      0.04       0.18 r
  add_10_n252 (net)              1                   0.00       0.18 r
  add_10_U290/ZN (NOR2_X1)                 0.01      0.03       0.20 f
  add_10_n239 (net)              2                   0.00       0.20 f
  add_10_U88/ZN (AND2_X2)                  0.01      0.05       0.25 f
  add_10_n58 (net)               6                   0.00       0.25 f
  add_10_U84/Z (CLKBUF_X1)                 0.01      0.05       0.30 f
  add_10_n57 (net)               2                   0.00       0.30 f
  add_10_U331/ZN (OAI21_X1)                0.02      0.04       0.34 r
  add_10_n212 (net)              1                   0.00       0.34 r
  add_10_U330/ZN (XNOR2_X1)                0.02      0.06       0.40 r
  Add_0[20] (net)                1                   0.00       0.40 r
  U81/ZN (INV_X1)                          0.01      0.02       0.42 f
  n75 (net)                      1                   0.00       0.42 f
  U79/ZN (OAI222_X1)                       0.04      0.06       0.48 r
  n188 (net)                     1                   0.00       0.48 r
  reg_0_reg_20_/D (DFF_X1)                 0.04      0.01       0.49 r
  data arrival time                                             0.49

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.49
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.43


  Startpoint: DATA_1[15] (input port)
  Endpoint: reg_0_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[15] (in)                          0.00      0.00       0.00 r
  DATA_1[15] (net)               5                   0.00       0.00 r
  add_10_U59/ZN (OR2_X1)                   0.01      0.04       0.04 r
  add_10_n43 (net)               2                   0.00       0.04 r
  add_10_U128/ZN (AND4_X1)                 0.01      0.07       0.10 r
  add_10_n62 (net)               1                   0.00       0.10 r
  add_10_U75/ZN (NAND3_X1)                 0.01      0.03       0.13 f
  add_10_n265 (net)              1                   0.00       0.13 f
  add_10_U291/ZN (NOR2_X1)                 0.02      0.04       0.18 r
  add_10_n252 (net)              1                   0.00       0.18 r
  add_10_U290/ZN (NOR2_X1)                 0.01      0.03       0.20 f
  add_10_n239 (net)              2                   0.00       0.20 f
  add_10_U88/ZN (AND2_X2)                  0.01      0.05       0.25 f
  add_10_n58 (net)               6                   0.00       0.25 f
  add_10_U84/Z (CLKBUF_X1)                 0.01      0.05       0.30 f
  add_10_n57 (net)               2                   0.00       0.30 f
  add_10_U340/ZN (OAI21_X1)                0.02      0.04       0.34 r
  add_10_n235 (net)              1                   0.00       0.34 r
  add_10_U339/ZN (XNOR2_X1)                0.02      0.06       0.40 r
  Add_0[17] (net)                1                   0.00       0.40 r
  U73/ZN (INV_X1)                          0.01      0.02       0.42 f
  n71 (net)                      1                   0.00       0.42 f
  U71/ZN (OAI222_X1)                       0.04      0.06       0.48 r
  n191 (net)                     1                   0.00       0.48 r
  reg_0_reg_17_/D (DFF_X1)                 0.04      0.01       0.49 r
  data arrival time                                             0.49

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.49
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.43


  Startpoint: DATA_1[15] (input port)
  Endpoint: reg_0_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[15] (in)                          0.00      0.00       0.00 r
  DATA_1[15] (net)               5                   0.00       0.00 r
  add_10_U59/ZN (OR2_X1)                   0.01      0.04       0.04 r
  add_10_n43 (net)               2                   0.00       0.04 r
  add_10_U128/ZN (AND4_X1)                 0.01      0.07       0.10 r
  add_10_n62 (net)               1                   0.00       0.10 r
  add_10_U75/ZN (NAND3_X1)                 0.01      0.03       0.13 f
  add_10_n265 (net)              1                   0.00       0.13 f
  add_10_U291/ZN (NOR2_X1)                 0.02      0.04       0.18 r
  add_10_n252 (net)              1                   0.00       0.18 r
  add_10_U290/ZN (NOR2_X1)                 0.01      0.03       0.20 f
  add_10_n239 (net)              2                   0.00       0.20 f
  add_10_U103/ZN (NAND2_X1)                0.02      0.04       0.24 r
  add_10_n122 (net)              4                   0.00       0.24 r
  add_10_U303/ZN (NAND2_X1)                0.01      0.04       0.28 f
  add_10_n184 (net)              2                   0.00       0.28 f
  add_10_U73/ZN (NAND2_X1)                 0.02      0.04       0.31 r
  add_10_n178 (net)              2                   0.00       0.31 r
  add_10_U134/ZN (AOI21_X1)                0.01      0.03       0.35 f
  add_10_n179 (net)              1                   0.00       0.35 f
  add_10_U201/ZN (XNOR2_X1)                0.01      0.05       0.40 f
  Add_0[25] (net)                1                   0.00       0.40 f
  U196/ZN (AOI22_X1)                       0.03      0.05       0.45 r
  n159 (net)                     1                   0.00       0.45 r
  U89/ZN (NAND2_X1)                        0.01      0.03       0.48 f
  n183 (net)                     1                   0.00       0.48 f
  reg_0_reg_25_/D (DFF_X1)                 0.01      0.01       0.49 f
  data arrival time                                             0.49

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.49
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.43


  Startpoint: DATA_1[15] (input port)
  Endpoint: reg_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[15] (in)                          0.00      0.00       0.00 r
  DATA_1[15] (net)               5                   0.00       0.00 r
  add_10_U59/ZN (OR2_X1)                   0.01      0.04       0.04 r
  add_10_n43 (net)               2                   0.00       0.04 r
  add_10_U128/ZN (AND4_X1)                 0.01      0.07       0.10 r
  add_10_n62 (net)               1                   0.00       0.10 r
  add_10_U75/ZN (NAND3_X1)                 0.01      0.03       0.13 f
  add_10_n265 (net)              1                   0.00       0.13 f
  add_10_U291/ZN (NOR2_X1)                 0.02      0.04       0.18 r
  add_10_n252 (net)              1                   0.00       0.18 r
  add_10_U290/ZN (NOR2_X1)                 0.01      0.03       0.20 f
  add_10_n239 (net)              2                   0.00       0.20 f
  add_10_U88/ZN (AND2_X2)                  0.01      0.05       0.25 f
  add_10_n58 (net)               6                   0.00       0.25 f
  add_10_U296/ZN (OAI21_X1)                0.03      0.06       0.31 r
  add_10_n230 (net)              2                   0.00       0.31 r
  add_10_U336/ZN (INV_X1)                  0.01      0.02       0.33 f
  add_10_n228 (net)              1                   0.00       0.33 f
  add_10_U334/ZN (OAI21_X1)                0.02      0.04       0.38 r
  add_10_n226 (net)              1                   0.00       0.38 r
  add_10_U333/ZN (XNOR2_X1)                0.02      0.06       0.43 r
  Add_0[19] (net)                1                   0.00       0.43 r
  U181/ZN (NAND2_X1)                       0.01      0.03       0.46 f
  n145 (net)                     1                   0.00       0.46 f
  U105/ZN (NAND3_X1)                       0.01      0.03       0.49 r
  n189 (net)                     1                   0.00       0.49 r
  reg_0_reg_19_/D (DFF_X1)                 0.01      0.01       0.50 r
  data arrival time                                             0.50

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.50
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.43


  Startpoint: DATA_1[1] (input port)
  Endpoint: reg_0_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  DATA_1[1] (in)                           0.00      0.00       0.00 f
  DATA_1[1] (net)                4                   0.00       0.00 f
  add_10_U80/ZN (INV_X1)                   0.01      0.03       0.03 r
  add_10_n52 (net)               1                   0.00       0.03 r
  add_10_U138/ZN (NAND2_X1)                0.01      0.03       0.05 f
  add_10_n271 (net)              1                   0.00       0.05 f
  add_10_U346/ZN (NAND3_X1)                0.01      0.03       0.08 r
  add_10_n270 (net)              1                   0.00       0.08 r
  add_10_U345/ZN (NAND3_X1)                0.01      0.03       0.11 f
  add_10_n268 (net)              1                   0.00       0.11 f
  add_10_U344/ZN (NAND3_X1)                0.01      0.03       0.14 r
  add_10_n264 (net)              1                   0.00       0.14 r
  add_10_U291/ZN (NOR2_X1)                 0.01      0.02       0.16 f
  add_10_n252 (net)              1                   0.00       0.16 f
  add_10_U290/ZN (NOR2_X1)                 0.03      0.04       0.21 r
  add_10_n239 (net)              2                   0.00       0.21 r
  add_10_U88/ZN (AND2_X2)                  0.02      0.06       0.27 r
  add_10_n58 (net)               6                   0.00       0.27 r
  add_10_U102/ZN (NOR2_X1)                 0.01      0.03       0.30 f
  add_10_n120 (net)              1                   0.00       0.30 f
  add_10_U261/ZN (NOR2_X1)                 0.02      0.03       0.33 r
  add_10_n114 (net)              1                   0.00       0.33 r
  add_10_U294/ZN (OAI21_X1)                0.01      0.03       0.36 f
  add_10_n112 (net)              1                   0.00       0.36 f
  add_10_U293/ZN (XNOR2_X1)                0.01      0.05       0.42 f
  Add_0[31] (net)                1                   0.00       0.42 f
  U87/ZN (INV_X1)                          0.01      0.03       0.44 r
  n79 (net)                      1                   0.00       0.44 r
  U85/ZN (OAI221_X1)                       0.02      0.03       0.47 f
  n177 (net)                     1                   0.00       0.47 f
  reg_0_reg_31_/D (DFF_X1)                 0.02      0.01       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  library setup time                                -0.05       0.05
  data required time                                            0.05
  ------------------------------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.43


  Startpoint: DATA_1[15] (input port)
  Endpoint: reg_0_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[15] (in)                          0.00      0.00       0.00 r
  DATA_1[15] (net)               5                   0.00       0.00 r
  add_10_U59/ZN (OR2_X1)                   0.01      0.04       0.04 r
  add_10_n43 (net)               2                   0.00       0.04 r
  add_10_U128/ZN (AND4_X1)                 0.01      0.07       0.10 r
  add_10_n62 (net)               1                   0.00       0.10 r
  add_10_U75/ZN (NAND3_X1)                 0.01      0.03       0.13 f
  add_10_n265 (net)              1                   0.00       0.13 f
  add_10_U291/ZN (NOR2_X1)                 0.02      0.04       0.18 r
  add_10_n252 (net)              1                   0.00       0.18 r
  add_10_U290/ZN (NOR2_X1)                 0.01      0.03       0.20 f
  add_10_n239 (net)              2                   0.00       0.20 f
  add_10_U88/ZN (AND2_X2)                  0.01      0.05       0.25 f
  add_10_n58 (net)               6                   0.00       0.25 f
  add_10_U105/ZN (NOR2_X1)                 0.02      0.05       0.30 r
  add_10_n171 (net)              1                   0.00       0.30 r
  add_10_U104/ZN (NOR2_X1)                 0.01      0.02       0.32 f
  add_10_n165 (net)              1                   0.00       0.32 f
  add_10_U262/ZN (OAI21_X1)                0.02      0.04       0.36 r
  add_10_n163 (net)              1                   0.00       0.36 r
  add_10_U292/ZN (XNOR2_X1)                0.02      0.06       0.42 r
  Add_0[27] (net)                1                   0.00       0.42 r
  U84/ZN (INV_X1)                          0.01      0.02       0.44 f
  n77 (net)                      1                   0.00       0.44 f
  U82/ZN (OAI221_X1)                       0.03      0.04       0.48 r
  n181 (net)                     1                   0.00       0.48 r
  reg_0_reg_27_/D (DFF_X1)                 0.03      0.01       0.49 r
  data arrival time                                             0.49

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.49
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.43


  Startpoint: DATA_1[15] (input port)
  Endpoint: reg_0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[15] (in)                          0.00      0.00       0.00 r
  DATA_1[15] (net)               5                   0.00       0.00 r
  add_10_U59/ZN (OR2_X1)                   0.01      0.04       0.04 r
  add_10_n43 (net)               2                   0.00       0.04 r
  add_10_U128/ZN (AND4_X1)                 0.01      0.07       0.10 r
  add_10_n62 (net)               1                   0.00       0.10 r
  add_10_U75/ZN (NAND3_X1)                 0.01      0.03       0.13 f
  add_10_n265 (net)              1                   0.00       0.13 f
  add_10_U291/ZN (NOR2_X1)                 0.02      0.04       0.18 r
  add_10_n252 (net)              1                   0.00       0.18 r
  add_10_U290/ZN (NOR2_X1)                 0.01      0.03       0.20 f
  add_10_n239 (net)              2                   0.00       0.20 f
  add_10_U88/ZN (AND2_X2)                  0.01      0.05       0.25 f
  add_10_n58 (net)               6                   0.00       0.25 f
  add_10_U295/ZN (OAI21_X1)                0.02      0.05       0.30 r
  add_10_n208 (net)              1                   0.00       0.30 r
  add_10_U328/ZN (INV_X1)                  0.01      0.03       0.33 f
  add_10_n206 (net)              2                   0.00       0.33 f
  add_10_U326/ZN (OAI21_X1)                0.02      0.04       0.37 r
  add_10_n204 (net)              1                   0.00       0.37 r
  add_10_U325/ZN (XNOR2_X1)                0.02      0.06       0.43 r
  Add_0[22] (net)                1                   0.00       0.43 r
  U188/ZN (NAND2_X1)                       0.01      0.03       0.46 f
  n151 (net)                     1                   0.00       0.46 f
  U109/ZN (NAND3_X1)                       0.01      0.03       0.49 r
  n186 (net)                     1                   0.00       0.49 r
  reg_0_reg_22_/D (DFF_X1)                 0.01      0.01       0.49 r
  data arrival time                                             0.49

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.49
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.43


  Startpoint: DATA_2[9] (input port)
  Endpoint: reg_0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  DATA_2[9] (in)                           0.00      0.00       0.00 f
  DATA_2[9] (net)                7                   0.00       0.00 f
  add_10_U46/ZN (OR2_X1)                   0.01      0.06       0.06 f
  add_10_n74 (net)               2                   0.00       0.06 f
  add_10_U77/ZN (AND2_X1)                  0.01      0.04       0.10 f
  add_10_n47 (net)               1                   0.00       0.10 f
  add_10_U298/ZN (NAND2_X1)                0.02      0.03       0.13 r
  add_10_n251 (net)              3                   0.00       0.13 r
  add_10_U18/Z (CLKBUF_X1)                 0.01      0.05       0.18 r
  add_10_n11 (net)               2                   0.00       0.18 r
  add_10_U304/ZN (AOI21_X1)                0.01      0.03       0.21 f
  add_10_n286 (net)              1                   0.00       0.21 f
  add_10_U68/ZN (NAND2_X1)                 0.01      0.03       0.24 r
  add_10_n282 (net)              2                   0.00       0.24 r
  add_10_U170/ZN (NAND2_X1)                0.01      0.03       0.28 f
  add_10_n284 (net)              2                   0.00       0.28 f
  add_10_U348/ZN (NAND3_X1)                0.01      0.03       0.31 r
  add_10_n278 (net)              1                   0.00       0.31 r
  add_10_U347/ZN (NAND3_X1)                0.01      0.03       0.34 f
  add_10_n275 (net)              1                   0.00       0.34 f
  add_10_U198/ZN (XNOR2_X1)                0.01      0.05       0.39 f
  Add_0[15] (net)                1                   0.00       0.39 f
  U171/ZN (AOI22_X1)                       0.03      0.05       0.45 r
  n138 (net)                     1                   0.00       0.45 r
  U99/ZN (NAND2_X1)                        0.01      0.03       0.47 f
  n193 (net)                     1                   0.00       0.47 f
  reg_0_reg_15_/D (DFF_X1)                 0.01      0.01       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.42


  Startpoint: DATA_1[15] (input port)
  Endpoint: reg_0_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  DATA_1[15] (in)                          0.00      0.00       0.00 r
  DATA_1[15] (net)               5                   0.00       0.00 r
  add_10_U59/ZN (OR2_X1)                   0.01      0.04       0.04 r
  add_10_n43 (net)               2                   0.00       0.04 r
  add_10_U128/ZN (AND4_X1)                 0.01      0.07       0.10 r
  add_10_n62 (net)               1                   0.00       0.10 r
  add_10_U75/ZN (NAND3_X1)                 0.01      0.03       0.13 f
  add_10_n265 (net)              1                   0.00       0.13 f
  add_10_U291/ZN (NOR2_X1)                 0.02      0.04       0.18 r
  add_10_n252 (net)              1                   0.00       0.18 r
  add_10_U290/ZN (NOR2_X1)                 0.01      0.03       0.20 f
  add_10_n239 (net)              2                   0.00       0.20 f
  add_10_U88/ZN (AND2_X2)                  0.01      0.05       0.25 f
  add_10_n58 (net)               6                   0.00       0.25 f
  add_10_U295/ZN (OAI21_X1)                0.02      0.05       0.30 r
  add_10_n208 (net)              1                   0.00       0.30 r
  add_10_U328/ZN (INV_X1)                  0.01      0.03       0.33 f
  add_10_n206 (net)              2                   0.00       0.33 f
  add_10_U36/ZN (XNOR2_X1)                 0.01      0.05       0.38 f
  Add_0[21] (net)                1                   0.00       0.38 f
  U184/ZN (AOI22_X1)                       0.03      0.05       0.44 r
  n149 (net)                     1                   0.00       0.44 r
  U185/ZN (OAI21_X1)                       0.01      0.03       0.47 f
  n187 (net)                     1                   0.00       0.47 f
  reg_0_reg_21_/D (DFF_X1)                 0.01      0.01       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.42


  Startpoint: reg_0_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_9_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_9_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[9] (net)                 1                   0.00       0.08 r
  reg_0[9] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_8_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_8_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[8] (net)                 1                   0.00       0.08 r
  reg_0[8] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_7_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[7] (net)                 1                   0.00       0.08 r
  reg_0[7] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_6_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[6] (net)                 1                   0.00       0.08 r
  reg_0[6] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_5_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_5_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[5] (net)                 1                   0.00       0.08 r
  reg_0[5] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_4_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_4_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[4] (net)                 1                   0.00       0.08 r
  reg_0[4] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_3_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_3_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[3] (net)                 1                   0.00       0.08 r
  reg_0[3] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_2_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_2_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[2] (net)                 1                   0.00       0.08 r
  reg_0[2] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_1_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[1] (net)                 1                   0.00       0.08 r
  reg_0[1] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ds           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_0_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[0] (net)                 1                   0.00       0.08 r
  reg_0[0] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
