Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun  1 17:30:17 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file matrixmul_control_sets_placed.rpt
| Design       : matrixmul
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     12 |            1 |
|     14 |            3 |
|    16+ |           31 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           15 |
| Yes          | No                    | No                     |            1180 |          160 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1004 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------+-----------------------------------------+------------------+----------------+
| Clock Signal |                 Enable Signal                |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------+-----------------------------------------+------------------+----------------+
|  ap_clk      |                                              |                                         |                1 |              4 |
|  ap_clk      | matrixmul_AXILiteS_s_axi_U/waddr             |                                         |                1 |             12 |
|  ap_clk      | j2_reg_1600                                  |                                         |                3 |             14 |
|  ap_clk      | j7_reg_251                                   |                                         |                1 |             14 |
|  ap_clk      | j_reg_1380                                   |                                         |                2 |             14 |
|  ap_clk      | Input_r_0_load_B                             |                                         |                3 |             16 |
|  ap_clk      | Input_r_0_load_A                             |                                         |                3 |             16 |
|  ap_clk      | tmp_6_reg_6140                               |                                         |                4 |             28 |
|  ap_clk      | tmp_13_reg_6400                              |                                         |                5 |             28 |
|  ap_clk      | k_reg_2760                                   |                                         |                5 |             28 |
|  ap_clk      |                                              | matrixmul_AXILiteS_s_axi_U/ap_rst_n_inv |               15 |             56 |
|  ap_clk      | ap_block_state14_io                          |                                         |                9 |             62 |
|  ap_clk      | i1_reg_149[30]_i_2_n_7                       | ap_NS_fsm117_out                        |                6 |             62 |
|  ap_clk      | i6_reg_240[30]_i_2_n_7                       | i6_reg_240[30]_i_1_n_7                  |                8 |             62 |
|  ap_clk      | i_reg_127[30]_i_2_n_7                        | i_reg_127                               |                9 |             62 |
|  ap_clk      | j7_reg_251[30]_i_2_n_7                       | j7_reg_251                              |                7 |             62 |
|  ap_clk      | A_U/matrixmul_A_ram_U/we0                    | j_reg_1380                              |                6 |             62 |
|  ap_clk      | p_37_in                                      |                                         |                9 |             62 |
|  ap_clk      | B_U/matrixmul_A_ram_U/we0                    | j2_reg_1600                             |                5 |             62 |
|  ap_clk      | ap_CS_fsm_state4                             |                                         |                9 |             62 |
|  ap_clk      | ap_CS_fsm_state13                            |                                         |                9 |             62 |
|  ap_clk      | ap_CS_fsm_state16                            | k_reg_276                               |                5 |             62 |
|  ap_clk      | ap_CS_fsm_state3                             |                                         |                9 |             62 |
|  ap_clk      | ap_CS_fsm_state6                             |                                         |                9 |             62 |
|  ap_clk      | ap_CS_fsm_state7                             |                                         |                9 |             62 |
|  ap_clk      | matrixmul_AXILiteS_s_axi_U/rdata[31]_i_1_n_7 |                                         |                9 |             64 |
|  ap_clk      | matrixmul_AXILiteS_s_axi_U/p_0_in1_out       | matrixmul_AXILiteS_s_axi_U/ap_rst_n_inv |                6 |             64 |
|  ap_clk      | AB_1_load_A                                  |                                         |                6 |             64 |
|  ap_clk      | matrixmul_AXILiteS_s_axi_U/p_0_in3_out       | matrixmul_AXILiteS_s_axi_U/ap_rst_n_inv |                7 |             64 |
|  ap_clk      | matrixmul_AXILiteS_s_axi_U/p_0_in5_out       | matrixmul_AXILiteS_s_axi_U/ap_rst_n_inv |                5 |             64 |
|  ap_clk      | AB_1_load_B                                  |                                         |               10 |             64 |
|  ap_clk      | i4_reg_1940                                  | n_reg_205[31]_i_1_n_7                   |               16 |            126 |
|  ap_clk      | i5_reg_2290                                  | p_reg_217[31]_i_1_n_7                   |               15 |            126 |
|  ap_clk      | i3_reg_1710                                  | m_reg_182[31]_i_1_n_7                   |               14 |            126 |
|  ap_clk      | ln_0_data_reg[31]_i_1_n_7                    |                                         |               21 |            192 |
|  ap_clk      | ap_CS_fsm_state2                             |                                         |               24 |            192 |
+--------------+----------------------------------------------+-----------------------------------------+------------------+----------------+


