#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x98510c8 .scope module, "Mips_tb" "Mips_tb" 2 3;
 .timescale 0 0;
P_0x986fc9c .param/str "IM_DATA" 2 22, "../tb/testall.hex";
P_0x986fcb0 .param/l "NMEM" 2 21, +C4<01000100>;
P_0x986fcc4 .param/l "addr0_time" 2 16, +C4<010100>;
P_0x986fcd8 .param/l "addr1_time" 2 17, +C4<0101000>;
P_0x986fcec .param/l "addr2_time" 2 18, +C4<0111100>;
P_0x986fd00 .param/l "begin_time" 2 14, +C4<0>;
P_0x986fd14 .param/l "clock_time" 2 15, +C4<01010>;
P_0x986fd28 .param/l "finish_time" 2 19, +C4<0110010000>;
v0x98ae998_0 .var "addr", 17 0;
v0x98ae9e8_0 .var "chip_en", 0 0;
v0x98aea38_0 .var "clk", 0 0;
RS_0x987c9f4/0/0 .resolv tri, L_0x98aee70, L_0x98af280, L_0x98af918, L_0x98afd58;
RS_0x987c9f4/0/4 .resolv tri, v0x98abc48_0, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
RS_0x987c9f4 .resolv tri, RS_0x987c9f4/0/0, RS_0x987c9f4/0/4, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0x98aeac0_0 .net8 "data", 15 0, RS_0x987c9f4; 5 drivers
v0x98aeb78_0 .var "hb_mask", 0 0;
v0x98aebc8_0 .var "lb_mask", 0 0;
v0x98aec50_0 .var "oute", 0 0;
v0x98aecd8_0 .var "rst", 0 0;
v0x98aed28_0 .var "wre", 0 0;
S_0x98ade38 .scope module, "RAM" "Ram" 2 66, 3 1, S_0x98510c8;
 .timescale 0 0;
L_0x98aee00 .functor BUFZ 16, L_0x98aedb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x98aef60 .functor AND 1, L_0x98aeec0, L_0x98aef10, C4<1>, C4<1>;
L_0x98af058 .functor AND 1, L_0x98aef60, L_0x98af008, C4<1>, C4<1>;
L_0x98aeca0 .functor AND 1, L_0x98af2d0, L_0x98af388, C4<1>, C4<1>;
L_0x98af4c8 .functor AND 1, L_0x98aeca0, L_0x98af478, C4<1>, C4<1>;
v0x98adeb8_0 .net *"_s0", 15 0, L_0x98aedb0; 1 drivers
v0x98ae090_0 .net *"_s10", 0 0, L_0x98aef60; 1 drivers
v0x98ae0e0_0 .net *"_s13", 0 0, L_0x98af008; 1 drivers
v0x98ae130_0 .net *"_s14", 0 0, L_0x98af058; 1 drivers
v0x98ae180_0 .net *"_s17", 7 0, L_0x98af100; 1 drivers
v0x98ae1d0_0 .net *"_s18", 7 0, C4<zzzzzzzz>; 0 drivers
v0x98ae220_0 .net *"_s20", 7 0, L_0x98af188; 1 drivers
v0x98ae270_0 .net *"_s25", 0 0, L_0x98af2d0; 1 drivers
v0x98ae2c0_0 .net *"_s27", 0 0, L_0x98af388; 1 drivers
v0x98ae310_0 .net *"_s28", 0 0, L_0x98aeca0; 1 drivers
v0x98ae360_0 .net *"_s31", 0 0, L_0x98af478; 1 drivers
v0x98ae3b0_0 .net *"_s32", 0 0, L_0x98af4c8; 1 drivers
v0x98ae400_0 .net *"_s35", 7 0, L_0x98af570; 1 drivers
v0x98ae450_0 .net *"_s36", 7 0, C4<zzzzzzzz>; 0 drivers
v0x98ae4a0_0 .net *"_s38", 7 0, L_0x98af5f8; 1 drivers
v0x98ae4f0_0 .net *"_s7", 0 0, L_0x98aeec0; 1 drivers
v0x98ae588_0 .net *"_s9", 0 0, L_0x98aef10; 1 drivers
RS_0x987cb5c .resolv tri, v0x98ae998_0, L_0x98af6f0, C4<zzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzz>;
v0x98ae5d8_0 .net8 "addr", 17 0, RS_0x987cb5c; 2 drivers
RS_0x987cb74 .resolv tri, v0x98ae9e8_0, C4<0>, C4<z>, C4<z>;
v0x98ae678_0 .net8 "chip_en", 0 0, RS_0x987cb74; 2 drivers
v0x98ae6c8_0 .var "d", 15 0;
v0x98ae628_0 .alias "data", 15 0, v0x98aeac0_0;
RS_0x987cbbc .resolv tri, v0x98aeb78_0, C4<0>, C4<z>, C4<z>;
v0x98ae770_0 .net8 "hb_mask", 0 0, RS_0x987cbbc; 2 drivers
RS_0x987cbd4 .resolv tri, v0x98aebc8_0, C4<0>, C4<z>, C4<z>;
v0x98ae718_0 .net8 "lb_mask", 0 0, RS_0x987cbd4; 2 drivers
v0x98ae820 .array "memory", 262143 0, 15 0;
RS_0x987cbec .resolv tri, v0x98aec50_0, C4<0>, C4<z>, C4<z>;
v0x98ae7c0_0 .net8 "oute", 0 0, RS_0x987cbec; 2 drivers
v0x98ae8d8_0 .net "q", 15 0, L_0x98aee00; 1 drivers
RS_0x987cc04 .resolv tri, v0x98aed28_0, L_0x98add60, C4<z>, C4<z>;
v0x98ae870_0 .net8 "wre", 0 0, RS_0x987cc04; 2 drivers
E_0x98a0ed0/0 .event edge, v0x98ae6c8_0, v0x98ab698_0, v0x98ac208_0, v0x98ad5b0_0;
E_0x98a0ed0/1 .event edge, v0x98aca58_0, v0x98adf38_0, v0x98ac388_0;
E_0x98a0ed0 .event/or E_0x98a0ed0/0, E_0x98a0ed0/1;
L_0x98aedb0 .array/port v0x98ae820, RS_0x987cb5c;
L_0x98aee70 .part/pv L_0x98af188, 0, 8, 16;
L_0x98aeec0 .reduce/nor RS_0x987cb74;
L_0x98aef10 .reduce/nor RS_0x987cbec;
L_0x98af008 .reduce/nor RS_0x987cbd4;
L_0x98af100 .part L_0x98aee00, 0, 8;
L_0x98af188 .functor MUXZ 8, C4<zzzzzzzz>, L_0x98af100, L_0x98af058, C4<>;
L_0x98af280 .part/pv L_0x98af5f8, 8, 8, 16;
L_0x98af2d0 .reduce/nor RS_0x987cb74;
L_0x98af388 .reduce/nor RS_0x987cbec;
L_0x98af478 .reduce/nor RS_0x987cbbc;
L_0x98af570 .part L_0x98aee00, 8, 8;
L_0x98af5f8 .functor MUXZ 8, C4<zzzzzzzz>, L_0x98af570, L_0x98af4c8, C4<>;
S_0x9851dc0 .scope module, "MIPS" "Mips" 2 76, 4 8, S_0x98510c8;
 .timescale 0 0;
L_0x98af6f0 .functor BUFZ 18, v0x98ac1b8_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x98add60 .functor BUFZ 1, L_0x98b04a0, C4<0>, C4<0>, C4<0>;
v0x98ac208_0 .alias "addr", 17 0, v0x98ae5d8_0;
v0x98ac388_0 .alias "chip_en", 0 0, v0x98ae678_0;
v0x98ac3d8_0 .net "clock", 0 0, v0x98aea38_0; 1 drivers
v0x98ac428_0 .var "clock_div", 0 0;
v0x98a71b0_0 .var/i "contador0", 31 0;
v0x98ac540_0 .var/i "contador1", 31 0;
v0x98ac590_0 .alias "data", 15 0, v0x98aeac0_0;
v0x98ac618_0 .net "ex_if_stall", 0 0, v0x98a9278_0; 1 drivers
v0x98ac6a0_0 .net "ex_mem_readmem", 0 0, v0x98a92e8_0; 1 drivers
v0x98ac728_0 .net "ex_mem_regb", 31 0, v0x98a9338_0; 1 drivers
v0x98ac7b0_0 .net "ex_mem_regdest", 4 0, v0x98a9388_0; 1 drivers
v0x98ac838_0 .net "ex_mem_selwsource", 0 0, v0x98a93d8_0; 1 drivers
v0x98ac8f8_0 .net "ex_mem_wbvalue", 31 0, v0x98a9428_0; 1 drivers
v0x98ac980_0 .net "ex_mem_writemem", 0 0, v0x98a9478_0; 1 drivers
v0x98ac9d0_0 .net "ex_mem_writereg", 0 0, v0x98a94c8_0; 1 drivers
v0x98aca58_0 .alias "hb_mask", 0 0, v0x98ae770_0;
v0x98acaf0_0 .net "id_ex_aluop", 2 0, v0x98a7758_0; 1 drivers
v0x98acb40_0 .net "id_ex_imedext", 31 0, v0x98a78c0_0; 1 drivers
v0x98acbe0_0 .net "id_ex_readmem", 0 0, v0x98a7820_0; 1 drivers
v0x98acc30_0 .net "id_ex_rega", 31 0, L_0x98b1780; 1 drivers
v0x98acb90_0 .net "id_ex_regb", 31 0, L_0x98a83f0; 1 drivers
v0x98accd8_0 .net "id_ex_regdest", 4 0, v0x98a7af0_0; 1 drivers
v0x98acc80_0 .net "id_ex_se", 0 0, v0x98a7c00_0; 1 drivers
v0x98acd88_0 .net "id_ex_selalushift", 0 0, v0x98a7a08_0; 1 drivers
v0x98acd28_0 .net "id_ex_selimregb", 0 0, v0x98a7a58_0; 1 drivers
v0x98ace40_0 .net "id_ex_selwsource", 0 0, C4<z>; 0 drivers
v0x98acdd8_0 .net "id_ex_shiftamt", 4 0, L_0x98b0df0; 1 drivers
v0x98acf00_0 .net "id_ex_shiftop", 1 0, v0x98a7b78_0; 1 drivers
v0x98ace90_0 .net "id_ex_unsig", 0 0, v0x98a7d68_0; 1 drivers
v0x98acfc8_0 .net "id_ex_writemem", 0 0, v0x98a7cd8_0; 1 drivers
v0x98acf50_0 .net "id_ex_writeov", 0 0, v0x98a7e88_0; 1 drivers
v0x98ad0d0_0 .net "id_ex_writereg", 0 0, v0x98a7e08_0; 1 drivers
v0x98ad018_0 .net "id_if_pcimd2ext", 31 0, L_0x98b1260; 1 drivers
v0x98ad1a8_0 .net "id_if_pcindex", 31 0, L_0x98b1630; 1 drivers
v0x98ad120_0 .net "id_if_rega", 31 0, L_0x98b0c30; 1 drivers
v0x98ad288_0 .net "id_if_selpcsource", 0 0, L_0x98b1cd8; 1 drivers
v0x98ad1f8_0 .net "id_if_selpctype", 1 0, C4<zz>; 0 drivers
v0x98ad370_0 .net "id_reg_addra", 4 0, L_0x98b1820; 1 drivers
v0x98ad2d8_0 .net "id_reg_addrb", 4 0, L_0x98b18d8; 1 drivers
RS_0x987bfbc .resolv tri, v0x98a5ba8_0, v0x98aac48_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x98ad460_0 .net8 "if_id_instruc", 31 0, RS_0x987bfbc; 2 drivers
RS_0x987bfd4 .resolv tri, v0x98a5c08_0, v0x98aacd0_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x98ad3c0_0 .net8 "if_id_nextpc", 31 0, RS_0x987bfd4; 2 drivers
v0x98ad410_0 .net "if_mc_addr", 17 0, L_0x98b0608; 1 drivers
v0x98ad560_0 .net "if_mc_en", 0 0, C4<z>; 0 drivers
v0x98ad5b0_0 .alias "lb_mask", 0 0, v0x98ae718_0;
v0x98ad4b0_0 .net "mc_if_data", 31 0, v0x98abd08_0; 1 drivers
v0x98ad6b8_0 .net "mc_ram_addr", 17 0, v0x98ac1b8_0; 1 drivers
v0x98ad600_0 .net "mc_ram_wre", 0 0, L_0x98b04a0; 1 drivers
v0x98ad7c8_0 .net "mem_mc_addr", 17 0, L_0x98b0a90; 1 drivers
RS_0x987c76c .resolv tri, v0x98abca8_0, L_0x98b0b78, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x98ad708_0 .net8 "mem_mc_data", 31 0, RS_0x987c76c; 2 drivers
RS_0x987c784 .resolv tri, v0x98aada8_0, L_0x98b0998, C4<z>, C4<z>;
v0x98ad8e0_0 .net8 "mem_mc_en", 0 0, RS_0x987c784; 2 drivers
v0x98ad818_0 .net "mem_mc_rw", 0 0, L_0x98b06a8; 1 drivers
v0x98ad868_0 .net "mem_wb_regdest", 4 0, v0x98aa730_0; 1 drivers
v0x98ada40_0 .net "mem_wb_wbvalue", 31 0, v0x98aa6c8_0; 1 drivers
v0x98adac8_0 .net "mem_wb_writereg", 0 0, v0x98aa7f0_0; 1 drivers
v0x98ad968_0 .alias "oute", 0 0, v0x98ae7c0_0;
v0x98ad9b8_0 .net "reg_id_ass_dataa", 31 0, v0x98a0800_0; 1 drivers
v0x98adc00_0 .net "reg_id_ass_datab", 31 0, v0x98a0850_0; 1 drivers
RS_0x987b86c .resolv tri, v0x98a0930_0, v0x98a5620_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x98adc50_0 .net8 "reg_id_dataa", 31 0, RS_0x987b86c; 2 drivers
RS_0x987b884 .resolv tri, v0x98a0990_0, v0x98a5670_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x98adb18_0 .net8 "reg_id_datab", 31 0, RS_0x987b884; 2 drivers
v0x98adb68_0 .net "reset", 0 0, v0x98aecd8_0; 1 drivers
v0x98add98_0 .net "wb_reg_addr", 4 0, L_0x98b2db0; 1 drivers
v0x98adde8_0 .net "wb_reg_data", 31 0, L_0x98b2de8; 1 drivers
v0x98adcd8_0 .net "wb_reg_en", 0 0, L_0x98b2368; 1 drivers
v0x98adf38_0 .alias "wre", 0 0, v0x98ae870_0;
E_0x9847850 .event posedge, v0x98abb88_0;
S_0x98aaf70 .scope module, "MEMCONTROLLER" "MemControler" 4 94, 5 2, S_0x9851dc0;
 .timescale 0 0;
L_0x98b0218 .functor NOT 1, L_0x98b04a0, C4<0>, C4<0>, C4<0>;
L_0x98abe58 .functor AND 1, L_0x98b02b8, C4<z>, C4<1>, C4<1>;
L_0x98b03f8 .functor OR 1, L_0x98abe58, L_0x98b03a8, C4<0>, C4<0>;
v0x98aba08_0 .net *"_s3", 0 0, L_0x98b02b8; 1 drivers
v0x98aba68_0 .net *"_s4", 0 0, L_0x98abe58; 1 drivers
v0x98abac8_0 .net *"_s7", 0 0, L_0x98b03a8; 1 drivers
v0x98abb28_0 .net *"_s8", 0 0, L_0x98b03f8; 1 drivers
v0x98abb88_0 .alias "clock", 0 0, v0x98ac3d8_0;
v0x98abbe8_0 .var/i "cont", 31 0;
v0x98abc48_0 .var "data1", 15 0;
v0x98abca8_0 .var "data2", 31 0;
v0x98abd08_0 .var "data3", 31 0;
v0x98abd68_0 .alias "if_mc_addr", 17 0, v0x98ad410_0;
v0x98abdb8_0 .alias "if_mc_en", 0 0, v0x98ad560_0;
v0x98abe08_0 .alias "mc_if_data", 31 0, v0x98ad4b0_0;
v0x98abe90_0 .alias "mc_ram_addr", 17 0, v0x98ad6b8_0;
v0x98abee0_0 .alias "mc_ram_data", 15 0, v0x98aeac0_0;
v0x98abf30_0 .alias "mc_ram_wre", 0 0, v0x98ad600_0;
v0x98abfa0_0 .alias "mem_mc_addr", 17 0, v0x98ad7c8_0;
v0x98ac058_0 .alias "mem_mc_data", 31 0, v0x98ad708_0;
v0x98ac0c8_0 .alias "mem_mc_en", 0 0, v0x98ad8e0_0;
v0x98ac168_0 .alias "mem_mc_rw", 0 0, v0x98ad818_0;
v0x98ac1b8_0 .var "ram_addr", 17 0;
v0x98ac118_0 .alias "reset", 0 0, v0x98adb68_0;
v0x98a87a0_0 .var "zero", 0 0;
E_0x98a54a0/0 .event negedge, v0x98a0b58_0;
E_0x98a54a0/1 .event posedge, v0x98abb88_0;
E_0x98a54a0 .event/or E_0x98a54a0/0, E_0x98a54a0/1;
L_0x98b02b8 .reduce/nor RS_0x987c784;
L_0x98b03a8 .reduce/nor L_0x98b06a8;
L_0x98b04a0 .reduce/nor L_0x98b03f8;
S_0x98aaff0 .scope module, "dut" "Ram" 5 33, 3 1, S_0x98aaf70;
 .timescale 0 0;
L_0x98aec18 .functor BUFZ 16, L_0x98af860, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x98aae48 .functor AND 1, L_0x98af968, L_0x98afa20, C4<1>, C4<1>;
L_0x98afb30 .functor AND 1, L_0x98aae48, L_0x98afae0, C4<1>, C4<1>;
L_0x98afef8 .functor AND 1, L_0x98aeb10, L_0x98afe70, C4<1>, C4<1>;
L_0x98afff0 .functor AND 1, L_0x98afef8, L_0x98affa0, C4<1>, C4<1>;
v0x98ab070_0 .net *"_s0", 15 0, L_0x98af860; 1 drivers
v0x98ab0c0_0 .net *"_s10", 0 0, L_0x98aae48; 1 drivers
v0x98ab110_0 .net *"_s13", 0 0, L_0x98afae0; 1 drivers
v0x98ab160_0 .net *"_s14", 0 0, L_0x98afb30; 1 drivers
v0x98ab1b0_0 .net *"_s17", 7 0, L_0x98afbd8; 1 drivers
v0x98ab200_0 .net *"_s18", 7 0, C4<zzzzzzzz>; 0 drivers
v0x98ab250_0 .net *"_s20", 7 0, L_0x98afc60; 1 drivers
v0x98ab2a0_0 .net *"_s25", 0 0, L_0x98aeb10; 1 drivers
v0x98ab2f0_0 .net *"_s27", 0 0, L_0x98afe70; 1 drivers
v0x98ab340_0 .net *"_s28", 0 0, L_0x98afef8; 1 drivers
v0x98ab390_0 .net *"_s31", 0 0, L_0x98affa0; 1 drivers
v0x98ab3e0_0 .net *"_s32", 0 0, L_0x98afff0; 1 drivers
v0x98ab430_0 .net *"_s35", 7 0, L_0x98b0098; 1 drivers
v0x98ab480_0 .net *"_s36", 7 0, C4<zzzzzzzz>; 0 drivers
v0x98ab510_0 .net *"_s38", 7 0, L_0x98b0120; 1 drivers
v0x98ab560_0 .net *"_s7", 0 0, L_0x98af968; 1 drivers
v0x98ab5f8_0 .net *"_s9", 0 0, L_0x98afa20; 1 drivers
v0x98ab648_0 .alias "addr", 17 0, v0x98ad6b8_0;
v0x98ab6e8_0 .net "chip_en", 0 0, v0x98a87a0_0; 1 drivers
v0x98ab738_0 .var "d", 15 0;
v0x98ab698_0 .alias "data", 15 0, v0x98aeac0_0;
v0x98ab7e0_0 .alias "hb_mask", 0 0, v0x98ab6e8_0;
v0x98ab788_0 .alias "lb_mask", 0 0, v0x98ab6e8_0;
v0x98ab890 .array "memory", 262143 0, 15 0;
v0x98ab830_0 .net "oute", 0 0, L_0x98b0218; 1 drivers
v0x98ab948_0 .net "q", 15 0, L_0x98aec18; 1 drivers
v0x98ab8e0_0 .alias "wre", 0 0, v0x98ad600_0;
E_0x98a7f28/0 .event edge, v0x98ab738_0, v0x98ab698_0, v0x98ab648_0, v0x98ab6e8_0;
E_0x98a7f28/1 .event edge, v0x98ab8e0_0;
E_0x98a7f28 .event/or E_0x98a7f28/0, E_0x98a7f28/1;
L_0x98af860 .array/port v0x98ab890, v0x98ac1b8_0;
L_0x98af918 .part/pv L_0x98afc60, 0, 8, 16;
L_0x98af968 .reduce/nor v0x98a87a0_0;
L_0x98afa20 .reduce/nor L_0x98b0218;
L_0x98afae0 .reduce/nor v0x98a87a0_0;
L_0x98afbd8 .part L_0x98aec18, 0, 8;
L_0x98afc60 .functor MUXZ 8, C4<zzzzzzzz>, L_0x98afbd8, L_0x98afb30, C4<>;
L_0x98afd58 .part/pv L_0x98b0120, 8, 8, 16;
L_0x98aeb10 .reduce/nor v0x98a87a0_0;
L_0x98afe70 .reduce/nor L_0x98b0218;
L_0x98affa0 .reduce/nor v0x98a87a0_0;
L_0x98b0098 .part L_0x98aec18, 8, 8;
L_0x98b0120 .functor MUXZ 8, C4<zzzzzzzz>, L_0x98b0098, L_0x98afff0, C4<>;
S_0x98aa8b8 .scope module, "FETCH" "Fetch" 4 99, 6 1, S_0x9851dc0;
 .timescale 0 0;
v0x98aa938_0 .net "clock", 0 0, v0x98ac428_0; 1 drivers
v0x98aa988_0 .alias "ex_if_stall", 0 0, v0x98ac618_0;
v0x98aa9d8_0 .alias "id_if_pcimd2ext", 31 0, v0x98ad018_0;
v0x98aaa28_0 .alias "id_if_pcindex", 31 0, v0x98ad1a8_0;
v0x98aaab0_0 .alias "id_if_rega", 31 0, v0x98ad120_0;
v0x98aab38_0 .alias "id_if_selpcsource", 0 0, v0x98ad288_0;
v0x98aabc0_0 .alias "id_if_selpctype", 1 0, v0x98ad1f8_0;
v0x98aac48_0 .var "if_id_instruc", 31 0;
v0x98aacd0_0 .var "if_id_nextpc", 31 0;
v0x98aad58_0 .alias "if_mc_addr", 17 0, v0x98ad410_0;
v0x98aada8_0 .var "if_mc_en", 0 0;
v0x98aadf8_0 .alias "mc_if_data", 31 0, v0x98ad4b0_0;
v0x98aae80_0 .var "pc", 31 0;
v0x98aaed0_0 .var "pc_anterior", 31 0;
v0x98aaf20_0 .alias "reset", 0 0, v0x98adb68_0;
L_0x98b0608 .part v0x98aae80_0, 0, 18;
S_0x98a9e68 .scope module, "MEMORY" "Memory" 4 104, 7 1, S_0x9851dc0;
 .timescale 0 0;
L_0x98b06a8 .functor AND 1, L_0x98b0658, C4<z>, C4<1>, C4<1>;
L_0x98b0770 .functor XNOR 1, v0x98a92e8_0, C4<1>, C4<0>, C4<0>;
L_0x98b0808 .functor XNOR 1, v0x98a9478_0, C4<1>, C4<0>, C4<0>;
L_0x98b0878 .functor OR 1, L_0x98b0770, L_0x98b0808, C4<0>, C4<0>;
L_0x98b0b08 .functor XNOR 1, L_0x98b06a8, C4<1>, C4<0>, C4<0>;
v0x98a9d20_0 .net *"_s1", 0 0, L_0x98b0658; 1 drivers
v0x98a9ee8_0 .net *"_s10", 0 0, L_0x98b0808; 1 drivers
v0x98a9f38_0 .net *"_s12", 0 0, L_0x98b0878; 1 drivers
v0x98a9f88_0 .net *"_s14", 0 0, C4<1>; 1 drivers
v0x98a9fd8_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x98aa028_0 .net *"_s22", 0 0, C4<1>; 1 drivers
v0x98aa078_0 .net *"_s24", 0 0, L_0x98b0b08; 1 drivers
v0x98aa0c8_0 .net *"_s26", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x98aa118_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0x98aa168_0 .net *"_s6", 0 0, L_0x98b0770; 1 drivers
v0x98aa1b8_0 .net *"_s8", 0 0, C4<1>; 1 drivers
v0x98aa208_0 .alias "clock", 0 0, v0x98aa938_0;
v0x98aa258_0 .alias "ex_mem_readmem", 0 0, v0x98ac6a0_0;
v0x98aa2a8_0 .alias "ex_mem_regb", 31 0, v0x98ac728_0;
v0x98aa2f8_0 .alias "ex_mem_regdest", 4 0, v0x98ac7b0_0;
v0x98aa348_0 .alias "ex_mem_selwsource", 0 0, v0x98ac838_0;
v0x98aa3e0_0 .alias "ex_mem_wbvalue", 31 0, v0x98ac8f8_0;
v0x98aa430_0 .alias "ex_mem_writemem", 0 0, v0x98ac980_0;
v0x98aa4d0_0 .alias "ex_mem_writereg", 0 0, v0x98ac9d0_0;
v0x98aa520_0 .net "ex_memread_mem", 0 0, C4<z>; 0 drivers
v0x98aa480_0 .net "ex_memwritemem", 0 0, C4<z>; 0 drivers
v0x98aa5c8_0 .alias "mem_mc_addr", 17 0, v0x98ad7c8_0;
v0x98aa570_0 .alias "mem_mc_data", 31 0, v0x98ad708_0;
v0x98aa678_0 .alias "mem_mc_en", 0 0, v0x98ad8e0_0;
v0x98aa618_0 .alias "mem_mc_rw", 0 0, v0x98ad818_0;
v0x98aa730_0 .var "mem_wb_regdest", 4 0;
v0x98aa6c8_0 .var "mem_wb_wbvalue", 31 0;
v0x98aa7f0_0 .var "mem_wb_writereg", 0 0;
v0x98aa780_0 .alias "reset", 0 0, v0x98adb68_0;
L_0x98b0658 .reduce/nor C4<z>;
L_0x98b0998 .functor MUXZ 1, C4<0>, C4<1>, L_0x98b0878, C4<>;
L_0x98b0a90 .part v0x98a9428_0, 0, 18;
L_0x98b0b78 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, v0x98a9338_0, L_0x98b0b08, C4<>;
S_0x98a8b78 .scope module, "EXECUTE" "Execute" 4 110, 8 14, S_0x9851dc0;
 .timescale 0 0;
v0x98a9068_0 .net "aluout", 31 0, v0x98a8e88_0; 1 drivers
v0x98a90d8_0 .net "aluov", 0 0, v0x98a8fc8_0; 1 drivers
v0x98a9148_0 .var "b", 31 0;
v0x98a91b8_0 .alias "clock", 0 0, v0x98aa938_0;
v0x98a9208_0 .net "compout", 0 0, v0x98a8f28_0; 1 drivers
v0x98a9278_0 .var "ex_if_stall", 0 0;
v0x98a92e8_0 .var "ex_mem_readmem", 0 0;
v0x98a9338_0 .var "ex_mem_regb", 31 0;
v0x98a9388_0 .var "ex_mem_regdest", 4 0;
v0x98a93d8_0 .var "ex_mem_selwsource", 0 0;
v0x98a9428_0 .var "ex_mem_wbvalue", 31 0;
v0x98a9478_0 .var "ex_mem_writemem", 0 0;
v0x98a94c8_0 .var "ex_mem_writereg", 0 0;
v0x98a9518_0 .alias "id_ex_aluop", 2 0, v0x98acaf0_0;
v0x98a95d0_0 .alias "id_ex_imedext", 31 0, v0x98acb40_0;
v0x98a9620_0 .alias "id_ex_readmem", 0 0, v0x98acbe0_0;
v0x98a96b8_0 .alias "id_ex_rega", 31 0, v0x98acc30_0;
v0x98a9770_0 .alias "id_ex_regb", 31 0, v0x98acb90_0;
v0x98a9878_0 .alias "id_ex_regdest", 4 0, v0x98accd8_0;
v0x98a98c8_0 .alias "id_ex_selalushift", 0 0, v0x98acd88_0;
v0x98a97c0_0 .alias "id_ex_selimregb", 0 0, v0x98acd28_0;
v0x98a9970_0 .alias "id_ex_selwsource", 0 0, v0x98ace40_0;
v0x98a9918_0 .alias "id_ex_shiftamt", 4 0, v0x98acdd8_0;
v0x98a9a88_0 .alias "id_ex_shiftop", 1 0, v0x98acf00_0;
v0x98a99c0_0 .alias "id_ex_unsig", 0 0, v0x98ace90_0;
v0x98a9c10_0 .alias "id_ex_writemem", 0 0, v0x98acfc8_0;
v0x98a9ad8_0 .alias "id_ex_writeov", 0 0, v0x98acf50_0;
v0x98a9cd0_0 .alias "id_ex_writereg", 0 0, v0x98ad0d0_0;
v0x98a9c60_0 .alias "reset", 0 0, v0x98adb68_0;
v0x98a9d98_0 .net "result", 31 0, v0x98a8cc8_0; 1 drivers
S_0x98a8db8 .scope module, "ALU" "Alu" 8 101, 9 1, S_0x98a8b78;
 .timescale 0 0;
v0x98a8e38_0 .alias "a", 31 0, v0x98acc30_0;
v0x98a8e88_0 .var "aluout", 31 0;
v0x98a8ed8_0 .net "b", 31 0, v0x98a9148_0; 1 drivers
v0x98a8f28_0 .var "compout", 0 0;
v0x98a8f78_0 .alias "op", 2 0, v0x98acaf0_0;
v0x98a8fc8_0 .var "overflow", 0 0;
v0x98a9018_0 .alias "unsig", 0 0, v0x98ace90_0;
E_0x98a89b8 .event edge, v0x98a1570_0, v0x98a8ed8_0, v0x98a12f8_0, v0x98a1490_0;
S_0x98a8bf8 .scope module, "SHIFTER" "Shifter" 8 102, 10 1, S_0x98a8b78;
 .timescale 0 0;
v0x98a8c78_0 .alias "in", 31 0, v0x98acb90_0;
v0x98a8cc8_0 .var "result", 31 0;
v0x98a8d18_0 .alias "shiftamt", 4 0, v0x98acdd8_0;
v0x98a8d68_0 .alias "shiftop", 1 0, v0x98acf00_0;
S_0x98a0ef0 .scope module, "DECODE" "Decode" 4 119, 11 4, S_0x9851dc0;
 .timescale 0 0;
L_0x98b0c30 .functor BUFZ 32, v0x98a0800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x98a83f0 .functor BUFZ 32, RS_0x987b884, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x98b1780 .functor BUFZ 32, RS_0x987b86c, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x98a6870_0 .net *"_s10", 31 0, L_0x98b0f40; 1 drivers
v0x98a68e0_0 .net *"_s12", 31 0, L_0x98b0f90; 1 drivers
v0x98a6940_0 .net *"_s16", 29 0, L_0x98b1210; 1 drivers
v0x98a69a0_0 .net *"_s18", 1 0, C4<00>; 1 drivers
v0x98a69f0_0 .net *"_s21", 3 0, L_0x98b1350; 1 drivers
v0x98a6a50_0 .net *"_s23", 25 0, L_0x98b13a0; 1 drivers
v0x98a6ab0_0 .net *"_s24", 25 0, L_0x98b1478; 1 drivers
v0x98a6b10_0 .net *"_s26", 23 0, L_0x98b13f0; 1 drivers
v0x98a6b70_0 .net *"_s28", 1 0, C4<00>; 1 drivers
v0x98a6bd0_0 .net *"_s30", 29 0, L_0x98b1538; 1 drivers
v0x98a6c30_0 .net *"_s35", 1 0, C4<00>; 1 drivers
v0x98a6c90_0 .net *"_s44", 1 0, C4<10>; 1 drivers
v0x98a6cf0_0 .net *"_s46", 0 0, L_0x98b1ac8; 1 drivers
v0x98a6d50_0 .net *"_s48", 1 0, C4<01>; 1 drivers
v0x98a6db0_0 .net *"_s5", 0 0, L_0x98b0da0; 1 drivers
v0x98a6e10_0 .net *"_s50", 0 0, L_0x98b1b40; 1 drivers
v0x98a6eb8_0 .net *"_s52", 0 0, C4<1>; 1 drivers
v0x98a6f18_0 .net *"_s54", 0 0, C4<0>; 1 drivers
v0x98a6fb8_0 .net *"_s56", 0 0, L_0x98b1c50; 1 drivers
v0x98a7008_0 .net *"_s6", 15 0, L_0x98b0e58; 1 drivers
v0x98a6f68_0 .net *"_s9", 15 0, L_0x98b0ef0; 1 drivers
v0x98a70b0_0 .net "addrc", 4 0, C4<zzzzz>; 0 drivers
v0x98a7058_0 .net "aluop", 2 0, C4<zzz>; 0 drivers
v0x98a7160_0 .net "alushift", 0 0, v0x98a63a8_0; 1 drivers
v0x98a7218_0 .var "bit_extension", 15 0;
v0x98a7268_0 .alias "clock", 0 0, v0x98aa938_0;
v0x98a7328_0 .net "compop", 2 0, C4<zzz>; 0 drivers
v0x98a7378_0 .net "compout", 0 0, v0x98a6060_0; 1 drivers
v0x98a72b8_0 .net "datac", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x98a7440_0 .net "enc", 0 0, C4<z>; 0 drivers
v0x98a73e8_0 .net "ex_if_stall", 0 0, v0x98a1810_0; 1 drivers
v0x98a7510_0 .net "ex_mem_readmem", 0 0, v0x98a1880_0; 1 drivers
v0x98a7490_0 .net "ex_mem_regb", 31 0, v0x98a18d0_0; 1 drivers
v0x98a75e8_0 .net "ex_mem_regdest", 4 0, v0x98a1920_0; 1 drivers
v0x98a7580_0 .net "ex_mem_selwsource", 0 0, v0x98a1970_0; 1 drivers
v0x98a76e8_0 .net "ex_mem_wbvalue", 31 0, v0x98a19c0_0; 1 drivers
v0x98a7658_0 .net "ex_mem_writemem", 0 0, v0x98a1a10_0; 1 drivers
v0x98a77d0_0 .net "ex_mem_writereg", 0 0, v0x98a1aa8_0; 1 drivers
v0x98a7758_0 .var "id_ex_aluop", 2 0;
v0x98a78c0_0 .var "id_ex_imedext", 31 0;
v0x98a7820_0 .var "id_ex_readmem", 0 0;
v0x98a79b8_0 .alias "id_ex_rega", 31 0, v0x98acc30_0;
v0x98a7948_0 .alias "id_ex_regb", 31 0, v0x98acb90_0;
v0x98a7af0_0 .var "id_ex_regdest", 4 0;
v0x98a7a08_0 .var "id_ex_selalushift", 0 0;
v0x98a7a58_0 .var "id_ex_selimregb", 0 0;
v0x98a7c00_0 .var "id_ex_selwsource", 0 0;
v0x98a7c50_0 .alias "id_ex_shiftamt", 4 0, v0x98acdd8_0;
v0x98a7b78_0 .var "id_ex_shiftop", 1 0;
v0x98a7d68_0 .var "id_ex_unsig", 0 0;
v0x98a7cd8_0 .var "id_ex_writemem", 0 0;
v0x98a7e88_0 .var "id_ex_writeov", 0 0;
v0x98a7db8_0 .net "id_ex_writeovi", 0 0, C4<z>; 0 drivers
v0x98a7e08_0 .var "id_ex_writereg", 0 0;
v0x98a7fb8_0 .alias "id_if_pcimd2ext", 31 0, v0x98ad018_0;
v0x98a8008_0 .alias "id_if_pcindex", 31 0, v0x98ad1a8_0;
v0x98a7ed8_0 .alias "id_if_rega", 31 0, v0x98ad120_0;
v0x98a7f48_0 .alias "id_if_selpcsource", 0 0, v0x98ad288_0;
v0x98a8148_0 .alias "id_if_selpctype", 1 0, v0x98ad1f8_0;
v0x98a8198_0 .alias "id_reg_addra", 4 0, v0x98ad370_0;
v0x98a8090_0 .alias "id_reg_addrb", 4 0, v0x98ad2d8_0;
v0x98a82e0_0 .alias "if_id_instruc", 31 0, v0x98ad460_0;
v0x98a81e8_0 .alias "if_id_nextpc", 31 0, v0x98ad3c0_0;
v0x98a8238_0 .net "if_mc_addr", 17 0, L_0x98b1d28; 1 drivers
v0x98a8288_0 .net "if_mc_en", 0 0, v0x98a5cc8_0; 1 drivers
v0x98a8438_0 .net "mc_if_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x98a8350_0 .net "readmem", 0 0, C4<z>; 0 drivers
v0x98a83a0_0 .alias "reg_id_ass_dataa", 31 0, v0x98ad9b8_0;
v0x98a85a0_0 .alias "reg_id_ass_datab", 31 0, v0x98adc00_0;
v0x98a8628_0 .alias "reg_id_dataa", 31 0, v0x98adc50_0;
v0x98a84c0_0 .alias "reg_id_datab", 31 0, v0x98adb18_0;
v0x98a8548_0 .alias "reset", 0 0, v0x98adb68_0;
v0x98a8808_0 .net "rgb", 0 0, v0x98a6488_0; 1 drivers
v0x98a8858_0 .net "selbrjumpz", 1 0, C4<zz>; 0 drivers
v0x98a8678_0 .net "selregdest", 1 0, v0x98a6548_0; 1 drivers
v0x98a86c8_0 .net "selwsource_helper", 2 0, v0x98a65a8_0; 1 drivers
v0x98a8718_0 .net "shiftop", 1 0, C4<zz>; 0 drivers
v0x98a89e0_0 .net "unsig", 0 0, C4<z>; 0 drivers
v0x98a88a8_0 .net "writemem", 0 0, C4<z>; 0 drivers
v0x98a88f8_0 .net "writeov", 0 0, v0x98a6768_0; 1 drivers
v0x98a8948_0 .net "writereg", 0 0, v0x98a67c8_0; 1 drivers
L_0x98b0da0 .part RS_0x987bfbc, 15, 1;
LS_0x98b0e58_0_0 .concat [ 1 1 1 1], L_0x98b0da0, L_0x98b0da0, L_0x98b0da0, L_0x98b0da0;
LS_0x98b0e58_0_4 .concat [ 1 1 1 1], L_0x98b0da0, L_0x98b0da0, L_0x98b0da0, L_0x98b0da0;
LS_0x98b0e58_0_8 .concat [ 1 1 1 1], L_0x98b0da0, L_0x98b0da0, L_0x98b0da0, L_0x98b0da0;
LS_0x98b0e58_0_12 .concat [ 1 1 1 1], L_0x98b0da0, L_0x98b0da0, L_0x98b0da0, L_0x98b0da0;
L_0x98b0e58 .concat [ 4 4 4 4], LS_0x98b0e58_0_0, LS_0x98b0e58_0_4, LS_0x98b0e58_0_8, LS_0x98b0e58_0_12;
L_0x98b0ef0 .part RS_0x987bfbc, 0, 16;
L_0x98b0f40 .concat [ 16 16 0 0], L_0x98b0ef0, L_0x98b0e58;
L_0x98b0f90 .arith/sum 32, RS_0x987bfd4, L_0x98b0f40;
L_0x98b1210 .part L_0x98b0f90, 0, 30;
L_0x98b1260 .concat [ 2 30 0 0], C4<00>, L_0x98b1210;
L_0x98b1350 .part RS_0x987bfd4, 28, 4;
L_0x98b13a0 .part RS_0x987bfbc, 0, 26;
L_0x98b13f0 .part L_0x98b13a0, 0, 24;
L_0x98b1478 .concat [ 2 24 0 0], C4<00>, L_0x98b13f0;
L_0x98b1538 .concat [ 26 4 0 0], L_0x98b1478, L_0x98b1350;
L_0x98b1630 .concat [ 30 2 0 0], L_0x98b1538, C4<00>;
L_0x98b1820 .part RS_0x987bfbc, 21, 5;
L_0x98b18d8 .part RS_0x987bfbc, 16, 5;
L_0x98b0df0 .part RS_0x987b86c, 0, 5;
L_0x98b1ac8 .cmp/eq 2, C4<zz>, C4<10>;
L_0x98b1b40 .cmp/eq 2, C4<zz>, C4<01>;
L_0x98b1c50 .functor MUXZ 1, C4<0>, C4<1>, L_0x98b1b40, C4<>;
L_0x98b1cd8 .functor MUXZ 1, L_0x98b1c50, v0x98a6060_0, L_0x98b1ac8, C4<>;
L_0x98b1e20 .part RS_0x987bfbc, 26, 6;
L_0x98b1e70 .part RS_0x987bfbc, 0, 6;
S_0x98a6100 .scope module, "ControlModule" "Control" 11 128, 12 3, S_0x98a0ef0;
 .timescale 0 0;
v0x98a61b0_0 .var "aluop", 2 0;
v0x98a6220_0 .var "compop", 2 0;
v0x98a6280_0 .net "fn", 5 0, L_0x98b1e70; 1 drivers
v0x98a62e0_0 .net "op", 5 0, L_0x98b1e20; 1 drivers
v0x98a6348_0 .var "readmem", 0 0;
v0x98a63a8_0 .var "selalushift", 0 0;
v0x98a6428_0 .var "selbrjumpz", 1 0;
v0x98a6488_0 .var "selimregb", 0 0;
v0x98a64e8_0 .var "selpctype", 1 0;
v0x98a6548_0 .var "selregdest", 1 0;
v0x98a65a8_0 .var "selwsource", 2 0;
v0x98a6608_0 .var "shiftop", 1 0;
v0x98a6668_0 .var "unsig", 0 0;
v0x98a66c8_0 .var "writemem", 0 0;
v0x98a6768_0 .var "writeov", 0 0;
v0x98a67c8_0 .var "writereg", 0 0;
E_0x98a6180 .event edge, v0x98a6280_0, v0x98a62e0_0;
S_0x98a5ed0 .scope module, "ComparatorModule" "Comparator" 11 130, 13 1, S_0x98a0ef0;
 .timescale 0 0;
v0x98a5f70_0 .alias "a", 31 0, v0x98ad9b8_0;
v0x98a5ff0_0 .alias "b", 31 0, v0x98adc00_0;
v0x98a6060_0 .var "compout", 0 0;
v0x98a60b0_0 .alias "op", 2 0, v0x98a7328_0;
E_0x98a5b18 .event edge, v0x98a0850_0, v0x98a0800_0, v0x98a60b0_0;
S_0x98a5898 .scope module, "FetchModule" "Fetch" 11 132, 6 1, S_0x98a0ef0;
 .timescale 0 0;
v0x98a5918_0 .alias "clock", 0 0, v0x98aa938_0;
v0x98a5978_0 .alias "ex_if_stall", 0 0, v0x98a73e8_0;
v0x98a59c8_0 .alias "id_if_pcimd2ext", 31 0, v0x98ad018_0;
v0x98a5a18_0 .alias "id_if_pcindex", 31 0, v0x98ad1a8_0;
v0x98a5a68_0 .alias "id_if_rega", 31 0, v0x98ad120_0;
v0x98a5ac8_0 .alias "id_if_selpcsource", 0 0, v0x98ad288_0;
v0x98a5b48_0 .alias "id_if_selpctype", 1 0, v0x98ad1f8_0;
v0x98a5ba8_0 .var "if_id_instruc", 31 0;
v0x98a5c08_0 .var "if_id_nextpc", 31 0;
v0x98a5c68_0 .alias "if_mc_addr", 17 0, v0x98a8238_0;
v0x98a5cc8_0 .var "if_mc_en", 0 0;
v0x98a5d28_0 .alias "mc_if_data", 31 0, v0x98a8438_0;
v0x98a5dc0_0 .var "pc", 31 0;
v0x98a5e20_0 .var "pc_anterior", 31 0;
v0x98a5e80_0 .alias "reset", 0 0, v0x98adb68_0;
L_0x98b1d28 .part v0x98a5dc0_0, 0, 18;
S_0x98a22c8 .scope module, "RegisterModule" "Registers" 11 134, 14 1, S_0x98a0ef0;
 .timescale 0 0;
P_0x98a2184 .param/l "number_of_registers" 14 26, +C4<0100000>;
v0x98a53d0_0 .alias "addra", 4 0, v0x98ad370_0;
v0x98a5450_0 .alias "addrb", 4 0, v0x98ad2d8_0;
v0x98a54c0_0 .alias "addrc", 4 0, v0x98a70b0_0;
v0x98a5510_0 .var "ass_dataa", 31 0;
v0x98a5560_0 .var "ass_datab", 31 0;
v0x98a55b0_0 .alias "clock", 0 0, v0x98aa938_0;
v0x98a5620_0 .var "dataa", 31 0;
v0x98a5670_0 .var "datab", 31 0;
v0x98a56e8_0 .alias "datac", 31 0, v0x98a72b8_0;
v0x98a5738_0 .alias "enc", 0 0, v0x98a7440_0;
v0x98a5788 .array "registers", 0 31, 31 0;
v0x98a57d8_0 .alias "reset", 0 0, v0x98adb68_0;
S_0x98a5248 .scope generate, "RST[0]" "RST[0]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a52cc .param/l "counter" 14 66, +C4<00>;
L_0x98b1f58 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a5360_0 .net *"_s1", 0 0, L_0x98b1f58; 1 drivers
E_0x98a5330 .event negedge, L_0x98b1f58;
S_0x98a50c0 .scope generate, "RST[1]" "RST[1]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a5144 .param/l "counter" 14 66, +C4<01>;
L_0x98b1f90 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a51d8_0 .net *"_s1", 0 0, L_0x98b1f90; 1 drivers
E_0x98a51a8 .event negedge, L_0x98b1f90;
S_0x98a4f38 .scope generate, "RST[2]" "RST[2]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a4fbc .param/l "counter" 14 66, +C4<010>;
L_0x98b1fc8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a5050_0 .net *"_s1", 0 0, L_0x98b1fc8; 1 drivers
E_0x98a5020 .event negedge, L_0x98b1fc8;
S_0x98a4db0 .scope generate, "RST[3]" "RST[3]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a4e34 .param/l "counter" 14 66, +C4<011>;
L_0x98b2000 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4ec8_0 .net *"_s1", 0 0, L_0x98b2000; 1 drivers
E_0x98a4e98 .event negedge, L_0x98b2000;
S_0x98a4c28 .scope generate, "RST[4]" "RST[4]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a4cac .param/l "counter" 14 66, +C4<0100>;
L_0x98b2038 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4d40_0 .net *"_s1", 0 0, L_0x98b2038; 1 drivers
E_0x98a4d00 .event negedge, L_0x98b2038;
S_0x98a4aa0 .scope generate, "RST[5]" "RST[5]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a4b24 .param/l "counter" 14 66, +C4<0101>;
L_0x98b2070 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4bb8_0 .net *"_s1", 0 0, L_0x98b2070; 1 drivers
E_0x98a4b78 .event negedge, L_0x98b2070;
S_0x98a4918 .scope generate, "RST[6]" "RST[6]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a499c .param/l "counter" 14 66, +C4<0110>;
L_0x98ac260 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4a30_0 .net *"_s1", 0 0, L_0x98ac260; 1 drivers
E_0x98a49f0 .event negedge, L_0x98ac260;
S_0x98a4790 .scope generate, "RST[7]" "RST[7]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a4814 .param/l "counter" 14 66, +C4<0111>;
L_0x98ac298 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a48a8_0 .net *"_s1", 0 0, L_0x98ac298; 1 drivers
E_0x98a4868 .event negedge, L_0x98ac298;
S_0x98a4608 .scope generate, "RST[8]" "RST[8]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a468c .param/l "counter" 14 66, +C4<01000>;
L_0x98ac2f0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4720_0 .net *"_s1", 0 0, L_0x98ac2f0; 1 drivers
E_0x98a46e0 .event negedge, L_0x98ac2f0;
S_0x98a4480 .scope generate, "RST[9]" "RST[9]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a4504 .param/l "counter" 14 66, +C4<01001>;
L_0x98ac498 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4598_0 .net *"_s1", 0 0, L_0x98ac498; 1 drivers
E_0x98a4558 .event negedge, L_0x98ac498;
S_0x98a42f8 .scope generate, "RST[10]" "RST[10]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a437c .param/l "counter" 14 66, +C4<01010>;
L_0x98ac4f0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4410_0 .net *"_s1", 0 0, L_0x98ac4f0; 1 drivers
E_0x98a43d0 .event negedge, L_0x98ac4f0;
S_0x98a4170 .scope generate, "RST[11]" "RST[11]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a41f4 .param/l "counter" 14 66, +C4<01011>;
L_0x98b23d8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4288_0 .net *"_s1", 0 0, L_0x98b23d8; 1 drivers
E_0x98a4248 .event negedge, L_0x98b23d8;
S_0x98a3fe8 .scope generate, "RST[12]" "RST[12]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a406c .param/l "counter" 14 66, +C4<01100>;
L_0x98b2430 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a4100_0 .net *"_s1", 0 0, L_0x98b2430; 1 drivers
E_0x98a40c0 .event negedge, L_0x98b2430;
S_0x98a3e60 .scope generate, "RST[13]" "RST[13]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a3ee4 .param/l "counter" 14 66, +C4<01101>;
L_0x98b2488 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a3f78_0 .net *"_s1", 0 0, L_0x98b2488; 1 drivers
E_0x98a3f38 .event negedge, L_0x98b2488;
S_0x98a3cd8 .scope generate, "RST[14]" "RST[14]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a3d5c .param/l "counter" 14 66, +C4<01110>;
L_0x98b24e0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a3df0_0 .net *"_s1", 0 0, L_0x98b24e0; 1 drivers
E_0x98a3db0 .event negedge, L_0x98b24e0;
S_0x98a3b50 .scope generate, "RST[15]" "RST[15]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a3bd4 .param/l "counter" 14 66, +C4<01111>;
L_0x98b2538 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a3c68_0 .net *"_s1", 0 0, L_0x98b2538; 1 drivers
E_0x98a3c28 .event negedge, L_0x98b2538;
S_0x98a39c8 .scope generate, "RST[16]" "RST[16]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a3a4c .param/l "counter" 14 66, +C4<010000>;
L_0x98b2590 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a3ae0_0 .net *"_s1", 0 0, L_0x98b2590; 1 drivers
E_0x98a3a90 .event negedge, L_0x98b2590;
S_0x98a3840 .scope generate, "RST[17]" "RST[17]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a38c4 .param/l "counter" 14 66, +C4<010001>;
L_0x98b25e8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a3958_0 .net *"_s1", 0 0, L_0x98b25e8; 1 drivers
E_0x98a3908 .event negedge, L_0x98b25e8;
S_0x98a36b8 .scope generate, "RST[18]" "RST[18]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a373c .param/l "counter" 14 66, +C4<010010>;
L_0x98b2640 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a37d0_0 .net *"_s1", 0 0, L_0x98b2640; 1 drivers
E_0x98a3780 .event negedge, L_0x98b2640;
S_0x98a3530 .scope generate, "RST[19]" "RST[19]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a35b4 .param/l "counter" 14 66, +C4<010011>;
L_0x98b2698 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a3648_0 .net *"_s1", 0 0, L_0x98b2698; 1 drivers
E_0x98a35f8 .event negedge, L_0x98b2698;
S_0x98a33a8 .scope generate, "RST[20]" "RST[20]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a342c .param/l "counter" 14 66, +C4<010100>;
L_0x98b26f0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a34c0_0 .net *"_s1", 0 0, L_0x98b26f0; 1 drivers
E_0x98a3470 .event negedge, L_0x98b26f0;
S_0x98a3220 .scope generate, "RST[21]" "RST[21]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a32a4 .param/l "counter" 14 66, +C4<010101>;
L_0x98b2748 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a3338_0 .net *"_s1", 0 0, L_0x98b2748; 1 drivers
E_0x98a32e8 .event negedge, L_0x98b2748;
S_0x98a3098 .scope generate, "RST[22]" "RST[22]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a311c .param/l "counter" 14 66, +C4<010110>;
L_0x98ad248 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a31b0_0 .net *"_s1", 0 0, L_0x98ad248; 1 drivers
E_0x98a3160 .event negedge, L_0x98ad248;
S_0x98a2f10 .scope generate, "RST[23]" "RST[23]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a2f94 .param/l "counter" 14 66, +C4<010111>;
L_0x98ab4d0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a3028_0 .net *"_s1", 0 0, L_0x98ab4d0; 1 drivers
E_0x98a2fd8 .event negedge, L_0x98ab4d0;
S_0x98a2d88 .scope generate, "RST[24]" "RST[24]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a2e0c .param/l "counter" 14 66, +C4<011000>;
L_0x98b20a8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a2ea0_0 .net *"_s1", 0 0, L_0x98b20a8; 1 drivers
E_0x98a2e50 .event negedge, L_0x98b20a8;
S_0x98a2c00 .scope generate, "RST[25]" "RST[25]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a2c84 .param/l "counter" 14 66, +C4<011001>;
L_0x98b2100 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a2d18_0 .net *"_s1", 0 0, L_0x98b2100; 1 drivers
E_0x98a2cc8 .event negedge, L_0x98b2100;
S_0x98a2a78 .scope generate, "RST[26]" "RST[26]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a2afc .param/l "counter" 14 66, +C4<011010>;
L_0x98b2158 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a2b90_0 .net *"_s1", 0 0, L_0x98b2158; 1 drivers
E_0x98a2b40 .event negedge, L_0x98b2158;
S_0x98a28f0 .scope generate, "RST[27]" "RST[27]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a2974 .param/l "counter" 14 66, +C4<011011>;
L_0x98b21b0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a2a08_0 .net *"_s1", 0 0, L_0x98b21b0; 1 drivers
E_0x98a29b8 .event negedge, L_0x98b21b0;
S_0x98a2768 .scope generate, "RST[28]" "RST[28]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a27ec .param/l "counter" 14 66, +C4<011100>;
L_0x98b2208 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a2880_0 .net *"_s1", 0 0, L_0x98b2208; 1 drivers
E_0x98a2830 .event negedge, L_0x98b2208;
S_0x98a25e0 .scope generate, "RST[29]" "RST[29]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a2664 .param/l "counter" 14 66, +C4<011101>;
L_0x98b2260 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a26f8_0 .net *"_s1", 0 0, L_0x98b2260; 1 drivers
E_0x98a26a8 .event negedge, L_0x98b2260;
S_0x98a2458 .scope generate, "RST[30]" "RST[30]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a24dc .param/l "counter" 14 66, +C4<011110>;
L_0x98b22b8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a2570_0 .net *"_s1", 0 0, L_0x98b22b8; 1 drivers
E_0x98a2520 .event negedge, L_0x98b22b8;
S_0x98a2348 .scope generate, "RST[31]" "RST[31]" 14 66, 14 66, S_0x98a22c8;
 .timescale 0 0;
P_0x98a21a4 .param/l "counter" 14 66, +C4<011111>;
L_0x98b2310 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a23e8_0 .net *"_s1", 0 0, L_0x98b2310; 1 drivers
E_0x98a23c8 .event negedge, L_0x98b2310;
S_0x98a0f70 .scope module, "ExecuteModule" "Execute" 11 136, 8 14, S_0x98a0ef0;
 .timescale 0 0;
v0x98a15d0_0 .net "aluout", 31 0, v0x98a1368_0; 1 drivers
v0x98a1650_0 .net "aluov", 0 0, v0x98a14f0_0; 1 drivers
v0x98a16c0_0 .var "b", 31 0;
v0x98a1730_0 .alias "clock", 0 0, v0x98aa938_0;
v0x98a17a0_0 .net "compout", 0 0, v0x98a1428_0; 1 drivers
v0x98a1810_0 .var "ex_if_stall", 0 0;
v0x98a1880_0 .var "ex_mem_readmem", 0 0;
v0x98a18d0_0 .var "ex_mem_regb", 31 0;
v0x98a1920_0 .var "ex_mem_regdest", 4 0;
v0x98a1970_0 .var "ex_mem_selwsource", 0 0;
v0x98a19c0_0 .var "ex_mem_wbvalue", 31 0;
v0x98a1a10_0 .var "ex_mem_writemem", 0 0;
v0x98a1aa8_0 .var "ex_mem_writereg", 0 0;
v0x98a1b08_0 .alias "id_ex_aluop", 2 0, v0x98acaf0_0;
v0x98a1b98_0 .alias "id_ex_imedext", 31 0, v0x98acb40_0;
v0x98a1be8_0 .alias "id_ex_readmem", 0 0, v0x98acbe0_0;
v0x98a1c90_0 .alias "id_ex_rega", 31 0, v0x98acc30_0;
v0x98a1d00_0 .alias "id_ex_regb", 31 0, v0x98acb90_0;
v0x98a1da0_0 .alias "id_ex_regdest", 4 0, v0x98accd8_0;
v0x98a1df0_0 .alias "id_ex_selalushift", 0 0, v0x98acd88_0;
v0x98a1d50_0 .alias "id_ex_selimregb", 0 0, v0x98acd28_0;
v0x98a1e98_0 .alias "id_ex_selwsource", 0 0, v0x98acc80_0;
v0x98a1e40_0 .alias "id_ex_shiftamt", 4 0, v0x98acdd8_0;
v0x98a1f68_0 .alias "id_ex_shiftop", 1 0, v0x98acf00_0;
v0x98a2020_0 .alias "id_ex_unsig", 0 0, v0x98ace90_0;
v0x98a2070_0 .alias "id_ex_writemem", 0 0, v0x98acfc8_0;
v0x98a1fb8_0 .alias "id_ex_writeov", 0 0, v0x98a7db8_0;
v0x98a2130_0 .alias "id_ex_writereg", 0 0, v0x98ad0d0_0;
v0x98a20c0_0 .alias "reset", 0 0, v0x98adb68_0;
v0x98a21f8_0 .net "result", 31 0, v0x98a1120_0; 1 drivers
E_0x98a0ff0/0 .event negedge, v0x98a0b58_0;
E_0x98a0ff0/1 .event posedge, v0x98a08b0_0;
E_0x98a0ff0 .event/or E_0x98a0ff0/0, E_0x98a0ff0/1;
S_0x98a1230 .scope module, "ALU" "Alu" 8 101, 9 1, S_0x98a0f70;
 .timescale 0 0;
v0x98a12f8_0 .alias "a", 31 0, v0x98acc30_0;
v0x98a1368_0 .var "aluout", 31 0;
v0x98a13c8_0 .net "b", 31 0, v0x98a16c0_0; 1 drivers
v0x98a1428_0 .var "compout", 0 0;
v0x98a1490_0 .alias "op", 2 0, v0x98acaf0_0;
v0x98a14f0_0 .var "overflow", 0 0;
v0x98a1570_0 .alias "unsig", 0 0, v0x98ace90_0;
E_0x98a12b0 .event edge, v0x98a1570_0, v0x98a13c8_0, v0x98a12f8_0, v0x98a1490_0;
S_0x98a1010 .scope module, "SHIFTER" "Shifter" 8 102, 10 1, S_0x98a0f70;
 .timescale 0 0;
v0x98a10b0_0 .alias "in", 31 0, v0x98acb90_0;
v0x98a1120_0 .var "result", 31 0;
v0x98a1180_0 .alias "shiftamt", 4 0, v0x98acdd8_0;
v0x98a11e0_0 .alias "shiftop", 1 0, v0x98acf00_0;
E_0x98a1090 .event edge, v0x98a11e0_0, v0x98a1180_0, v0x98a10b0_0;
S_0x98a0bf0 .scope module, "WRITEBACK" "Writeback" 4 130, 15 1, S_0x9851dc0;
 .timescale 0 0;
L_0x98b2368 .functor BUFZ 1, v0x98aa7f0_0, C4<0>, C4<0>, C4<0>;
L_0x98b2db0 .functor BUFZ 5, v0x98aa730_0, C4<00000>, C4<00000>, C4<00000>;
L_0x98b2de8 .functor BUFZ 32, v0x98aa6c8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x98a0c70_0 .alias "mem_wb_regdest", 4 0, v0x98ad868_0;
v0x98a0ce0_0 .alias "mem_wb_wbvalue", 31 0, v0x98ada40_0;
v0x98a0d40_0 .alias "mem_wb_writereg", 0 0, v0x98adac8_0;
v0x98a0da0_0 .alias "wb_reg_addr", 4 0, v0x98add98_0;
v0x98a0df0_0 .alias "wb_reg_data", 31 0, v0x98adde8_0;
v0x98a0e60_0 .alias "wb_reg_en", 0 0, v0x98adcd8_0;
S_0x9860560 .scope module, "REGISTERS" "Registers" 4 133, 14 1, S_0x9851dc0;
 .timescale 0 0;
P_0x9843eac .param/l "number_of_registers" 14 26, +C4<0100000>;
v0x98a06d0_0 .alias "addra", 4 0, v0x98ad370_0;
v0x98a0740_0 .alias "addrb", 4 0, v0x98ad2d8_0;
v0x98a07a0_0 .alias "addrc", 4 0, v0x98add98_0;
v0x98a0800_0 .var "ass_dataa", 31 0;
v0x98a0850_0 .var "ass_datab", 31 0;
v0x98a08b0_0 .alias "clock", 0 0, v0x98aa938_0;
v0x98a0930_0 .var "dataa", 31 0;
v0x98a0990_0 .var "datab", 31 0;
v0x98a0a18_0 .alias "datac", 31 0, v0x98adde8_0;
v0x98a0a78_0 .alias "enc", 0 0, v0x98adcd8_0;
v0x98a0b08 .array "registers", 0 31, 31 0;
v0x98a0b58_0 .alias "reset", 0 0, v0x98adb68_0;
E_0x9849c08 .event edge, v0x98a0740_0;
E_0x984c1b8 .event edge, v0x98a06d0_0;
E_0x9860418 .event posedge, v0x98a08b0_0;
S_0x98a0548 .scope generate, "RST[0]" "RST[0]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x98a05cc .param/l "counter" 14 66, +C4<00>;
L_0x98b2e20 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a0660_0 .net *"_s1", 0 0, L_0x98b2e20; 1 drivers
E_0x98a0630 .event negedge, L_0x98b2e20;
S_0x98a03c0 .scope generate, "RST[1]" "RST[1]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x98a0444 .param/l "counter" 14 66, +C4<01>;
L_0x98b2e78 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a04d8_0 .net *"_s1", 0 0, L_0x98b2e78; 1 drivers
E_0x98a04a8 .event negedge, L_0x98b2e78;
S_0x98a0238 .scope generate, "RST[2]" "RST[2]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x98a02bc .param/l "counter" 14 66, +C4<010>;
L_0x98b2ed0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a0350_0 .net *"_s1", 0 0, L_0x98b2ed0; 1 drivers
E_0x98a0320 .event negedge, L_0x98b2ed0;
S_0x98a00b0 .scope generate, "RST[3]" "RST[3]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x98a0134 .param/l "counter" 14 66, +C4<011>;
L_0x98b2f28 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a01c8_0 .net *"_s1", 0 0, L_0x98b2f28; 1 drivers
E_0x98a0198 .event negedge, L_0x98b2f28;
S_0x989ff28 .scope generate, "RST[4]" "RST[4]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989ffac .param/l "counter" 14 66, +C4<0100>;
L_0x98b2f80 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x98a0040_0 .net *"_s1", 0 0, L_0x98b2f80; 1 drivers
E_0x98a0000 .event negedge, L_0x98b2f80;
S_0x989fda0 .scope generate, "RST[5]" "RST[5]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989fe24 .param/l "counter" 14 66, +C4<0101>;
L_0x98b2fd8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989feb8_0 .net *"_s1", 0 0, L_0x98b2fd8; 1 drivers
E_0x989fe78 .event negedge, L_0x98b2fd8;
S_0x989fc18 .scope generate, "RST[6]" "RST[6]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989fc9c .param/l "counter" 14 66, +C4<0110>;
L_0x98b3030 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989fd30_0 .net *"_s1", 0 0, L_0x98b3030; 1 drivers
E_0x989fcf0 .event negedge, L_0x98b3030;
S_0x989fa90 .scope generate, "RST[7]" "RST[7]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989fb14 .param/l "counter" 14 66, +C4<0111>;
L_0x98b3088 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989fba8_0 .net *"_s1", 0 0, L_0x98b3088; 1 drivers
E_0x989fb68 .event negedge, L_0x98b3088;
S_0x989f908 .scope generate, "RST[8]" "RST[8]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989f98c .param/l "counter" 14 66, +C4<01000>;
L_0x98b30e0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989fa20_0 .net *"_s1", 0 0, L_0x98b30e0; 1 drivers
E_0x989f9e0 .event negedge, L_0x98b30e0;
S_0x989f780 .scope generate, "RST[9]" "RST[9]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989f804 .param/l "counter" 14 66, +C4<01001>;
L_0x98b3138 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989f898_0 .net *"_s1", 0 0, L_0x98b3138; 1 drivers
E_0x989f858 .event negedge, L_0x98b3138;
S_0x989f5f8 .scope generate, "RST[10]" "RST[10]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989f67c .param/l "counter" 14 66, +C4<01010>;
L_0x98b3190 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989f710_0 .net *"_s1", 0 0, L_0x98b3190; 1 drivers
E_0x989f6d0 .event negedge, L_0x98b3190;
S_0x989f470 .scope generate, "RST[11]" "RST[11]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989f4f4 .param/l "counter" 14 66, +C4<01011>;
L_0x98b31e8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989f588_0 .net *"_s1", 0 0, L_0x98b31e8; 1 drivers
E_0x989f548 .event negedge, L_0x98b31e8;
S_0x989f2e8 .scope generate, "RST[12]" "RST[12]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989f36c .param/l "counter" 14 66, +C4<01100>;
L_0x98b3240 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989f400_0 .net *"_s1", 0 0, L_0x98b3240; 1 drivers
E_0x989f3c0 .event negedge, L_0x98b3240;
S_0x989f160 .scope generate, "RST[13]" "RST[13]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989f1e4 .param/l "counter" 14 66, +C4<01101>;
L_0x98b3298 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989f278_0 .net *"_s1", 0 0, L_0x98b3298; 1 drivers
E_0x989f238 .event negedge, L_0x98b3298;
S_0x989efd8 .scope generate, "RST[14]" "RST[14]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989f05c .param/l "counter" 14 66, +C4<01110>;
L_0x98b32f0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989f0f0_0 .net *"_s1", 0 0, L_0x98b32f0; 1 drivers
E_0x989f0b0 .event negedge, L_0x98b32f0;
S_0x989ee38 .scope generate, "RST[15]" "RST[15]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989eebc .param/l "counter" 14 66, +C4<01111>;
L_0x98b3348 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989ef68_0 .net *"_s1", 0 0, L_0x98b3348; 1 drivers
E_0x989ef28 .event negedge, L_0x98b3348;
S_0x989ecb0 .scope generate, "RST[16]" "RST[16]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989ed34 .param/l "counter" 14 66, +C4<010000>;
L_0x98b33a0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989edc8_0 .net *"_s1", 0 0, L_0x98b33a0; 1 drivers
E_0x989ed78 .event negedge, L_0x98b33a0;
S_0x989eb28 .scope generate, "RST[17]" "RST[17]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989ebac .param/l "counter" 14 66, +C4<010001>;
L_0x98b33f8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989ec40_0 .net *"_s1", 0 0, L_0x98b33f8; 1 drivers
E_0x989ebf0 .event negedge, L_0x98b33f8;
S_0x989e9a0 .scope generate, "RST[18]" "RST[18]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989ea24 .param/l "counter" 14 66, +C4<010010>;
L_0x98b3450 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989eab8_0 .net *"_s1", 0 0, L_0x98b3450; 1 drivers
E_0x989ea68 .event negedge, L_0x98b3450;
S_0x989e818 .scope generate, "RST[19]" "RST[19]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989e89c .param/l "counter" 14 66, +C4<010011>;
L_0x98b34b8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989e930_0 .net *"_s1", 0 0, L_0x98b34b8; 1 drivers
E_0x989e8e0 .event negedge, L_0x98b34b8;
S_0x989e690 .scope generate, "RST[20]" "RST[20]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989e714 .param/l "counter" 14 66, +C4<010100>;
L_0x98b3520 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989e7a8_0 .net *"_s1", 0 0, L_0x98b3520; 1 drivers
E_0x989e758 .event negedge, L_0x98b3520;
S_0x989e508 .scope generate, "RST[21]" "RST[21]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989e58c .param/l "counter" 14 66, +C4<010101>;
L_0x98b3588 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989e620_0 .net *"_s1", 0 0, L_0x98b3588; 1 drivers
E_0x989e5d0 .event negedge, L_0x98b3588;
S_0x989e380 .scope generate, "RST[22]" "RST[22]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989e404 .param/l "counter" 14 66, +C4<010110>;
L_0x98b27a0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989e498_0 .net *"_s1", 0 0, L_0x98b27a0; 1 drivers
E_0x989e448 .event negedge, L_0x98b27a0;
S_0x989e1f8 .scope generate, "RST[23]" "RST[23]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989e27c .param/l "counter" 14 66, +C4<010111>;
L_0x98b2808 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989e310_0 .net *"_s1", 0 0, L_0x98b2808; 1 drivers
E_0x989e2c0 .event negedge, L_0x98b2808;
S_0x989e070 .scope generate, "RST[24]" "RST[24]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989e0f4 .param/l "counter" 14 66, +C4<011000>;
L_0x98b2870 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989e188_0 .net *"_s1", 0 0, L_0x98b2870; 1 drivers
E_0x989e138 .event negedge, L_0x98b2870;
S_0x989dee8 .scope generate, "RST[25]" "RST[25]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989df6c .param/l "counter" 14 66, +C4<011001>;
L_0x98b28d8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989e000_0 .net *"_s1", 0 0, L_0x98b28d8; 1 drivers
E_0x989dfb0 .event negedge, L_0x98b28d8;
S_0x989dd60 .scope generate, "RST[26]" "RST[26]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989dde4 .param/l "counter" 14 66, +C4<011010>;
L_0x98b2940 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989de78_0 .net *"_s1", 0 0, L_0x98b2940; 1 drivers
E_0x989de28 .event negedge, L_0x98b2940;
S_0x989dbd8 .scope generate, "RST[27]" "RST[27]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989dc5c .param/l "counter" 14 66, +C4<011011>;
L_0x98b29a8 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989dcf0_0 .net *"_s1", 0 0, L_0x98b29a8; 1 drivers
E_0x989dca0 .event negedge, L_0x98b29a8;
S_0x989da50 .scope generate, "RST[28]" "RST[28]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989dad4 .param/l "counter" 14 66, +C4<011100>;
L_0x98b2a10 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989db68_0 .net *"_s1", 0 0, L_0x98b2a10; 1 drivers
E_0x989db18 .event negedge, L_0x98b2a10;
S_0x989d8c8 .scope generate, "RST[29]" "RST[29]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989d94c .param/l "counter" 14 66, +C4<011101>;
L_0x98b2a78 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989d9e0_0 .net *"_s1", 0 0, L_0x98b2a78; 1 drivers
E_0x989d990 .event negedge, L_0x98b2a78;
S_0x989d740 .scope generate, "RST[30]" "RST[30]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x989d7c4 .param/l "counter" 14 66, +C4<011110>;
L_0x98b2ae0 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x989d858_0 .net *"_s1", 0 0, L_0x98b2ae0; 1 drivers
E_0x989d808 .event negedge, L_0x98b2ae0;
S_0x98606a8 .scope generate, "RST[31]" "RST[31]" 14 66, 14 66, S_0x9860560;
 .timescale 0 0;
P_0x9860464 .param/l "counter" 14 66, +C4<011111>;
L_0x98b2b48 .functor AND 1, v0x98ac428_0, v0x98aecd8_0, C4<1>, C4<1>;
v0x983bc48_0 .net *"_s1", 0 0, L_0x98b2b48; 1 drivers
E_0x98604c8 .event negedge, L_0x98b2b48;
    .scope S_0x98ade38;
T_0 ;
    %wait E_0x98a0ed0;
    %load/v 8, v0x98ae678_0, 1;
    %inv 8, 1;
    %load/v 9, v0x98ae870_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/getv 3, v0x98ae5d8_0;
    %load/av 8, v0x98ae820, 16;
    %set/v v0x98ae6c8_0, 8, 16;
    %load/v 8, v0x98ae770_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v0x98ae628_0, 8;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 8;
T_0.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %set/x0 v0x98ae6c8_0, 8, 8;
T_0.2 ;
    %load/v 8, v0x98ae718_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.6, 8;
    %load/v 8, v0x98ae628_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x98ae6c8_0, 8, 8;
T_0.6 ;
    %load/v 8, v0x98ae6c8_0, 16;
    %ix/getv 3, v0x98ae5d8_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x98ae820, 8, 16;
t_0 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x98aaff0;
T_1 ;
    %wait E_0x98a7f28;
    %load/v 8, v0x98ab6e8_0, 1;
    %inv 8, 1;
    %load/v 9, v0x98ab8e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 3, v0x98ab648_0;
    %load/av 8, v0x98ab890, 16;
    %set/v v0x98ab738_0, 8, 16;
    %load/v 8, v0x98ab7e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %load/x1p 8, v0x98ab698_0, 8;
    %jmp T_1.5;
T_1.4 ;
    %mov 8, 2, 8;
T_1.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %set/x0 v0x98ab738_0, 8, 8;
T_1.2 ;
    %load/v 8, v0x98ab788_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.6, 8;
    %load/v 8, v0x98ab698_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x98ab738_0, 8, 8;
T_1.6 ;
    %load/v 8, v0x98ab738_0, 16;
    %ix/getv 3, v0x98ab648_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x98ab890, 8, 16;
t_1 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x98aaf70;
T_2 ;
    %set/v v0x98a87a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x98aaf70;
T_3 ;
    %wait E_0x98a54a0;
    %load/v 8, v0x98ac118_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x98abbe8_0, 0, 32;
T_3.2 ;
    %load/v 8, v0x98abbe8_0, 32;
   %cmpi/s 8, 17, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 0, v0x98abbe8_0;
    %jmp/1 t_2, 4;
    %set/x0 v0x98ac1b8_0, 0, 1;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x98abbe8_0, 32;
    %set/v v0x98abbe8_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %set/v v0x98abbe8_0, 0, 32;
T_3.4 ;
    %load/v 8, v0x98abbe8_0, 32;
   %cmpi/s 8, 15, 32;
    %jmp/0xz T_3.5, 5;
    %ix/getv/s 0, v0x98abbe8_0;
    %jmp/1 t_3, 4;
    %set/x0 v0x98abc48_0, 0, 1;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x98abbe8_0, 32;
    %set/v v0x98abbe8_0, 8, 32;
    %jmp T_3.4;
T_3.5 ;
    %set/v v0x98abbe8_0, 0, 32;
T_3.6 ;
    %load/v 8, v0x98abbe8_0, 32;
   %cmpi/s 8, 31, 32;
    %jmp/0xz T_3.7, 5;
    %ix/getv/s 0, v0x98abbe8_0;
    %jmp/1 t_4, 4;
    %set/x0 v0x98abca8_0, 0, 1;
t_4 ;
    %ix/getv/s 0, v0x98abbe8_0;
    %jmp/1 t_5, 4;
    %set/x0 v0x98abd08_0, 0, 1;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x98abbe8_0, 32;
    %set/v v0x98abbe8_0, 8, 32;
    %jmp T_3.6;
T_3.7 ;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x98abf30_0, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v0x98ac0c8_0, 1;
    %jmp/0xz  T_3.10, 8;
    %load/v 8, v0x98abfa0_0, 18;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x98ac1b8_0, 0, 8;
    %load/v 8, v0x98abc48_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x98abca8_0, 0, 8;
    %load/v 8, v0x98ac1b8_0, 18;
    %mov 26, 0, 14;
    %addi 8, 1, 32;
    %ix/load 0, 18, 0;
    %assign/v0 v0x98ac1b8_0, 0, 8;
    %load/v 8, v0x98abc48_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x98abca8_0, 0, 8;
    %jmp T_3.11;
T_3.10 ;
    %load/v 8, v0x98abd68_0, 18;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x98ac1b8_0, 0, 8;
    %load/v 8, v0x98abc48_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x98abd08_0, 0, 8;
    %load/v 8, v0x98ac1b8_0, 18;
    %mov 26, 0, 14;
    %addi 8, 1, 32;
    %ix/load 0, 18, 0;
    %assign/v0 v0x98ac1b8_0, 0, 8;
    %load/v 8, v0x98abc48_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x98abd08_0, 0, 8;
T_3.11 ;
    %jmp T_3.9;
T_3.8 ;
    %load/v 8, v0x98abfa0_0, 18;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x98ac1b8_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.12, 4;
    %load/x1p 8, v0x98abca8_0, 16;
    %jmp T_3.13;
T_3.12 ;
    %mov 8, 2, 16;
T_3.13 ;
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x98abc48_0, 0, 8;
    %load/v 8, v0x98ac1b8_0, 18;
    %mov 26, 0, 14;
    %addi 8, 1, 32;
    %ix/load 0, 18, 0;
    %assign/v0 v0x98ac1b8_0, 0, 8;
    %load/v 8, v0x98abca8_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x98abc48_0, 0, 8;
T_3.9 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x98aa8b8;
T_4 ;
    %wait E_0x98a0ff0;
    %load/v 8, v0x98aaf20_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aae80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aaed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aada8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aacd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aac48_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x98aa988_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aac48_0, 0, 0;
    %load/v 8, v0x98aaed0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aacd0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aada8_0, 0, 0;
    %load/v 8, v0x98aae80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aaed0_0, 0, 8;
    %load/v 8, v0x98aae80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aacd0_0, 0, 8;
    %load/v 8, v0x98aab38_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.4 ;
    %load/v 8, v0x98aae80_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aae80_0, 0, 8;
    %jmp T_4.6;
T_4.5 ;
    %load/v 8, v0x98aabc0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.7, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.8, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.9, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.7 ;
    %load/v 8, v0x98aa9d8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aae80_0, 0, 8;
    %jmp T_4.11;
T_4.8 ;
    %load/v 8, v0x98aaab0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aae80_0, 0, 8;
    %jmp T_4.11;
T_4.9 ;
    %load/v 8, v0x98aaa28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aae80_0, 0, 8;
    %jmp T_4.11;
T_4.10 ;
    %movi 8, 64, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aae80_0, 0, 8;
    %jmp T_4.11;
T_4.11 ;
    %jmp T_4.6;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x98a9e68;
T_5 ;
    %wait E_0x98a0ff0;
    %load/v 8, v0x98aa780_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %ix/load 0, 5, 0;
    %assign/v0 v0x98aa730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aa7f0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aa6c8_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x98aa2f8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x98aa730_0, 0, 8;
    %load/v 8, v0x98aa4d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aa7f0_0, 0, 8;
    %load/v 8, v0x98aa348_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_5.2, 6;
    %load/v 8, v0x98aa3e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aa6c8_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/v 8, v0x98aa570_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98aa6c8_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x98a8db8;
T_6 ;
    %wait E_0x98a89b8;
    %load/v 8, v0x98a8f78_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_6.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8e88_0, 0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/v 8, v0x98a8e38_0, 32;
    %load/v 40, v0x98a8ed8_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8e88_0, 0, 8;
    %jmp T_6.7;
T_6.1 ;
    %load/v 8, v0x98a8e38_0, 32;
    %load/v 40, v0x98a8ed8_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8e88_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/v 8, v0x98a8e38_0, 32;
    %load/v 40, v0x98a8ed8_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8e88_0, 0, 8;
    %load/v 8, v0x98a8e38_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x98a8ed8_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x98a8e88_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8fc8_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %load/v 8, v0x98a8e38_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x98a8ed8_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x98a8e88_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8fc8_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8fc8_0, 0, 0;
T_6.11 ;
T_6.9 ;
    %jmp T_6.7;
T_6.3 ;
    %load/v 8, v0x98a8e38_0, 32;
    %load/v 40, v0x98a8ed8_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8e88_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/v 8, v0x98a8e38_0, 32;
    %load/v 40, v0x98a8ed8_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8e88_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/v 8, v0x98a8e38_0, 32;
    %load/v 40, v0x98a8ed8_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8e88_0, 0, 8;
    %load/v 8, v0x98a8e38_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x98a8ed8_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x98a8e38_0, 32;
    %mov 41, 40, 1;
    %load/v 42, v0x98a8ed8_0, 32;
    %mov 74, 73, 1;
    %add 9, 42, 33;
   %cmpi/s 9, 0, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8fc8_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %load/v 8, v0x98a8e38_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x98a8ed8_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x98a8e38_0, 32;
    %mov 41, 40, 1;
    %load/v 42, v0x98a8ed8_0, 32;
    %mov 74, 73, 1;
    %add 9, 42, 33;
    %cmp/s 0, 9, 33;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8fc8_0, 0, 1;
    %jmp T_6.15;
T_6.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8fc8_0, 0, 0;
T_6.15 ;
T_6.13 ;
    %jmp T_6.7;
T_6.7 ;
    %load/v 8, v0x98a9018_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.16, 4;
    %load/v 8, v0x98a8e38_0, 32;
    %load/v 40, v0x98a8ed8_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_6.18, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8f28_0, 0, 1;
    %jmp T_6.19;
T_6.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8f28_0, 0, 0;
T_6.19 ;
T_6.16 ;
    %load/v 8, v0x98a9018_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.20, 4;
    %load/v 8, v0x98a8e38_0, 32;
    %load/v 40, v0x98a8ed8_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_6.22, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8f28_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a8f28_0, 0, 0;
T_6.23 ;
T_6.20 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x98a8bf8;
T_7 ;
    %wait E_0x98a1090;
    %load/v 8, v0x98a8d68_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8cc8_0, 0, 0;
    %jmp T_7.4;
T_7.0 ;
    %load/v 8, v0x98a8c78_0, 32;
    %load/v 40, v0x98a8d18_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8cc8_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/v 8, v0x98a8c78_0, 32;
    %load/v 40, v0x98a8d18_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8cc8_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/v 8, v0x98a8c78_0, 32;
    %load/v 40, v0x98a8d18_0, 5;
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a8cc8_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x98a8b78;
T_8 ;
    %wait E_0x98a0ff0;
    %load/v 8, v0x98a9c60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a9278_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a92e8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a9338_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a93d8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x98a9388_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a94c8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a9428_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x98a9620_0, 1;
    %load/v 9, v0x98a9c10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a9278_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a9278_0, 0, 0;
T_8.3 ;
    %load/v 8, v0x98a9620_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a92e8_0, 0, 8;
    %load/v 8, v0x98a9c10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a9478_0, 0, 8;
    %load/v 8, v0x98a9770_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a9338_0, 0, 8;
    %load/v 8, v0x98a9970_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a93d8_0, 0, 8;
    %load/v 8, v0x98a9878_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x98a9388_0, 0, 8;
    %load/v 8, v0x98a90d8_0, 1;
    %inv 8, 1;
    %load/v 9, v0x98a9ad8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x98a9cd0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a94c8_0, 0, 8;
    %load/v 8, v0x98a98c8_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_8.4, 6;
    %load/v 8, v0x98a9068_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a9428_0, 0, 8;
    %jmp T_8.6;
T_8.4 ;
    %load/v 8, v0x98a9d98_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a9428_0, 0, 8;
    %jmp T_8.6;
T_8.6 ;
    %load/v 8, v0x98a97c0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_8.7, 6;
    %load/v 8, v0x98a9770_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a9148_0, 0, 8;
    %jmp T_8.9;
T_8.7 ;
    %load/v 8, v0x98a95d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a9148_0, 0, 8;
    %jmp T_8.9;
T_8.9 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x98a6100;
T_9 ;
    %wait E_0x98a6180;
    %load/v 8, v0x98a62e0_0, 6;
    %cmp/x 8, 0, 6;
    %jmp/1 T_9.0, 4;
    %movi 14, 2, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.1, 4;
    %movi 14, 4, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.2, 4;
    %movi 14, 5, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.3, 4;
    %movi 14, 6, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.4, 4;
    %movi 14, 7, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.5, 4;
    %movi 14, 8, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.6, 4;
    %movi 14, 9, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.7, 4;
    %movi 14, 12, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.8, 4;
    %movi 14, 13, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.9, 4;
    %movi 14, 14, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.10, 4;
    %movi 14, 35, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.11, 4;
    %movi 14, 43, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.12, 4;
    %jmp T_9.14;
T_9.0 ;
    %load/v 8, v0x98a6280_0, 6;
    %movi 14, 4, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.15, 4;
    %movi 14, 6, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.16, 4;
    %movi 14, 7, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.17, 4;
    %movi 14, 8, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.18, 4;
    %movi 14, 32, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.19, 4;
    %movi 14, 33, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.20, 4;
    %movi 14, 34, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.21, 4;
    %movi 14, 35, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.22, 4;
    %movi 14, 36, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.23, 4;
    %movi 14, 37, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.24, 4;
    %movi 14, 38, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.25, 4;
    %movi 14, 39, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.26, 4;
    %jmp T_9.27;
T_9.15 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.16 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.17 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.18 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.19 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 0;
    %jmp T_9.27;
T_9.20 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 1;
    %jmp T_9.27;
T_9.21 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.22 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 1;
    %jmp T_9.27;
T_9.23 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.24 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.25 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.26 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.27;
T_9.27 ;
    %jmp T_9.14;
T_9.1 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.14;
T_9.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 0;
    %jmp T_9.14;
T_9.3 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 0;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 0;
    %jmp T_9.14;
T_9.4 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 0;
    %jmp T_9.14;
T_9.5 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 0;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 0;
    %jmp T_9.14;
T_9.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 0;
    %jmp T_9.14;
T_9.7 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 1;
    %jmp T_9.14;
T_9.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.14;
T_9.9 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.14;
T_9.10 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 2;
    %jmp T_9.14;
T_9.11 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 0;
    %jmp T_9.14;
T_9.12 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a65a8_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6548_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a67c8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6768_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6488_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a63a8_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a61b0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6608_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a66c8_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a6428_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a64e8_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a6220_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6668_0, 0, 0;
    %jmp T_9.14;
T_9.14 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x98a5ed0;
T_10 ;
    %wait E_0x98a5b18;
    %load/v 8, v0x98a60b0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_10.5, 6;
    %set/v v0x98a6060_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/v 8, v0x98a5f70_0, 32;
    %load/v 40, v0x98a5ff0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6060_0, 0, 8;
    %jmp T_10.7;
T_10.1 ;
    %load/v 8, v0x98a5ff0_0, 32;
    %load/v 40, v0x98a5f70_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6060_0, 0, 8;
    %jmp T_10.7;
T_10.2 ;
    %load/v 8, v0x98a5f70_0, 32;
    %load/v 40, v0x98a5ff0_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6060_0, 0, 8;
    %jmp T_10.7;
T_10.3 ;
    %load/v 8, v0x98a5ff0_0, 32;
    %load/v 40, v0x98a5f70_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6060_0, 0, 8;
    %jmp T_10.7;
T_10.4 ;
    %load/v 8, v0x98a5f70_0, 32;
    %load/v 40, v0x98a5ff0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6060_0, 0, 8;
    %jmp T_10.7;
T_10.5 ;
    %load/v 8, v0x98a5f70_0, 32;
    %load/v 40, v0x98a5ff0_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a6060_0, 0, 8;
    %jmp T_10.7;
T_10.7 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x98a5898;
T_11 ;
    %wait E_0x98a0ff0;
    %load/v 8, v0x98a5e80_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5dc0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5e20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a5cc8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5c08_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5ba8_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x98a5978_0, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5ba8_0, 0, 0;
    %load/v 8, v0x98a5e20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5c08_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a5cc8_0, 0, 0;
    %load/v 8, v0x98a5dc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5e20_0, 0, 8;
    %load/v 8, v0x98a5dc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5c08_0, 0, 8;
    %load/v 8, v0x98a5ac8_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.4 ;
    %load/v 8, v0x98a5dc0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5dc0_0, 0, 8;
    %jmp T_11.6;
T_11.5 ;
    %load/v 8, v0x98a5b48_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_11.10, 6;
    %jmp T_11.11;
T_11.7 ;
    %load/v 8, v0x98a59c8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5dc0_0, 0, 8;
    %jmp T_11.11;
T_11.8 ;
    %load/v 8, v0x98a5a68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5dc0_0, 0, 8;
    %jmp T_11.11;
T_11.9 ;
    %load/v 8, v0x98a5a18_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5dc0_0, 0, 8;
    %jmp T_11.11;
T_11.10 ;
    %movi 8, 64, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5dc0_0, 0, 8;
    %jmp T_11.11;
T_11.11 ;
    %jmp T_11.6;
T_11.6 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x98a5248;
T_12 ;
    %wait E_0x98a5330;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_6 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x98a50c0;
T_13 ;
    %wait E_0x98a51a8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_7 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x98a4f38;
T_14 ;
    %wait E_0x98a5020;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_8 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x98a4db0;
T_15 ;
    %wait E_0x98a4e98;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_9 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x98a4c28;
T_16 ;
    %wait E_0x98a4d00;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_10 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x98a4aa0;
T_17 ;
    %wait E_0x98a4b78;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_11 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x98a4918;
T_18 ;
    %wait E_0x98a49f0;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_12 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x98a4790;
T_19 ;
    %wait E_0x98a4868;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_13 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x98a4608;
T_20 ;
    %wait E_0x98a46e0;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_14 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x98a4480;
T_21 ;
    %wait E_0x98a4558;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_15 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x98a42f8;
T_22 ;
    %wait E_0x98a43d0;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_16 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x98a4170;
T_23 ;
    %wait E_0x98a4248;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_17 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x98a3fe8;
T_24 ;
    %wait E_0x98a40c0;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_18 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x98a3e60;
T_25 ;
    %wait E_0x98a3f38;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_19 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x98a3cd8;
T_26 ;
    %wait E_0x98a3db0;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_20 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x98a3b50;
T_27 ;
    %wait E_0x98a3c28;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_21 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x98a39c8;
T_28 ;
    %wait E_0x98a3a90;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_22 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x98a3840;
T_29 ;
    %wait E_0x98a3908;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_23 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x98a36b8;
T_30 ;
    %wait E_0x98a3780;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_24 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x98a3530;
T_31 ;
    %wait E_0x98a35f8;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_25 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x98a33a8;
T_32 ;
    %wait E_0x98a3470;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_26 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x98a3220;
T_33 ;
    %wait E_0x98a32e8;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_27 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x98a3098;
T_34 ;
    %wait E_0x98a3160;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_28 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x98a2f10;
T_35 ;
    %wait E_0x98a2fd8;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_29 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x98a2d88;
T_36 ;
    %wait E_0x98a2e50;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_30 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x98a2c00;
T_37 ;
    %wait E_0x98a2cc8;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_31 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x98a2a78;
T_38 ;
    %wait E_0x98a2b40;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_32 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x98a28f0;
T_39 ;
    %wait E_0x98a29b8;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_33 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x98a2768;
T_40 ;
    %wait E_0x98a2830;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_34 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x98a25e0;
T_41 ;
    %wait E_0x98a26a8;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_35 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x98a2458;
T_42 ;
    %wait E_0x98a2520;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_36 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x98a2348;
T_43 ;
    %wait E_0x98a23c8;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 0;
t_37 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x98a22c8;
T_44 ;
    %wait E_0x9860418;
    %ix/getv 3, v0x98a53d0_0;
    %load/av 8, v0x98a5788, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5620_0, 0, 8;
    %ix/getv 3, v0x98a5450_0;
    %load/av 8, v0x98a5788, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a5670_0, 0, 8;
    %jmp T_44;
    .thread T_44;
    .scope S_0x98a22c8;
T_45 ;
    %wait E_0x9860418;
    %load/v 8, v0x98a5738_0, 1;
    %jmp/0xz  T_45.0, 8;
    %load/v 8, v0x98a56e8_0, 32;
    %ix/getv 3, v0x98a54c0_0;
    %jmp/1 t_38, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 8;
t_38 ;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x98a22c8;
T_46 ;
    %wait E_0x984c1b8;
    %ix/getv 3, v0x98a5620_0;
    %load/av 8, v0x98a5788, 32;
    %ix/getv 3, v0x98a5510_0;
    %jmp/1 t_39, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 8;
t_39 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x98a22c8;
T_47 ;
    %wait E_0x9849c08;
    %ix/getv 3, v0x98a5670_0;
    %load/av 8, v0x98a5788, 32;
    %ix/getv 3, v0x98a5560_0;
    %jmp/1 t_40, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a5788, 0, 8;
t_40 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x98a1230;
T_48 ;
    %wait E_0x98a12b0;
    %load/v 8, v0x98a1490_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_48.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_48.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_48.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_48.3, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_48.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_48.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1368_0, 0, 0;
    %jmp T_48.7;
T_48.0 ;
    %load/v 8, v0x98a12f8_0, 32;
    %load/v 40, v0x98a13c8_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1368_0, 0, 8;
    %jmp T_48.7;
T_48.1 ;
    %load/v 8, v0x98a12f8_0, 32;
    %load/v 40, v0x98a13c8_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1368_0, 0, 8;
    %jmp T_48.7;
T_48.2 ;
    %load/v 8, v0x98a12f8_0, 32;
    %load/v 40, v0x98a13c8_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1368_0, 0, 8;
    %load/v 8, v0x98a12f8_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x98a13c8_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x98a1368_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a14f0_0, 0, 1;
    %jmp T_48.9;
T_48.8 ;
    %load/v 8, v0x98a12f8_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x98a13c8_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x98a1368_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a14f0_0, 0, 1;
    %jmp T_48.11;
T_48.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a14f0_0, 0, 0;
T_48.11 ;
T_48.9 ;
    %jmp T_48.7;
T_48.3 ;
    %load/v 8, v0x98a12f8_0, 32;
    %load/v 40, v0x98a13c8_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1368_0, 0, 8;
    %jmp T_48.7;
T_48.4 ;
    %load/v 8, v0x98a12f8_0, 32;
    %load/v 40, v0x98a13c8_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1368_0, 0, 8;
    %jmp T_48.7;
T_48.5 ;
    %load/v 8, v0x98a12f8_0, 32;
    %load/v 40, v0x98a13c8_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1368_0, 0, 8;
    %load/v 8, v0x98a12f8_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x98a13c8_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x98a12f8_0, 32;
    %mov 41, 40, 1;
    %load/v 42, v0x98a13c8_0, 32;
    %mov 74, 73, 1;
    %add 9, 42, 33;
   %cmpi/s 9, 0, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a14f0_0, 0, 1;
    %jmp T_48.13;
T_48.12 ;
    %load/v 8, v0x98a12f8_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x98a13c8_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x98a12f8_0, 32;
    %mov 41, 40, 1;
    %load/v 42, v0x98a13c8_0, 32;
    %mov 74, 73, 1;
    %add 9, 42, 33;
    %cmp/s 0, 9, 33;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a14f0_0, 0, 1;
    %jmp T_48.15;
T_48.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a14f0_0, 0, 0;
T_48.15 ;
T_48.13 ;
    %jmp T_48.7;
T_48.7 ;
    %load/v 8, v0x98a1570_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_48.16, 4;
    %load/v 8, v0x98a12f8_0, 32;
    %load/v 40, v0x98a13c8_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_48.18, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1428_0, 0, 1;
    %jmp T_48.19;
T_48.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1428_0, 0, 0;
T_48.19 ;
T_48.16 ;
    %load/v 8, v0x98a1570_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_48.20, 4;
    %load/v 8, v0x98a12f8_0, 32;
    %load/v 40, v0x98a13c8_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_48.22, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1428_0, 0, 1;
    %jmp T_48.23;
T_48.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1428_0, 0, 0;
T_48.23 ;
T_48.20 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x98a1010;
T_49 ;
    %wait E_0x98a1090;
    %load/v 8, v0x98a11e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_49.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_49.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_49.2, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1120_0, 0, 0;
    %jmp T_49.4;
T_49.0 ;
    %load/v 8, v0x98a10b0_0, 32;
    %load/v 40, v0x98a1180_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1120_0, 0, 8;
    %jmp T_49.4;
T_49.1 ;
    %load/v 8, v0x98a10b0_0, 32;
    %load/v 40, v0x98a1180_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1120_0, 0, 8;
    %jmp T_49.4;
T_49.2 ;
    %load/v 8, v0x98a10b0_0, 32;
    %load/v 40, v0x98a1180_0, 5;
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a1120_0, 0, 8;
    %jmp T_49.4;
T_49.4 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x98a0f70;
T_50 ;
    %wait E_0x98a0ff0;
    %load/v 8, v0x98a20c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_50.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1880_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a18d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1970_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x98a1920_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1aa8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a19c0_0, 0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/v 8, v0x98a1be8_0, 1;
    %load/v 9, v0x98a2070_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_50.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1810_0, 0, 1;
    %jmp T_50.3;
T_50.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1810_0, 0, 0;
T_50.3 ;
    %load/v 8, v0x98a1be8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1880_0, 0, 8;
    %load/v 8, v0x98a2070_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1a10_0, 0, 8;
    %load/v 8, v0x98a1d00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a18d0_0, 0, 8;
    %load/v 8, v0x98a1e98_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1970_0, 0, 8;
    %load/v 8, v0x98a1da0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x98a1920_0, 0, 8;
    %load/v 8, v0x98a1650_0, 1;
    %inv 8, 1;
    %load/v 9, v0x98a1fb8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x98a2130_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a1aa8_0, 0, 8;
    %load/v 8, v0x98a1df0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_50.4, 6;
    %load/v 8, v0x98a15d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a19c0_0, 0, 8;
    %jmp T_50.6;
T_50.4 ;
    %load/v 8, v0x98a21f8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a19c0_0, 0, 8;
    %jmp T_50.6;
T_50.6 ;
    %load/v 8, v0x98a1d50_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_50.7, 6;
    %load/v 8, v0x98a1d00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a16c0_0, 0, 8;
    %jmp T_50.9;
T_50.7 ;
    %load/v 8, v0x98a1b98_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a16c0_0, 0, 8;
    %jmp T_50.9;
T_50.9 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x98a0ef0;
T_51 ;
    %set/v v0x98a7218_0, 0, 16;
    %end;
    .thread T_51;
    .scope S_0x98a0ef0;
T_52 ;
    %wait E_0x98a0ff0;
    %load/v 8, v0x98a8548_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7a08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7a58_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a7758_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7d68_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a7b78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7cd8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a78c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7c00_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x98a7af0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7e08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7e88_0, 0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/v 8, v0x98a8678_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %jmp/1 T_52.2, 6;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_52.3, 6;
    %jmp T_52.4;
T_52.2 ;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_52.5, 4;
    %load/x1p 8, v0x98a82e0_0, 5;
    %jmp T_52.6;
T_52.5 ;
    %mov 8, 2, 5;
T_52.6 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x98a7af0_0, 0, 8;
    %jmp T_52.4;
T_52.3 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_52.7, 4;
    %load/x1p 8, v0x98a82e0_0, 5;
    %jmp T_52.8;
T_52.7 ;
    %mov 8, 2, 5;
T_52.8 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x98a7af0_0, 0, 8;
    %jmp T_52.4;
T_52.4 ;
    %load/v 8, v0x98a8808_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7a58_0, 0, 8;
    %load/v 8, v0x98a7160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7a08_0, 0, 8;
    %load/v 8, v0x98a7218_0, 16;
    %load/v 24, v0x98a82e0_0, 16; Select 16 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a78c0_0, 0, 8;
    %load/v 8, v0x98a86c8_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7c00_0, 0, 8;
    %load/v 8, v0x98a8948_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7e08_0, 0, 8;
    %load/v 8, v0x98a88f8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7e88_0, 0, 8;
    %load/v 8, v0x98a7058_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x98a7758_0, 0, 8;
    %load/v 8, v0x98a8718_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x98a7b78_0, 0, 8;
    %load/v 8, v0x98a8350_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7820_0, 0, 8;
    %load/v 8, v0x98a88a8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7cd8_0, 0, 8;
    %load/v 8, v0x98a89e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98a7d68_0, 0, 8;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x98a0548;
T_53 ;
    %wait E_0x98a0630;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_41 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x98a03c0;
T_54 ;
    %wait E_0x98a04a8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_42 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x98a0238;
T_55 ;
    %wait E_0x98a0320;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_43 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x98a00b0;
T_56 ;
    %wait E_0x98a0198;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_44 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x989ff28;
T_57 ;
    %wait E_0x98a0000;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_45 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x989fda0;
T_58 ;
    %wait E_0x989fe78;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_46 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x989fc18;
T_59 ;
    %wait E_0x989fcf0;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_47 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x989fa90;
T_60 ;
    %wait E_0x989fb68;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_48 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x989f908;
T_61 ;
    %wait E_0x989f9e0;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_49 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x989f780;
T_62 ;
    %wait E_0x989f858;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_50 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x989f5f8;
T_63 ;
    %wait E_0x989f6d0;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_51 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x989f470;
T_64 ;
    %wait E_0x989f548;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_52 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x989f2e8;
T_65 ;
    %wait E_0x989f3c0;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_53 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x989f160;
T_66 ;
    %wait E_0x989f238;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_54 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x989efd8;
T_67 ;
    %wait E_0x989f0b0;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_55 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x989ee38;
T_68 ;
    %wait E_0x989ef28;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_56 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x989ecb0;
T_69 ;
    %wait E_0x989ed78;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_57 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x989eb28;
T_70 ;
    %wait E_0x989ebf0;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_58 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x989e9a0;
T_71 ;
    %wait E_0x989ea68;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_59 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x989e818;
T_72 ;
    %wait E_0x989e8e0;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_60 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x989e690;
T_73 ;
    %wait E_0x989e758;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_61 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x989e508;
T_74 ;
    %wait E_0x989e5d0;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_62 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x989e380;
T_75 ;
    %wait E_0x989e448;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_63 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x989e1f8;
T_76 ;
    %wait E_0x989e2c0;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_64 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x989e070;
T_77 ;
    %wait E_0x989e138;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_65 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x989dee8;
T_78 ;
    %wait E_0x989dfb0;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_66 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x989dd60;
T_79 ;
    %wait E_0x989de28;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_67 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x989dbd8;
T_80 ;
    %wait E_0x989dca0;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_68 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x989da50;
T_81 ;
    %wait E_0x989db18;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_69 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x989d8c8;
T_82 ;
    %wait E_0x989d990;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_70 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x989d740;
T_83 ;
    %wait E_0x989d808;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_71 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x98606a8;
T_84 ;
    %wait E_0x98604c8;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 0;
t_72 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x9860560;
T_85 ;
    %wait E_0x9860418;
    %ix/getv 3, v0x98a06d0_0;
    %load/av 8, v0x98a0b08, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a0930_0, 0, 8;
    %ix/getv 3, v0x98a0740_0;
    %load/av 8, v0x98a0b08, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x98a0990_0, 0, 8;
    %jmp T_85;
    .thread T_85;
    .scope S_0x9860560;
T_86 ;
    %wait E_0x9860418;
    %load/v 8, v0x98a0a78_0, 1;
    %jmp/0xz  T_86.0, 8;
    %load/v 8, v0x98a0a18_0, 32;
    %ix/getv 3, v0x98a07a0_0;
    %jmp/1 t_73, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 8;
t_73 ;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x9860560;
T_87 ;
    %wait E_0x984c1b8;
    %ix/getv 3, v0x98a0930_0;
    %load/av 8, v0x98a0b08, 32;
    %ix/getv 3, v0x98a0800_0;
    %jmp/1 t_74, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 8;
t_74 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x9860560;
T_88 ;
    %wait E_0x9849c08;
    %ix/getv 3, v0x98a0990_0;
    %load/av 8, v0x98a0b08, 32;
    %ix/getv 3, v0x98a0850_0;
    %jmp/1 t_75, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x98a0b08, 0, 8;
t_75 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x9851dc0;
T_89 ;
    %set/v v0x98ac428_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0x9851dc0;
T_90 ;
    %set/v v0x98a71b0_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_0x9851dc0;
T_91 ;
    %set/v v0x98ac540_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_0x9851dc0;
T_92 ;
    %wait E_0x9847850;
    %load/v 8, v0x98ac428_0, 1;
    %jmp/0xz  T_92.0, 8;
    %set/v v0x98ac428_0, 0, 1;
    %jmp T_92.1;
T_92.0 ;
    %set/v v0x98ac428_0, 1, 1;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x98510c8;
T_93 ;
    %vpi_call 2 24 "$readmemh", P_0x986fc9c, v0x98ae820, 1'sb0, P_0x986fcb0;
    %end;
    .thread T_93;
    .scope S_0x98510c8;
T_94 ;
    %vpi_call 2 28 "$dumpfile", "../vcd/Mips_tb.vcd";
    %vpi_call 2 29 "$dumpvars", 1'sb0, S_0x98510c8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aea38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aecd8_0, 0, 0;
T_94.0 ;
    %delay 10, 0;
    %load/v 8, v0x98aea38_0, 1;
    %inv 8, 1;
    %set/v v0x98aea38_0, 8, 1;
    %jmp T_94.0;
    %end;
    .thread T_94;
    .scope S_0x98510c8;
T_95 ;
    %delay 400, 0;
    %vpi_call 2 38 "$finish";
    %end;
    .thread T_95;
    .scope S_0x98510c8;
T_96 ;
    %wait E_0x98a54a0;
    %vpi_call 2 41 "$display", "----------------------------------------------------------------";
    %vpi_call 2 42 "$display", "Time = %d Reset = %d", $time, v0x98aecd8_0;
    %vpi_func 2 44 "$time", 8, 64;
    %cmpi/u 8, 0, 64;
    %jmp/1 T_96.0, 6;
    %cmpi/u 8, 20, 64;
    %jmp/1 T_96.1, 6;
    %cmpi/u 8, 40, 64;
    %jmp/1 T_96.2, 6;
    %cmpi/u 8, 60, 64;
    %jmp/1 T_96.3, 6;
    %jmp T_96.4;
T_96.0 ;
    %vpi_call 2 46 "$display", "reseting...";
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aecd8_0, 0, 0;
    %jmp T_96.4;
T_96.1 ;
    %vpi_call 2 50 "$display", "addr...";
    %ix/load 0, 18, 0;
    %assign/v0 v0x98ae998_0, 0, 0;
    %jmp T_96.4;
T_96.2 ;
    %vpi_call 2 54 "$display", "addr1...";
    %vpi_call 2 55 "$display", "%h", v0x98ae998_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aecd8_0, 0, 0;
    %jmp T_96.4;
T_96.3 ;
    %vpi_call 2 59 "$display", "addr2... MIPS.addr";
    %ix/load 0, 1, 0;
    %assign/v0 v0x98aecd8_0, 0, 0;
    %jmp T_96.4;
T_96.4 ;
    %jmp T_96;
    .thread T_96;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "../tb/Mips_tb.v";
    "./Ram.v";
    "Mips.v";
    "./MemControler.v";
    "./Fetch.v";
    "./Memory.v";
    "./Execute.v";
    "./Alu.v";
    "./Shifter.v";
    "./Decode.v";
    "./Control.v";
    "./Comparator.v";
    "./Registers.v";
    "./Writeback.v";
