// Seed: 1317279042
module module_0 #(
    parameter id_1 = 32'd77
);
  wire _id_1;
  wire [id_1 : id_1] id_2;
  logic [-1 'b0 : 1] id_3;
  ;
  always @(-1 or posedge id_2) begin : LABEL_0
    id_3 = 1;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd12
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  output wor id_1;
  assign id_1 = 1'b0;
  always force id_1 = 1'b0;
  tri1 id_6 = id_4[id_2 : 1];
  assign id_6 = -1 - id_3;
endmodule
