INFO-FLOW: Workspace C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1 opened at Thu Nov 03 16:10:02 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.153 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 0.809 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.955 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=0.0.0 
Command   open_solution done; 1.195 sec.
Execute   set_part xczu3eg-sbva484-1-e -tool vivado 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu3eg 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.127 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -version 0.0.0 
Execute   source ./f_b_4_new_network/solution1/directives.tcl 
Execute     set_directive_resource -core RAM_2P_LUTRAM max fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MaxPool2d fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixExtensionImproved fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixMultiply fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Relu fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixBackPropagationMultiply fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM CalculateMatrixGrad fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM ReluBackPropagation fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MaxPooBackPropagation fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM OverturnKernel fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Padding fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixBackPropagation fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM forward fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM backward fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM forw_back fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_interface -mode s_axilite -bundle ctrl forw_back lr 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
Execute     set_directive_interface -mode m_axi -depth 32 -bundle data forw_back lr 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
Execute     set_directive_pipeline Conv2d/Conv2d_label0 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline MatrixExtensionImproved/MatrixExtensionImproved_label1 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Padding/Padding_label3 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Command   ap_source done; 0.121 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'f_b_4_new_network/forw_back_new_network.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling f_b_4_new_network/forw_back_new_network.c as C
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted f_b_4_new_network/forw_back_new_network.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "f_b_4_new_network/forw_back_new_network.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E f_b_4_new_network/forw_back_new_network.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c
Command       clang done; 1.454 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.104 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c"  -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from f_b_4_new_network/forw_back_new_network.c:1:
f_b_4_new_network/forw_back_new_network.c:132:20: warning: incompatible pointer types passing 'float [30][30]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(30,30,3,mnist_data,conv_kernel_1,conv_out_1);
                   ^~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:27:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_4_new_network/forw_back_new_network.c:132:31: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(30,30,3,mnist_data,conv_kernel_1,conv_out_1);
                              ^~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:27:58: note: passing argument to parameter 'kernel' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                         ^
f_b_4_new_network/forw_back_new_network.c:132:45: warning: incompatible pointer types passing 'float [28][28]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(30,30,3,mnist_data,conv_kernel_1,conv_out_1);
                                            ^~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:27:72: note: passing argument to parameter 'out_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                                       ^
f_b_4_new_network/forw_back_new_network.c:133:23: warning: incompatible pointer types passing 'float [28][28]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MaxPool2d(28,28,2,conv_out_1,max_poo_out_1,max_poo_locate_1);
                      ^~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:37:41: note: passing argument to parameter 'input_matrix' here
void MaxPool2d(int w,int h,int k,float *input_matrix,float *output_matrix,float *locate_matrix){
                                        ^
f_b_4_new_network/forw_back_new_network.c:133:34: warning: incompatible pointer types passing 'float [14][14]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MaxPool2d(28,28,2,conv_out_1,max_poo_out_1,max_poo_locate_1);
                                 ^~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:37:61: note: passing argument to parameter 'output_matrix' here
void MaxPool2d(int w,int h,int k,float *input_matrix,float *output_matrix,float *locate_matrix){
                                                            ^
f_b_4_new_network/forw_back_new_network.c:133:48: warning: incompatible pointer types passing 'float [14][14]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MaxPool2d(28,28,2,conv_out_1,max_poo_out_1,max_poo_locate_1);
                                               ^~~~~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:37:82: note: passing argument to parameter 'locate_matrix' here
void MaxPool2d(int w,int h,int k,float *input_matrix,float *output_matrix,float *locate_matrix){
                                                                                 ^
f_b_4_new_network/forw_back_new_network.c:134:20: warning: incompatible pointer types passing 'float [14][14]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(14,14,3,max_poo_out_1,conv_kernel_2,conv_out_2);
                   ^~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:27:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_4_new_network/forw_back_new_network.c:134:34: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(14,14,3,max_poo_out_1,conv_kernel_2,conv_out_2);
                                 ^~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:27:58: note: passing argument to parameter 'kernel' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                         ^
f_b_4_new_network/forw_back_new_network.c:134:48: warning: incompatible pointer types passing 'float [12][12]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d(14,14,3,max_poo_out_1,conv_kernel_2,conv_out_2);
                                               ^~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:27:72: note: passing argument to parameter 'out_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                                                       ^
f_b_4_new_network/forw_back_new_network.c:135:23: warning: incompatible pointer types passing 'float [12][12]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MaxPool2d(12,12,2,conv_out_2,max_poo_out_2,max_poo_locate_2);
                      ^~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:37:41: note: passing argument to parameter 'input_matrix' here
void MaxPool2d(int w,int h,int k,float *input_matrix,float *output_matrix,float *locate_matrix){
                                        ^
f_b_4_new_network/forw_back_new_network.c:135:34: warning: incompatible pointer types passing 'float [6][6]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MaxPool2d(12,12,2,conv_out_2,max_poo_out_2,max_poo_locate_2);
                                 ^~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:37:61: note: passing argument to parameter 'output_matrix' here
void MaxPool2d(int w,int h,int k,float *input_matrix,float *output_matrix,float *locate_matrix){
                                                            ^
f_b_4_new_network/forw_back_new_network.c:135:48: warning: incompatible pointer types passing 'float [6][6]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MaxPool2d(12,12,2,conv_out_2,max_poo_out_2,max_poo_locate_2);
                                               ^~~~~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:37:82: note: passing argument to parameter 'locate_matrix' here
void MaxPool2d(int w,int h,int k,float *input_matrix,float *output_matrix,float *locate_matrix){
                                                                                 ^
f_b_4_new_network/forw_back_new_network.c:137:33: warning: incompatible pointer types passing 'float [6][6]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixExtensionImproved(6,6,max_poo_out_2,fc_in_1);
                                ^~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:51:49: note: passing argument to parameter 'input_matrix1' here
void MatrixExtensionImproved(int w,int h,float *input_matrix1,float *output_matrix){
                                                ^
f_b_4_new_network/forw_back_new_network.c:137:47: warning: incompatible pointer types passing 'float [1][36]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixExtensionImproved(6,6,max_poo_out_2,fc_in_1);
                                              ^~~~~~~
f_b_4_new_network/forw_back_new_network.c:51:70: note: passing argument to parameter 'output_matrix' here
void MatrixExtensionImproved(int w,int h,float *input_matrix1,float *output_matrix){
                                                                     ^
f_b_4_new_network/forw_back_new_network.c:138:26: warning: incompatible pointer types passing 'float [1][36]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(36,20,fc_in_1,fc_hidden_layer1,fc_out_1);
                         ^~~~~~~
f_b_4_new_network/forw_back_new_network.c:57:44: note: passing argument to parameter 'input_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                           ^
f_b_4_new_network/forw_back_new_network.c:138:34: warning: incompatible pointer types passing 'float [36][20]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(36,20,fc_in_1,fc_hidden_layer1,fc_out_1);
                                 ^~~~~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:57:64: note: passing argument to parameter 'para_layer' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                               ^
f_b_4_new_network/forw_back_new_network.c:138:51: warning: incompatible pointer types passing 'float [1][20]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(36,20,fc_in_1,fc_hidden_layer1,fc_out_1);
                                                  ^~~~~~~~
f_b_4_new_network/forw_back_new_network.c:57:81: note: passing argument to parameter 'output_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                                                ^
f_b_4_new_network/forw_back_new_network.c:139:13: warning: incompatible pointer types passing 'float [1][20]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Relu(20,fc_out_1,fc_in_2_relu1);
            ^~~~~~~~
f_b_4_new_network/forw_back_new_network.c:65:24: note: passing argument to parameter 'input_matrix' here
void Relu(int h,float *input_matrix,float *output_matrix){
                       ^
f_b_4_new_network/forw_back_new_network.c:139:22: warning: incompatible pointer types passing 'float [1][20]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Relu(20,fc_out_1,fc_in_2_relu1);
                     ^~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:65:44: note: passing argument to parameter 'output_matrix' here
void Relu(int h,float *input_matrix,float *output_matrix){
                                           ^
f_b_4_new_network/forw_back_new_network.c:140:26: warning: incompatible pointer types passing 'float [1][20]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixMultiply(20,10,fc_in_2_relu1,fc_hidden_layer2,fc_out_2);
                         ^~~~~~~~~~~~~
f_b_4_new_network/forw_back_new_network.c:57:44: note: passing argument to parameter 'input_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                           ^
f_b_4_new_network/forw_back_new_network.c:57:64: note: passing argument to parameter 'para_layer' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                               ^
f_b_4_new_network/forw_back_new_network.c:57:81: note: passing argument to parameter 'output_matrix' here
void MatrixMultiply(int h,int h_out,float *input_matrix,float *para_layer,float*output_matrix){
                                                                                ^
f_b_4_new_network/forw_back_new_network.c:72:55: note: passing argument to parameter 'input_matrix' here
void MatrixBackPropagationMultiply(int w,int h,float *input_matrix,float *grad,float *rgrad){
                                                      ^
f_b_4_new_network/forw_back_new_network.c:78:45: note: passing argument to parameter 'input_matrix' here
void CalculateMatrixGrad(int w,int h,float *input_matrix,float *grad,float *output_matrix){
                                            ^
f_b_4_new_network/forw_back_new_network.c:86:39: note: passing argument to parameter 'input_matrix' here
void ReluBackPropagation(int w,float *input_matrix,float *grad,float *output_matrix){
                                      ^
f_b_4_new_network/forw_back_new_network.c:72:55: note: passing argument to parameter 'input_matrix' here
void MatrixBackPropagationMultiply(int w,int h,float *input_matrix,float *grad,float *rgrad){
                                                      ^
f_b_4_new_network/forw_back_new_network.c:78:45: note: passing argument to parameter 'input_matrix' here
void CalculateMatrixGrad(int w,int h,float *input_matrix,float *grad,float *output_matrix){
                                            ^
f_b_4_new_network/forw_back_new_network.c:94:94: note: passing argument to parameter 'locate_matrix' here
void MaxPooBackPropagation(int w,int h,int k,float *input_matrix,float *output_matrix,float *locate_matrix){
                                                                                             ^
f_b_4_new_network/forw_back_new_network.c:27:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_4_new_network/forw_back_new_network.c:106:34: note: passing argument to parameter 'input_matrix' here
void OverturnKernel(int k,float *input_matrix,float *output_matrix){
                                 ^
f_b_4_new_network/forw_back_new_network.c:94:94: note: passing argument to parameter 'locate_matrix' here
void MaxPooBackPropagation(int w,int h,int k,float *input_matrix,float *output_matrix,float *locate_matrix){
                                                                                             ^
f_b_4_new_network/forw_back_new_network.c:27:38: note: passing argument to parameter 'input_matrix' here
void Conv2d(int w,int h,int k,float *input_matrix,float *kernel,float *out_matrix){
                                     ^
f_b_4_new_network/forw_back_new_network.c:122:67: note: passing argument to parameter 'output_matrix' here
void MatrixBackPropagation(int w,int h,float *input_matrix,float *output_matrix,float lr){
                                                                  ^
f_b_4_new_network/forw_back_new_network.c:122:67: note: passing argument to parameter 'output_matrix' here
f_b_4_new_network/forw_back_new_network.c:122:67: note: passing argument to parameter 'output_matrix' here
f_b_4_new_network/forw_back_new_network.c:122:67: note: passing argument to parameter 'output_matrix' here
20 warnings generated.
Command       clang done; 1.505 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c std=gnu89 -directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c std=gnu89 -directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.106 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back_new_network.pp.0.c.diag.yml C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back_new_network.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back_new_network.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/tidy-3.1.forw_back_new_network.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/tidy-3.1.forw_back_new_network.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/tidy-3.1.forw_back_new_network.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/xilinx-legacy-rewriter.forw_back_new_network.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/xilinx-legacy-rewriter.forw_back_new_network.pp.0.c.err.log 
Command       tidy_31 done; 0.157 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.113 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.bc
Command       clang done; 1.438 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_new_network.g.bc -hls-opt -except-internalize forw_back -LD:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.091 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.613 ; gain = 94.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.613 ; gain = 94.047
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.pp.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.352 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top forw_back -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g.0.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.027 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 189.738 ; gain = 98.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g.1.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'MaxPool2d.1' (f_b_4_new_network/forw_back_new_network.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'MaxPool2d' (f_b_4_new_network/forw_back_new_network.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu' (f_b_4_new_network/forw_back_new_network.c:67) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixExtensionImproved' into 'forward' (f_b_4_new_network/forw_back_new_network.c:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu' into 'forward' (f_b_4_new_network/forw_back_new_network.c:139) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'MaxPooBackPropagation.1' (f_b_4_new_network/forw_back_new_network.c:101) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'MaxPooBackPropagation' (f_b_4_new_network/forw_back_new_network.c:101) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply.1' into 'backward' (f_b_4_new_network/forw_back_new_network.c:159) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad.1' into 'backward' (f_b_4_new_network/forw_back_new_network.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation' into 'backward' (f_b_4_new_network/forw_back_new_network.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply' into 'backward' (f_b_4_new_network/forw_back_new_network.c:166) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad' into 'backward' (f_b_4_new_network/forw_back_new_network.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'OverturnKernel' into 'backward' (f_b_4_new_network/forw_back_new_network.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation.1' into 'backward' (f_b_4_new_network/forw_back_new_network.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation' into 'backward' (f_b_4_new_network/forw_back_new_network.c:193) automatically.
Command         transform done; 1.172 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.157 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 207.578 ; gain = 116.012
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.g.1.bc to C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.o.1.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Padding_label3' (f_b_4_new_network/forw_back_new_network.c:114) in function 'Padding' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MatrixExtensionImproved_label1' (f_b_4_new_network/forw_back_new_network.c:53) in function 'MatrixExtensionImproved' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d.4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (f_b_4_new_network/forw_back_new_network.c:114) in function 'Padding' completely with a factor of 16.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d.1' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d.2' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (f_b_4_new_network/forw_back_new_network.c:53) in function 'MatrixExtensionImproved' completely with a factor of 6.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d.3' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_4_new_network/forw_back_new_network.c:32) in function 'Conv2d.4' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'fc_out_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc_out_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc_in_2_relu1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc_in_1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'MaxPool2d.1' (f_b_4_new_network/forw_back_new_network.c:44) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'MaxPool2d' (f_b_4_new_network/forw_back_new_network.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu' (f_b_4_new_network/forw_back_new_network.c:67) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixExtensionImproved' into 'forward' (f_b_4_new_network/forw_back_new_network.c:137) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixMultiply.1' into 'forward' (f_b_4_new_network/forw_back_new_network.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu' into 'forward' (f_b_4_new_network/forw_back_new_network.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixMultiply' into 'forward' (f_b_4_new_network/forw_back_new_network.c:140) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'MaxPooBackPropagation.1' (f_b_4_new_network/forw_back_new_network.c:101) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'MaxPooBackPropagation' (f_b_4_new_network/forw_back_new_network.c:101) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply.1' into 'backward' (f_b_4_new_network/forw_back_new_network.c:159) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad.1' into 'backward' (f_b_4_new_network/forw_back_new_network.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation' into 'backward' (f_b_4_new_network/forw_back_new_network.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply' into 'backward' (f_b_4_new_network/forw_back_new_network.c:166) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad' into 'backward' (f_b_4_new_network/forw_back_new_network.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'OverturnKernel' into 'backward' (f_b_4_new_network/forw_back_new_network.c:180) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation.1' into 'backward' (f_b_4_new_network/forw_back_new_network.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagation' into 'backward' (f_b_4_new_network/forw_back_new_network.c:193) automatically.
Command         transform done; 2.826 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 1.234 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 258.043 ; gain = 166.477
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.o.2.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32:18) in function 'Conv2d.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_4_new_network/forw_back_new_network.c:29:20) in function 'Conv2d.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_4_new_network/forw_back_new_network.c:28:16) in function 'Conv2d.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32:18) in function 'Conv2d.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_4_new_network/forw_back_new_network.c:29:20) in function 'Conv2d.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_4_new_network/forw_back_new_network.c:28:16) in function 'Conv2d.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32:18) in function 'Conv2d.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_4_new_network/forw_back_new_network.c:29:20) in function 'Conv2d.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_4_new_network/forw_back_new_network.c:28:16) in function 'Conv2d.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32:18) in function 'Conv2d.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_4_new_network/forw_back_new_network.c:29:20) in function 'Conv2d.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_4_new_network/forw_back_new_network.c:28:16) in function 'Conv2d.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_label0' (f_b_4_new_network/forw_back_new_network.c:32:18) in function 'Conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_4_new_network/forw_back_new_network.c:29:20) in function 'Conv2d' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_4_new_network/forw_back_new_network.c:28:16) in function 'Conv2d'.
WARNING: [XFORM 203-631] Renaming function 'MaxPooBackPropagation.1' to 'MaxPooBackPropagatio' (f_b_4_new_network/forw_back_new_network.c:15:27)
WARNING: [XFORM 203-631] Renaming function 'MaxPooBackPropagation' to 'MaxPooBackPropagatio.1' (f_b_4_new_network/forw_back_new_network.c:15:27)
WARNING: [XFORM 203-631] Renaming function 'MatrixBackPropagation.2' to 'MatrixBackPropagatio' (f_b_4_new_network/forw_back_new_network.c:123:25)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 200 on port 'data' (f_b_4_new_network/forw_back_new_network.c:219:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 720 on port 'data' (f_b_4_new_network/forw_back_new_network.c:218:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'data' (f_b_4_new_network/forw_back_new_network.c:216:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'data' (f_b_4_new_network/forw_back_new_network.c:217:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 900 on port 'data' (f_b_4_new_network/forw_back_new_network.c:222:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'data' (f_b_4_new_network/forw_back_new_network.c:232:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 200 on port 'data' (f_b_4_new_network/forw_back_new_network.c:238:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 720 on port 'data' (f_b_4_new_network/forw_back_new_network.c:237:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'data' (f_b_4_new_network/forw_back_new_network.c:235:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'data' (f_b_4_new_network/forw_back_new_network.c:236:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 6.465 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 387.426 ; gain = 295.859
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 14.3 sec.
Command     elaborate done; 20.573 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'forw_back' ...
Execute       ap_set_top_model forw_back 
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.4' to 'Conv2d_4'.
WARNING: [SYN 201-103] Legalizing function name 'MaxPool2d.1' to 'MaxPool2d_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.3' to 'Conv2d_3'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.2' to 'Conv2d_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv2d.1' to 'Conv2d_1'.
WARNING: [SYN 201-103] Legalizing function name 'MaxPooBackPropagatio.1' to 'MaxPooBackPropagatio_1'.
Execute       get_model_list forw_back -filter all-wo-channel -topdown 
Execute       preproc_iomode -model forw_back 
Execute       preproc_iomode -model backward 
Execute       preproc_iomode -model MatrixBackPropagatio 
Execute       preproc_iomode -model Conv2d 
Execute       preproc_iomode -model MaxPooBackPropagatio.1 
Execute       preproc_iomode -model Conv2d.1 
Execute       preproc_iomode -model Padding 
Execute       preproc_iomode -model Conv2d.2 
Execute       preproc_iomode -model MaxPooBackPropagatio 
Execute       preproc_iomode -model forward 
Execute       preproc_iomode -model MaxPool2d 
Execute       preproc_iomode -model Conv2d.3 
Execute       preproc_iomode -model MaxPool2d.1 
Execute       preproc_iomode -model Conv2d.4 
Execute       get_model_list forw_back -filter all-wo-channel 
INFO-FLOW: Model list for configure: Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back
INFO-FLOW: Configuring Module : Conv2d.4 ...
Execute       set_default_model Conv2d.4 
Execute       apply_spec_resource_limit Conv2d.4 
INFO-FLOW: Configuring Module : MaxPool2d.1 ...
Execute       set_default_model MaxPool2d.1 
Execute       apply_spec_resource_limit MaxPool2d.1 
INFO-FLOW: Configuring Module : Conv2d.3 ...
Execute       set_default_model Conv2d.3 
Execute       apply_spec_resource_limit Conv2d.3 
INFO-FLOW: Configuring Module : MaxPool2d ...
Execute       set_default_model MaxPool2d 
Execute       apply_spec_resource_limit MaxPool2d 
INFO-FLOW: Configuring Module : forward ...
Execute       set_default_model forward 
Execute       apply_spec_resource_limit forward 
INFO-FLOW: Configuring Module : MaxPooBackPropagatio ...
Execute       set_default_model MaxPooBackPropagatio 
Execute       apply_spec_resource_limit MaxPooBackPropagatio 
INFO-FLOW: Configuring Module : Conv2d.2 ...
Execute       set_default_model Conv2d.2 
Execute       apply_spec_resource_limit Conv2d.2 
INFO-FLOW: Configuring Module : Padding ...
Execute       set_default_model Padding 
Execute       apply_spec_resource_limit Padding 
INFO-FLOW: Configuring Module : Conv2d.1 ...
Execute       set_default_model Conv2d.1 
Execute       apply_spec_resource_limit Conv2d.1 
INFO-FLOW: Configuring Module : MaxPooBackPropagatio.1 ...
Execute       set_default_model MaxPooBackPropagatio.1 
Execute       apply_spec_resource_limit MaxPooBackPropagatio.1 
INFO-FLOW: Configuring Module : Conv2d ...
Execute       set_default_model Conv2d 
Execute       apply_spec_resource_limit Conv2d 
INFO-FLOW: Configuring Module : MatrixBackPropagatio ...
Execute       set_default_model MatrixBackPropagatio 
Execute       apply_spec_resource_limit MatrixBackPropagatio 
INFO-FLOW: Configuring Module : backward ...
Execute       set_default_model backward 
Execute       apply_spec_resource_limit backward 
INFO-FLOW: Configuring Module : forw_back ...
Execute       set_default_model forw_back 
Execute       apply_spec_resource_limit forw_back 
INFO-FLOW: Model list for preprocess: Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back
INFO-FLOW: Preprocessing Module: Conv2d.4 ...
Execute       set_default_model Conv2d.4 
Execute       cdfg_preprocess -model Conv2d.4 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:28): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.4 
INFO-FLOW: Preprocessing Module: MaxPool2d.1 ...
Execute       set_default_model MaxPool2d.1 
Execute       cdfg_preprocess -model MaxPool2d.1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:38): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess MaxPool2d.1 
INFO-FLOW: Preprocessing Module: Conv2d.3 ...
Execute       set_default_model Conv2d.3 
Execute       cdfg_preprocess -model Conv2d.3 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:28): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.3 
INFO-FLOW: Preprocessing Module: MaxPool2d ...
Execute       set_default_model MaxPool2d 
Execute       cdfg_preprocess -model MaxPool2d 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:38): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess MaxPool2d 
INFO-FLOW: Preprocessing Module: forward ...
Execute       set_default_model forward 
Execute       cdfg_preprocess -model forward 
Execute       rtl_gen_preprocess forward 
INFO-FLOW: Preprocessing Module: MaxPooBackPropagatio ...
Execute       set_default_model MaxPooBackPropagatio 
Execute       cdfg_preprocess -model MaxPooBackPropagatio 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:95): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess MaxPooBackPropagatio 
INFO-FLOW: Preprocessing Module: Conv2d.2 ...
Execute       set_default_model Conv2d.2 
Execute       cdfg_preprocess -model Conv2d.2 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:28): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.2 
INFO-FLOW: Preprocessing Module: Padding ...
Execute       set_default_model Padding 
Execute       cdfg_preprocess -model Padding 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:113): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Padding 
INFO-FLOW: Preprocessing Module: Conv2d.1 ...
Execute       set_default_model Conv2d.1 
Execute       cdfg_preprocess -model Conv2d.1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:28): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d.1 
INFO-FLOW: Preprocessing Module: MaxPooBackPropagatio.1 ...
Execute       set_default_model MaxPooBackPropagatio.1 
Execute       cdfg_preprocess -model MaxPooBackPropagatio.1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:95): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess MaxPooBackPropagatio.1 
INFO-FLOW: Preprocessing Module: Conv2d ...
Execute       set_default_model Conv2d 
Execute       cdfg_preprocess -model Conv2d 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:28): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d 
INFO-FLOW: Preprocessing Module: MatrixBackPropagatio ...
Execute       set_default_model MatrixBackPropagatio 
Execute       cdfg_preprocess -model MatrixBackPropagatio 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_4_new_network/forw_back_new_network.c:123): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess MatrixBackPropagatio 
INFO-FLOW: Preprocessing Module: backward ...
Execute       set_default_model backward 
Execute       cdfg_preprocess -model backward 
Execute       rtl_gen_preprocess backward 
INFO-FLOW: Preprocessing Module: forw_back ...
Execute       set_default_model forw_back 
Execute       cdfg_preprocess -model forw_back 
Execute       rtl_gen_preprocess forw_back 
WARNING: [SYN 201-107] Renaming port name 'forw_back/in' to 'forw_back/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'forw_back/out' to 'forw_back/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'forw_back/label' to 'forw_back/label_r' to avoid the conflict with HDL keywords or other object names.
Command       rtl_gen_preprocess done; 0.128 sec.
INFO-FLOW: Model list for synthesis: Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.4 
Execute       schedule -model Conv2d.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 23.285 seconds; current allocated memory: 328.919 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.verbose.sched.rpt 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.4.
Execute       set_default_model Conv2d.4 
Execute       bind -model Conv2d.4 
BIND OPTION: model=Conv2d.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 329.322 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPool2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MaxPool2d.1 
Execute       schedule -model MaxPool2d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 329.720 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.sched.adb -f 
INFO-FLOW: Finish scheduling MaxPool2d.1.
Execute       set_default_model MaxPool2d.1 
Execute       bind -model MaxPool2d.1 
BIND OPTION: model=MaxPool2d.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 330.089 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.bind.adb -f 
INFO-FLOW: Finish binding MaxPool2d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.3 
Execute       schedule -model Conv2d.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.235 sec.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 330.418 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.3.
Execute       set_default_model Conv2d.3 
Execute       bind -model Conv2d.3 
BIND OPTION: model=Conv2d.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 330.815 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MaxPool2d 
Execute       schedule -model MaxPool2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 331.166 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.sched.adb -f 
INFO-FLOW: Finish scheduling MaxPool2d.
Execute       set_default_model MaxPool2d 
Execute       bind -model MaxPool2d 
BIND OPTION: model=MaxPool2d
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 331.535 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.bind.adb -f 
INFO-FLOW: Finish binding MaxPool2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forward 
Execute       schedule -model forward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MatrixExtensionImproved_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('max_poo_out_2_load_2', f_b_4_new_network/forw_back_new_network.c:54->f_b_4_new_network/forw_back_new_network.c:137) on array 'max_poo_out_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_poo_out_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.246 sec.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 332.245 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.verbose.sched.rpt 
Command       syn_report done; 0.271 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.sched.adb -f 
INFO-FLOW: Finish scheduling forward.
Execute       set_default_model forward 
Execute       bind -model forward 
BIND OPTION: model=forward
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.384 sec.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 333.430 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.verbose.bind.rpt 
Command       syn_report done; 0.525 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.bind.adb -f 
INFO-FLOW: Finish binding forward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooBackPropagatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MaxPooBackPropagatio 
Execute       schedule -model MaxPooBackPropagatio 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 333.916 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.sched.adb -f 
INFO-FLOW: Finish scheduling MaxPooBackPropagatio.
Execute       set_default_model MaxPooBackPropagatio 
Execute       bind -model MaxPooBackPropagatio 
BIND OPTION: model=MaxPooBackPropagatio
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 334.159 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.bind.adb -f 
INFO-FLOW: Finish binding MaxPooBackPropagatio.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.2 
Execute       schedule -model Conv2d.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.167 sec.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 334.398 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.2.
Execute       set_default_model Conv2d.2 
Execute       bind -model Conv2d.2 
BIND OPTION: model=Conv2d.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 334.763 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Padding 
Execute       schedule -model Padding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Padding_label3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_matrix_load_2', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_matrix_addr_23_write_ln118', f_b_4_new_network/forw_back_new_network.c:118) of constant 0 on array 'output_matrix' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 335.376 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.sched.adb -f 
INFO-FLOW: Finish scheduling Padding.
Execute       set_default_model Padding 
Execute       bind -model Padding 
BIND OPTION: model=Padding
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 335.920 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.verbose.bind.rpt 
Command       syn_report done; 0.104 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.bind.adb -f 
INFO-FLOW: Finish binding Padding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d.1 
Execute       schedule -model Conv2d.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.163 sec.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 336.202 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.1.
Execute       set_default_model Conv2d.1 
Execute       bind -model Conv2d.1 
BIND OPTION: model=Conv2d.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 336.621 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPooBackPropagatio_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MaxPooBackPropagatio.1 
Execute       schedule -model MaxPooBackPropagatio.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 336.902 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.sched.adb -f 
INFO-FLOW: Finish scheduling MaxPooBackPropagatio.1.
Execute       set_default_model MaxPooBackPropagatio.1 
Execute       bind -model MaxPooBackPropagatio.1 
BIND OPTION: model=MaxPooBackPropagatio.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 337.145 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.bind.adb -f 
INFO-FLOW: Finish binding MaxPooBackPropagatio.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d 
Execute       schedule -model Conv2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) and 'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 337.419 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d.
Execute       set_default_model Conv2d 
Execute       bind -model Conv2d 
BIND OPTION: model=Conv2d
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 337.748 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.bind.adb -f 
INFO-FLOW: Finish binding Conv2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixBackPropagatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatrixBackPropagatio 
Execute       schedule -model MatrixBackPropagatio 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 337.867 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.sched.adb -f 
INFO-FLOW: Finish scheduling MatrixBackPropagatio.
Execute       set_default_model MatrixBackPropagatio 
Execute       bind -model MatrixBackPropagatio 
BIND OPTION: model=MatrixBackPropagatio
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.139 sec.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 337.993 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.bind.adb -f 
INFO-FLOW: Finish binding MatrixBackPropagatio.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backward 
Execute       schedule -model backward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 338.881 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.verbose.sched.rpt 
Command       syn_report done; 0.2 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling backward.
Execute       set_default_model backward 
Execute       bind -model backward 
BIND OPTION: model=backward
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.561 sec.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 340.352 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.verbose.bind.rpt 
Command       syn_report done; 0.445 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.bind.adb -f 
Command       db_write done; 0.109 sec.
INFO-FLOW: Finish binding backward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forw_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forw_back 
Execute       schedule -model forw_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv1.conv_kernel_1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv2.conv_kernel_2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc1.fc_hidden_layer1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc2.fc_hidden_layer2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.probability_result.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mnist_data.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_kernel_1.conv1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_kernel_2.conv2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc_hidden_layer1.fc1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc_hidden_layer2.fc2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.409 sec.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 341.265 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.verbose.sched.rpt 
Command       syn_report done; 0.188 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.sched.adb -f 
INFO-FLOW: Finish scheduling forw_back.
Execute       set_default_model forw_back 
Execute       bind -model forw_back 
BIND OPTION: model=forw_back
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 342.685 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.verbose.bind.rpt 
Command       syn_report done; 0.705 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.bind.adb -f 
INFO-FLOW: Finish binding forw_back.
Execute       get_model_list forw_back -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Conv2d.4 
Execute       rtl_gen_preprocess MaxPool2d.1 
Execute       rtl_gen_preprocess Conv2d.3 
Execute       rtl_gen_preprocess MaxPool2d 
Execute       rtl_gen_preprocess forward 
Execute       rtl_gen_preprocess MaxPooBackPropagatio 
Execute       rtl_gen_preprocess Conv2d.2 
Execute       rtl_gen_preprocess Padding 
Execute       rtl_gen_preprocess Conv2d.1 
Execute       rtl_gen_preprocess MaxPooBackPropagatio.1 
Execute       rtl_gen_preprocess Conv2d 
Execute       rtl_gen_preprocess MatrixBackPropagatio 
Execute       rtl_gen_preprocess backward 
Execute       rtl_gen_preprocess forw_back 
INFO-FLOW: Model list for RTL generation: Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.4 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_fadd_32ns_32ns_32_4_full_dsp_1' to 'forw_back_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fmul_32ns_32ns_32_3_max_dsp_1' to 'forw_back_fmul_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_4'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 343.994 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/Conv2d_4 -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl Conv2d.4 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/Conv2d_4 
Execute       gen_rtl Conv2d.4 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/Conv2d_4 
Execute       syn_report -csynth -model Conv2d.4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_4_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_4_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.verbose.rpt 
Command       syn_report done; 0.115 sec.
Execute       db_write -model Conv2d.4 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.adb 
Execute       gen_tb_info Conv2d.4 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MaxPool2d.1 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_sitofp_32ns_32_4_1' to 'forw_back_sitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fcmp_32ns_32ns_1_2_1' to 'forw_back_fcmp_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool2d_1'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 344.939 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl MaxPool2d.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/MaxPool2d_1 -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl MaxPool2d.1 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/MaxPool2d_1 
Execute       gen_rtl MaxPool2d.1 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/MaxPool2d_1 
Execute       syn_report -csynth -model MaxPool2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MaxPool2d_1_csynth.rpt 
Execute       syn_report -rtlxml -model MaxPool2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MaxPool2d_1_csynth.xml 
Execute       syn_report -verbosereport -model MaxPool2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.verbose.rpt 
Execute       db_write -model MaxPool2d.1 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.adb 
Execute       gen_tb_info MaxPool2d.1 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.3 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_3'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 345.889 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/Conv2d_3 -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl Conv2d.3 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/Conv2d_3 
Execute       gen_rtl Conv2d.3 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/Conv2d_3 
Execute       syn_report -csynth -model Conv2d.3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_3_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_3_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.verbose.rpt 
Command       syn_report done; 0.106 sec.
Execute       db_write -model Conv2d.3 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.adb 
Execute       gen_tb_info Conv2d.3 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MaxPool2d -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPool2d'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 346.798 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl MaxPool2d -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/MaxPool2d -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl MaxPool2d -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/MaxPool2d 
Execute       gen_rtl MaxPool2d -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/MaxPool2d 
Execute       syn_report -csynth -model MaxPool2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MaxPool2d_csynth.rpt 
Execute       syn_report -rtlxml -model MaxPool2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MaxPool2d_csynth.xml 
Execute       syn_report -verbosereport -model MaxPool2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.verbose.rpt 
Execute       db_write -model MaxPool2d -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.adb 
Execute       gen_tb_info MaxPool2d -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model forward -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forward_max_poo_out_2' to 'forward_max_poo_ofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fptrunc_64ns_32_2_1' to 'forw_back_fptruncg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fpext_32ns_64_2_1' to 'forw_back_fpext_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_dadd_64ns_64ns_64_5_full_dsp_1' to 'forw_back_dadd_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_dmul_64ns_64ns_64_5_max_dsp_1' to 'forw_back_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_ddiv_64ns_64ns_64_22_1' to 'forw_back_ddiv_64kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_dexp_64ns_64ns_64_13_full_dsp_1' to 'forw_back_dexp_64lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_dadd_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_ddiv_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_dexp_64lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_dmul_64jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fpext_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fptruncg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
Command       create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 349.010 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl forward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/forward -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl forward -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/forward 
Execute       gen_rtl forward -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/forward 
Execute       syn_report -csynth -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/forward_csynth.rpt 
Execute       syn_report -rtlxml -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/forward_csynth.xml 
Execute       syn_report -verbosereport -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.verbose.rpt 
Command       syn_report done; 0.404 sec.
Execute       db_write -model forward -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.adb 
Command       db_write done; 0.227 sec.
Execute       gen_tb_info forward -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooBackPropagatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MaxPooBackPropagatio -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooBackPropagatio'.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 349.902 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl MaxPooBackPropagatio -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/MaxPooBackPropagatio -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl MaxPooBackPropagatio -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/MaxPooBackPropagatio 
Execute       gen_rtl MaxPooBackPropagatio -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/MaxPooBackPropagatio 
Execute       syn_report -csynth -model MaxPooBackPropagatio -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MaxPooBackPropagatio_csynth.rpt 
Execute       syn_report -rtlxml -model MaxPooBackPropagatio -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MaxPooBackPropagatio_csynth.xml 
Execute       syn_report -verbosereport -model MaxPooBackPropagatio -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.verbose.rpt 
Command       syn_report done; 0.133 sec.
Execute       db_write -model MaxPooBackPropagatio -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.adb 
Command       db_write done; 0.116 sec.
Execute       gen_tb_info MaxPooBackPropagatio -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.2 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_2'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 350.672 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/Conv2d_2 -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl Conv2d.2 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/Conv2d_2 
Execute       gen_rtl Conv2d.2 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/Conv2d_2 
Execute       syn_report -csynth -model Conv2d.2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_2_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_2_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.verbose.rpt 
Command       syn_report done; 0.261 sec.
Execute       db_write -model Conv2d.2 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.adb 
Command       db_write done; 0.162 sec.
Execute       gen_tb_info Conv2d.2 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Padding -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding'.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 351.650 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Padding -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/Padding -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl Padding -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/Padding 
Execute       gen_rtl Padding -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/Padding 
Execute       syn_report -csynth -model Padding -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Padding_csynth.rpt 
Execute       syn_report -rtlxml -model Padding -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Padding_csynth.xml 
Execute       syn_report -verbosereport -model Padding -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.verbose.rpt 
Command       syn_report done; 0.169 sec.
Execute       db_write -model Padding -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info Padding -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d.1 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_1'.
INFO: [HLS 200-111]  Elapsed time: 1.087 seconds; current allocated memory: 352.631 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/Conv2d_1 -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl Conv2d.1 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/Conv2d_1 
Execute       gen_rtl Conv2d.1 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/Conv2d_1 
Execute       syn_report -csynth -model Conv2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_1_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_1_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.verbose.rpt 
Command       syn_report done; 0.127 sec.
Execute       db_write -model Conv2d.1 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.adb 
Command       db_write done; 0.243 sec.
Execute       gen_tb_info Conv2d.1 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPooBackPropagatio_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MaxPooBackPropagatio.1 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPooBackPropagatio_1'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 353.348 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl MaxPooBackPropagatio.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/MaxPooBackPropagatio_1 -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl MaxPooBackPropagatio.1 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/MaxPooBackPropagatio_1 
Execute       gen_rtl MaxPooBackPropagatio.1 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/MaxPooBackPropagatio_1 
Execute       syn_report -csynth -model MaxPooBackPropagatio.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MaxPooBackPropagatio_1_csynth.rpt 
Execute       syn_report -rtlxml -model MaxPooBackPropagatio.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MaxPooBackPropagatio_1_csynth.xml 
Execute       syn_report -verbosereport -model MaxPooBackPropagatio.1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.verbose.rpt 
Execute       db_write -model MaxPooBackPropagatio.1 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.adb 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info MaxPooBackPropagatio.1 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 354.122 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/Conv2d -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl Conv2d -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/Conv2d 
Execute       gen_rtl Conv2d -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/Conv2d 
Execute       syn_report -csynth -model Conv2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/Conv2d_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.verbose.rpt 
Command       syn_report done; 0.117 sec.
Execute       db_write -model Conv2d -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.adb 
Command       db_write done; 0.159 sec.
Execute       gen_tb_info Conv2d -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixBackPropagatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MatrixBackPropagatio -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_fsub_32ns_32ns_32_4_full_dsp_1' to 'forw_back_fsub_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fsub_32mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixBackPropagatio'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 354.567 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatrixBackPropagatio -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/MatrixBackPropagatio -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl MatrixBackPropagatio -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/MatrixBackPropagatio 
Execute       gen_rtl MatrixBackPropagatio -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/MatrixBackPropagatio 
Execute       syn_report -csynth -model MatrixBackPropagatio -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MatrixBackPropagatio_csynth.rpt 
Execute       syn_report -rtlxml -model MatrixBackPropagatio -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/MatrixBackPropagatio_csynth.xml 
Execute       syn_report -verbosereport -model MatrixBackPropagatio -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.verbose.rpt 
Execute       db_write -model MatrixBackPropagatio -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.adb 
Command       db_write done; 0.109 sec.
Execute       gen_tb_info MatrixBackPropagatio -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backward -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'backward_conv_grad_2' to 'backward_conv_grancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_kernel_grad_2' to 'backward_kernel_gocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_conv_grad_2_padding' to 'backward_conv_grapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_kernel_grad_2_overtu' to 'backward_kernel_gqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_pool_grad_1' to 'backward_pool_grarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_conv_grad_1' to 'backward_conv_grasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_kernel_grad_1' to 'backward_kernel_gtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'forw_back_faddfsuudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_dmul_64jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_faddfsuudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fpext_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fptruncg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward'.
Command       create_rtl_model done; 0.392 sec.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 357.269 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl backward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/backward -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl backward -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/backward 
Execute       gen_rtl backward -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/backward 
Execute       syn_report -csynth -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/backward_csynth.rpt 
Command       syn_report done; 0.134 sec.
Execute       syn_report -rtlxml -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/backward_csynth.xml 
Execute       syn_report -verbosereport -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.verbose.rpt 
Command       syn_report done; 0.646 sec.
Execute       db_write -model backward -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.adb 
Command       db_write done; 0.39 sec.
Execute       gen_tb_info backward -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forw_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model forw_back -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/conv1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/conv2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/fc1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/fc2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/label_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/lr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forw_back' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_kernel_1' to 'forw_back_conv_kevdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_kernel_2' to 'forw_back_conv_kewdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_hidden_layer1' to 'forw_back_fc_hiddxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_hidden_layer2' to 'forw_back_fc_hiddyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_mnist_data' to 'forw_back_mnist_dzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_max_poo_out_1' to 'forw_back_max_pooAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_max_poo_locate_1' to 'forw_back_max_pooBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_max_poo_locate_2' to 'forw_back_max_pooCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_out_1_0' to 'forw_back_fc_out_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_in_2_relu1_0' to 'forw_back_fc_in_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_probability_result' to 'forw_back_probabiFfa' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'flag', 'in_r', 'conv1', 'conv2', 'fc1', 'fc2', 'out_r', 'label_r' and 'lr' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'forw_back'.
Command       create_rtl_model done; 0.516 sec.
INFO: [HLS 200-111]  Elapsed time: 2.526 seconds; current allocated memory: 360.804 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl forw_back -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/systemc/forw_back -synmodules Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back 
Execute       gen_rtl forw_back -istop -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/vhdl/forw_back 
Command       gen_rtl done; 0.114 sec.
Execute       gen_rtl forw_back -istop -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/verilog/forw_back 
Execute       syn_report -csynth -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/forw_back_csynth.rpt 
Execute       syn_report -rtlxml -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/syn/report/forw_back_csynth.xml 
Execute       syn_report -verbosereport -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.verbose.rpt 
Command       syn_report done; 0.723 sec.
Execute       db_write -model forw_back -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.adb 
Command       db_write done; 0.244 sec.
Execute       gen_tb_info forw_back -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back 
Execute       export_constraint_db -f -tool general -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       syn_report -designview -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.design.xml 
Command       syn_report done; 0.67 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks forw_back 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain forw_back 
INFO-FLOW: Model list for RTL component generation: Conv2d.4 MaxPool2d.1 Conv2d.3 MaxPool2d forward MaxPooBackPropagatio Conv2d.2 Padding Conv2d.1 MaxPooBackPropagatio.1 Conv2d MatrixBackPropagatio backward forw_back
INFO-FLOW: Handling components in module [Conv2d_4] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
INFO-FLOW: Found component forw_back_fadd_32bkb.
INFO-FLOW: Append model forw_back_fadd_32bkb
INFO-FLOW: Found component forw_back_fmul_32cud.
INFO-FLOW: Append model forw_back_fmul_32cud
INFO-FLOW: Handling components in module [MaxPool2d_1] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
INFO-FLOW: Found component forw_back_sitofp_dEe.
INFO-FLOW: Append model forw_back_sitofp_dEe
INFO-FLOW: Found component forw_back_fcmp_32eOg.
INFO-FLOW: Append model forw_back_fcmp_32eOg
INFO-FLOW: Handling components in module [Conv2d_3] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
INFO-FLOW: Handling components in module [MaxPool2d] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
INFO-FLOW: Handling components in module [forward] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
INFO-FLOW: Found component forw_back_fptruncg8j.
INFO-FLOW: Append model forw_back_fptruncg8j
INFO-FLOW: Found component forw_back_fpext_3hbi.
INFO-FLOW: Append model forw_back_fpext_3hbi
INFO-FLOW: Found component forw_back_dadd_64ibs.
INFO-FLOW: Append model forw_back_dadd_64ibs
INFO-FLOW: Found component forw_back_dmul_64jbC.
INFO-FLOW: Append model forw_back_dmul_64jbC
INFO-FLOW: Found component forw_back_ddiv_64kbM.
INFO-FLOW: Append model forw_back_ddiv_64kbM
INFO-FLOW: Found component forw_back_dexp_64lbW.
INFO-FLOW: Append model forw_back_dexp_64lbW
INFO-FLOW: Found component forward_conv_out_1.
INFO-FLOW: Append model forward_conv_out_1
INFO-FLOW: Found component forward_conv_out_2.
INFO-FLOW: Append model forward_conv_out_2
INFO-FLOW: Found component forward_max_poo_ofYi.
INFO-FLOW: Append model forward_max_poo_ofYi
INFO-FLOW: Found component forward_fc_out_2_0.
INFO-FLOW: Append model forward_fc_out_2_0
INFO-FLOW: Handling components in module [MaxPooBackPropagatio] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_2] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
INFO-FLOW: Handling components in module [Padding] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_1] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
INFO-FLOW: Handling components in module [MaxPooBackPropagatio_1] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
INFO-FLOW: Handling components in module [MatrixBackPropagatio] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
INFO-FLOW: Found component forw_back_fsub_32mb6.
INFO-FLOW: Append model forw_back_fsub_32mb6
INFO-FLOW: Handling components in module [backward] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
INFO-FLOW: Found component forw_back_faddfsuudo.
INFO-FLOW: Append model forw_back_faddfsuudo
INFO-FLOW: Found component backward_grad_2.
INFO-FLOW: Append model backward_grad_2
INFO-FLOW: Found component backward_wgrad_2.
INFO-FLOW: Append model backward_wgrad_2
INFO-FLOW: Found component backward_rgrad_1.
INFO-FLOW: Append model backward_rgrad_1
INFO-FLOW: Found component backward_wgrad_1.
INFO-FLOW: Append model backward_wgrad_1
INFO-FLOW: Found component backward_grad_0.
INFO-FLOW: Append model backward_grad_0
INFO-FLOW: Found component backward_conv_grancg.
INFO-FLOW: Append model backward_conv_grancg
INFO-FLOW: Found component backward_kernel_gocq.
INFO-FLOW: Append model backward_kernel_gocq
INFO-FLOW: Found component backward_conv_grapcA.
INFO-FLOW: Append model backward_conv_grapcA
INFO-FLOW: Found component backward_pool_grarcU.
INFO-FLOW: Append model backward_pool_grarcU
INFO-FLOW: Found component backward_conv_grasc4.
INFO-FLOW: Append model backward_conv_grasc4
INFO-FLOW: Handling components in module [forw_back] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO-FLOW: Found component forw_back_conv_kevdy.
INFO-FLOW: Append model forw_back_conv_kevdy
INFO-FLOW: Found component forw_back_fc_hiddxdS.
INFO-FLOW: Append model forw_back_fc_hiddxdS
INFO-FLOW: Found component forw_back_fc_hiddyd2.
INFO-FLOW: Append model forw_back_fc_hiddyd2
INFO-FLOW: Found component forw_back_mnist_dzec.
INFO-FLOW: Append model forw_back_mnist_dzec
INFO-FLOW: Found component forw_back_max_pooAem.
INFO-FLOW: Append model forw_back_max_pooAem
INFO-FLOW: Found component forw_back_max_pooCeG.
INFO-FLOW: Append model forw_back_max_pooCeG
INFO-FLOW: Found component forw_back_fc_in_1_0.
INFO-FLOW: Append model forw_back_fc_in_1_0
INFO-FLOW: Found component forw_back_fc_out_DeQ.
INFO-FLOW: Append model forw_back_fc_out_DeQ
INFO-FLOW: Found component forw_back_ctrl_s_axi.
INFO-FLOW: Append model forw_back_ctrl_s_axi
INFO-FLOW: Found component forw_back_data_m_axi.
INFO-FLOW: Append model forw_back_data_m_axi
INFO-FLOW: Append model Conv2d_4
INFO-FLOW: Append model MaxPool2d_1
INFO-FLOW: Append model Conv2d_3
INFO-FLOW: Append model MaxPool2d
INFO-FLOW: Append model forward
INFO-FLOW: Append model MaxPooBackPropagatio
INFO-FLOW: Append model Conv2d_2
INFO-FLOW: Append model Padding
INFO-FLOW: Append model Conv2d_1
INFO-FLOW: Append model MaxPooBackPropagatio_1
INFO-FLOW: Append model Conv2d
INFO-FLOW: Append model MatrixBackPropagatio
INFO-FLOW: Append model backward
INFO-FLOW: Append model forw_back
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: forw_back_fadd_32bkb forw_back_fmul_32cud forw_back_sitofp_dEe forw_back_fcmp_32eOg forw_back_fptruncg8j forw_back_fpext_3hbi forw_back_dadd_64ibs forw_back_dmul_64jbC forw_back_ddiv_64kbM forw_back_dexp_64lbW forward_conv_out_1 forward_conv_out_2 forward_max_poo_ofYi forward_fc_out_2_0 forw_back_fsub_32mb6 forw_back_faddfsuudo backward_grad_2 backward_wgrad_2 backward_rgrad_1 backward_wgrad_1 backward_grad_0 backward_conv_grancg backward_kernel_gocq backward_conv_grapcA backward_pool_grarcU backward_conv_grasc4 forw_back_conv_kevdy forw_back_fc_hiddxdS forw_back_fc_hiddyd2 forw_back_mnist_dzec forw_back_max_pooAem forw_back_max_pooCeG forw_back_fc_in_1_0 forw_back_fc_out_DeQ forw_back_ctrl_s_axi forw_back_data_m_axi Conv2d_4 MaxPool2d_1 Conv2d_3 MaxPool2d forward MaxPooBackPropagatio Conv2d_2 Padding Conv2d_1 MaxPooBackPropagatio_1 Conv2d MatrixBackPropagatio backward forw_back
INFO-FLOW: To file: write model forw_back_fadd_32bkb
INFO-FLOW: To file: write model forw_back_fmul_32cud
INFO-FLOW: To file: write model forw_back_sitofp_dEe
INFO-FLOW: To file: write model forw_back_fcmp_32eOg
INFO-FLOW: To file: write model forw_back_fptruncg8j
INFO-FLOW: To file: write model forw_back_fpext_3hbi
INFO-FLOW: To file: write model forw_back_dadd_64ibs
INFO-FLOW: To file: write model forw_back_dmul_64jbC
INFO-FLOW: To file: write model forw_back_ddiv_64kbM
INFO-FLOW: To file: write model forw_back_dexp_64lbW
INFO-FLOW: To file: write model forward_conv_out_1
INFO-FLOW: To file: write model forward_conv_out_2
INFO-FLOW: To file: write model forward_max_poo_ofYi
INFO-FLOW: To file: write model forward_fc_out_2_0
INFO-FLOW: To file: write model forw_back_fsub_32mb6
INFO-FLOW: To file: write model forw_back_faddfsuudo
INFO-FLOW: To file: write model backward_grad_2
INFO-FLOW: To file: write model backward_wgrad_2
INFO-FLOW: To file: write model backward_rgrad_1
INFO-FLOW: To file: write model backward_wgrad_1
INFO-FLOW: To file: write model backward_grad_0
INFO-FLOW: To file: write model backward_conv_grancg
INFO-FLOW: To file: write model backward_kernel_gocq
INFO-FLOW: To file: write model backward_conv_grapcA
INFO-FLOW: To file: write model backward_pool_grarcU
INFO-FLOW: To file: write model backward_conv_grasc4
INFO-FLOW: To file: write model forw_back_conv_kevdy
INFO-FLOW: To file: write model forw_back_fc_hiddxdS
INFO-FLOW: To file: write model forw_back_fc_hiddyd2
INFO-FLOW: To file: write model forw_back_mnist_dzec
INFO-FLOW: To file: write model forw_back_max_pooAem
INFO-FLOW: To file: write model forw_back_max_pooCeG
INFO-FLOW: To file: write model forw_back_fc_in_1_0
INFO-FLOW: To file: write model forw_back_fc_out_DeQ
INFO-FLOW: To file: write model forw_back_ctrl_s_axi
INFO-FLOW: To file: write model forw_back_data_m_axi
INFO-FLOW: To file: write model Conv2d_4
INFO-FLOW: To file: write model MaxPool2d_1
INFO-FLOW: To file: write model Conv2d_3
INFO-FLOW: To file: write model MaxPool2d
INFO-FLOW: To file: write model forward
INFO-FLOW: To file: write model MaxPooBackPropagatio
INFO-FLOW: To file: write model Conv2d_2
INFO-FLOW: To file: write model Padding
INFO-FLOW: To file: write model Conv2d_1
INFO-FLOW: To file: write model MaxPooBackPropagatio_1
INFO-FLOW: To file: write model Conv2d
INFO-FLOW: To file: write model MatrixBackPropagatio
INFO-FLOW: To file: write model backward
INFO-FLOW: To file: write model forw_back
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.138 sec.
Command       ap_source done; 0.138 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.226 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.122 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forward_conv_out_1_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forward_conv_out_2_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forward_max_poo_ofYi_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forward_fc_out_2_0_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.472 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_grad_2_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_wgrad_2_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_rgrad_1_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_wgrad_1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_grad_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_conv_grancg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_kernel_gocq_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_conv_grapcA_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_pool_grarcU_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_conv_grasc4_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.423 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'forw_back_conv_kevdy_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_hiddxdS_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_hiddyd2_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_mnist_dzec_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_max_pooAem_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_max_pooCeG_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_in_1_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_out_DeQ_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.405 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.153 sec.
Command       ap_source done; 0.153 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=forw_back xml_exists=0
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.173 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.168 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=50 #gSsdmPorts=0
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       sc_get_clocks forw_back 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_ddiv_20_no_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_dexp_11_full_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_dmul_3_max_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_sitofp_2_no_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 470.039 ; gain = 378.473
INFO: [VHDL 208-304] Generating VHDL RTL for forw_back.
INFO: [VLOG 209-307] Generating Verilog RTL for forw_back.
Command     autosyn done; 34.68 sec.
Command   csynth_design done; 55.269 sec.
Command ap_source done; 56.735 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1 opened at Thu Nov 03 16:11:29 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.154 sec.
Command     ap_source done; 0.154 sec.
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 0.776 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.918 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=0.0.0 
Command   open_solution done; 1.138 sec.
Execute   export_design -rtl verilog -format ip_catalog -version 0.0.0 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -version=0.0.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -version 0.0.0
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.141 sec.
Command     ap_source done; 0.142 sec.
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=forw_back xml_exists=1
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command     ap_source done; 0.168 sec.
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.compgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=50 #gSsdmPorts=0
Execute     source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute     sc_get_clocks forw_back 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_dadd_3_full_dsp_64_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_ddiv_20_no_dsp_64_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_dexp_11_full_dsp_64_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_dmul_3_max_dsp_64_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fadd_2_full_dsp_32_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fmul_1_max_dsp_32_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fpext_0_no_dsp_32_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_fsub_2_full_dsp_32_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/misc/forw_back_ap_sitofp_2_no_dsp_32_ip.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_4.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d_1.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_3.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPool2d.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forward.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_2.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Padding.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d_1.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MaxPooBackPropagatio_1.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/Conv2d.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/MatrixBackPropagatio.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/backward.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 0_0 C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=forw_back
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=forw_back
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/LTL/Desktop/Handwritten_digit_recognition__LTL_FPGA/f_b_4_new_network/solution1/impl/ip/pack.bat
Command   export_design done; 29.27 sec.
Command ap_source done; 30.423 sec.
Execute cleanup_all 
