11:47:31 DEBUG : Logs will be stored at 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/IDE.log'.
11:47:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\works\verilog\starlite_prj\spi_divide_sum_baremetal\vitis_ps\temp_xsdb_launch_script.tcl
11:47:39 INFO  : XSCT server has started successfully.
11:47:39 INFO  : plnx-install-location is set to ''
11:47:39 INFO  : Registering command handlers for Vitis TCF services
11:47:40 INFO  : Platform repository initialization has completed.
11:47:50 INFO  : Successfully done setting XSCT server connection channel  
11:47:50 INFO  : Successfully done query RDI_DATADIR 
11:47:50 INFO  : Successfully done setting workspace for the tool. 
14:07:51 DEBUG : Logs will be stored at 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/IDE.log'.
14:07:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\works\verilog\starlite_prj\spi_divide_sum\vitis_ps\temp_xsdb_launch_script.tcl
14:07:58 INFO  : Platform repository initialization has completed.
14:07:59 INFO  : XSCT server has started successfully.
14:08:00 INFO  : Registering command handlers for Vitis TCF services
14:08:05 INFO  : Successfully done setting XSCT server connection channel  
14:08:05 INFO  : plnx-install-location is set to ''
14:08:05 INFO  : Successfully done query RDI_DATADIR 
14:08:05 INFO  : Successfully done setting workspace for the tool. 
14:08:25 ERROR : The platform 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm' used by the system project 'spi_divide_sum_system' is not valid.
14:09:35 ERROR : The platform 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm' used by the system project 'spi_divide_sum_system' is not valid.
14:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:36 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
14:11:36 INFO  : 'jtag frequency' command is executed.
14:11:36 INFO  : Context for 'APU' is selected.
14:11:36 INFO  : System reset is completed.
14:11:39 INFO  : 'after 3000' command is executed.
14:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
14:11:42 INFO  : Device configured successfully with "C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit"
14:11:42 INFO  : Context for 'APU' is selected.
14:11:42 INFO  : Hardware design and registers information is loaded from 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:42 INFO  : Context for 'APU' is selected.
14:11:42 INFO  : Sourcing of 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/psinit/ps7_init.tcl' is done.
14:11:42 INFO  : 'ps7_init' command is executed.
14:11:42 INFO  : 'ps7_post_config' command is executed.
14:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:43 INFO  : The application 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:43 INFO  : 'con' command is executed.
14:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:11:43 INFO  : Launch script is exported to file 'C:\works\verilog\starlite_prj\spi_divide_sum\vitis_ps\spi_divide_sum_system\_ide\scripts\systemdebugger_spi_divide_sum_system_standalone.tcl'
17:37:05 INFO  : Disconnected from the channel tcfchan#1.
17:52:35 DEBUG : Logs will be stored at 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/IDE.log'.
17:52:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\works\verilog\starlite_prj\spi_divide_sum\vitis_ps\temp_xsdb_launch_script.tcl
17:52:42 INFO  : Registering command handlers for Vitis TCF services
17:52:42 INFO  : XSCT server has started successfully.
17:52:43 INFO  : Platform repository initialization has completed.
17:52:50 INFO  : plnx-install-location is set to ''
17:52:50 INFO  : Successfully done setting XSCT server connection channel  
17:52:50 INFO  : Successfully done query RDI_DATADIR 
17:52:50 INFO  : Successfully done setting workspace for the tool. 
17:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:06 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
17:53:06 INFO  : 'jtag frequency' command is executed.
17:53:06 INFO  : Context for 'APU' is selected.
17:53:06 INFO  : System reset is completed.
17:53:09 INFO  : 'after 3000' command is executed.
17:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
17:53:12 INFO  : Device configured successfully with "C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit"
17:53:12 INFO  : Context for 'APU' is selected.
17:53:12 INFO  : Hardware design and registers information is loaded from 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:53:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:12 INFO  : Context for 'APU' is selected.
17:53:12 INFO  : Sourcing of 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/psinit/ps7_init.tcl' is done.
17:53:12 INFO  : 'ps7_init' command is executed.
17:53:12 INFO  : 'ps7_post_config' command is executed.
17:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:13 INFO  : The application 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:13 INFO  : 'con' command is executed.
17:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:13 INFO  : Launch script is exported to file 'C:\works\verilog\starlite_prj\spi_divide_sum\vitis_ps\spi_divide_sum_system\_ide\scripts\systemdebugger_spi_divide_sum_system_standalone.tcl'
18:00:31 INFO  : Disconnected from the channel tcfchan#1.
18:01:07 DEBUG : Logs will be stored at 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/IDE.log'.
18:01:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\works\verilog\starlite_prj\spi_divide_sum\vitis_ps\temp_xsdb_launch_script.tcl
18:01:10 INFO  : XSCT server has started successfully.
18:01:10 INFO  : Successfully done setting XSCT server connection channel  
18:01:10 INFO  : plnx-install-location is set to ''
18:01:10 INFO  : Successfully done setting workspace for the tool. 
18:01:12 INFO  : Successfully done query RDI_DATADIR 
18:01:12 INFO  : Platform repository initialization has completed.
18:01:13 INFO  : Registering command handlers for Vitis TCF services
18:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:27 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
18:01:27 INFO  : 'jtag frequency' command is executed.
18:01:27 INFO  : Context for 'APU' is selected.
18:01:27 INFO  : System reset is completed.
18:01:30 INFO  : 'after 3000' command is executed.
18:01:39 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:01:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:02:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:00 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
18:03:00 INFO  : 'jtag frequency' command is executed.
18:03:00 INFO  : Context for 'APU' is selected.
18:03:00 INFO  : System reset is completed.
18:03:03 INFO  : 'after 3000' command is executed.
18:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
18:03:06 INFO  : Device configured successfully with "C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit"
18:03:06 INFO  : Context for 'APU' is selected.
18:03:06 INFO  : Hardware design and registers information is loaded from 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:06 INFO  : Context for 'APU' is selected.
18:03:06 INFO  : Sourcing of 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/psinit/ps7_init.tcl' is done.
18:03:06 INFO  : 'ps7_init' command is executed.
18:03:06 INFO  : 'ps7_post_config' command is executed.
18:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:06 INFO  : The application 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:07 INFO  : 'con' command is executed.
18:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:07 INFO  : Launch script is exported to file 'C:\works\verilog\starlite_prj\spi_divide_sum\vitis_ps\spi_divide_sum_system\_ide\scripts\systemdebugger_spi_divide_sum_system_standalone.tcl'
18:20:59 INFO  : Disconnected from the channel tcfchan#1.
18:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:59 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
18:20:59 INFO  : 'jtag frequency' command is executed.
18:20:59 INFO  : Context for 'APU' is selected.
18:20:59 INFO  : System reset is completed.
18:21:02 INFO  : 'after 3000' command is executed.
18:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}' command is executed.
18:21:05 INFO  : Device configured successfully with "C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit"
18:21:05 INFO  : Context for 'APU' is selected.
18:21:10 INFO  : Hardware design and registers information is loaded from 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:10 INFO  : Context for 'APU' is selected.
18:21:10 INFO  : Sourcing of 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/psinit/ps7_init.tcl' is done.
18:21:10 INFO  : 'ps7_init' command is executed.
18:21:10 INFO  : 'ps7_post_config' command is executed.
18:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:10 INFO  : The application 'C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-23727093-0"}
fpga -file C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/works/verilog/starlite_prj/spi_divide_sum/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:11 INFO  : 'con' command is executed.
18:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:11 INFO  : Launch script is exported to file 'C:\works\verilog\starlite_prj\spi_divide_sum\vitis_ps\spi_divide_sum_system\_ide\scripts\systemdebugger_spi_divide_sum_system_standalone.tcl'
18:46:57 INFO  : Disconnected from the channel tcfchan#2.
