<!-- 

	Board configuration file for NXHX 4000-JTAG+ R3 board. 
	V 0.0.0.0 GD 2017.09.22 
	
	netX UART 0                                                  on MMIO 26-29
	netX UART 1                                                  on MMIO 30-33
	netX UART 2                                                  on MMIO 34/35
	netX SPI (not SPI_xpic3)                                     on MMIO 38-42
	RAP I2C 0                                                    dedicated pins I2C0_*
	RAP I2C 1                                                    on MMIO 24/25
	RAP CAN 0                                                    on MMIO 43/44
	netX GPIO 0-3                                                on MMIO 02-05
	netX PIO 4-7                                                 on MMIO 06-07
	RAP LCD                                                      dedicated pins VO_* 
	link/active LEDs  2x RTE internal phys (communication side)  on MMIO 45/46 & 51/52
	COM LEDs (communication side)                                on MMIO 53-56
	SQI 0 (communication side)                                   dedicated pins sqi0_*
	SDIO                                                         dedicated pins sdio_*
	Speaker (communication side) gpio8 used for PWM              on MMIO1
	HIF for NXHX-SDRSPI (SDRAM 32bit / 32MByte)  for Master LFW Stacks (communication side)
	USB 1.1 (communication side)                                 (dedicated pins usb11_*)
	
	Notes:
	The drive strength is configured as defined in netx4000_pinning_170515_1523.xls.
	No pull-ups/pull-downs are configured, except for the HIF-MI (pull-ups on all signals except clk, which has a pull-down). 
	
	This board configuration must be executed after the SDRAM has been enabled.
	
-->

  
  	<!-- Configure the SDRAM. IS42S32800J-7BLI 32MByte/32bit-->
		<Options>
			<Option id="hif_hif_io">
      <!-- bit 7: HIFMEM SDRAM is enabled -->
      <!-- EXTMEM SDRAM is disabled -->
      <!-- HIF SDRAM 32bit databus width -->
				<U32>0x000001c0</U32>
			</Option>

			<Option id="netx_hif_sdram">
				<U32>0x000D0111</U32>    <!-- SDRAM general_ctrl register -->
				<U32>0x02A32251</U32>    <!-- SDRAM timing_ctrl register -->
				<U32>0x00000020</U32>    <!-- SDRAM mr register -->
				<U16>100</U16>           <!-- SDRAM powerup timeout in milliseconds -->
			</Option>
		</Options>

		<!-- Activate the SDRAM. -->
		<MemoryDeviceUp device="MEMDEV_SDRAM_H" />
		

		<Options>
			<!-- Set the portcontrol values. -->
			<Option id="RAW" offset="0x139c">
				<U16>
					<!-- P00 -->
					<!-- Rdy/Run: P0_0, P0_1  
							TWF8BC33ALV04SZ pu 6mA  SEL:00 (netX default) DRV:01 (6mA) UDC:01 (pullup) -->
          <!-- definition of values
          0xabcd:  d: pullUpDown control  0|2 => no pull resistor ; 1 => pullup ; 3 => pulldown
                   c: drive strength 0 => 4mA; 1 => 6mA; 2 => 8mA ; 3 => 12mA 
                   b: c ontrol information for RGMII pads 
                   a: select one of several mux options -->  
					0x0011,                                       <!-- P0_0 RDY -->
					0x0011,                                       <!-- P0_1 RUN -->
					DFLT_VAL_NX4000_PORTCONTROL_P0_2,             <!-- P0_2 RST_OUT -->
					0xFFFF,                                       <!-- P0_3 is not available -->
					0xFFFF,                                       <!-- P0_4 is not available -->
					0xFFFF,                                       <!-- P0_5 is not available -->
					0xFFFF,                                       <!-- P0_6 is not available -->
					0xFFFF,                                       <!-- P0_7 is not available -->
					0xFFFF,                                       <!-- P0_8 is not available -->
					0xFFFF,                                       <!-- P0_9 is not available -->
					0xFFFF,                                       <!-- P0_10 is not available -->
					0xFFFF,                                       <!-- P0_11 is not available -->
					0xFFFF,                                       <!-- P0_12 is not available -->
					0xFFFF,                                       <!-- P0_13 is not available -->
					0xFFFF,                                       <!-- P0_14 is not available -->
					0xFFFF,                                       <!-- P0_15 is not available -->

					<!-- P01 -->
          <!-- Default funktion is SQI interface
               No pull resitors at SQI interface, except CS0N
               SQI_CS0N ha pull up resistor
               6mA driver at SQI signals except clock
               8mA driver at SQI clock               -->
					0x0020,                                       <!-- P1_0 SQI_CLK -->
					0x0010,                                       <!-- P1_1 SQI_MOSI -->
					0x0010,                                       <!-- P1_2 SQI_MISO -->
					0x0010,                                       <!-- P1_3 SQI_SIO2 -->
					0x0010,                                       <!-- P1_4 SQI_SIO3 -->
					0x0011,                                       <!-- P1_5 SQI_CS0N -->
					0xFFFF,                                       <!-- P1_6 is not available -->
					0xFFFF,                                       <!-- P1_7 is not available -->
					0xFFFF,                                       <!-- P1_8 is not available -->
					0xFFFF,                                       <!-- P1_9 is not available -->
					0xFFFF,                                       <!-- P1_10 is not available -->
					0xFFFF,                                       <!-- P1_11 is not available -->
					0xFFFF,                                       <!-- P1_12 is not available -->
					0xFFFF,                                       <!-- P1_13 is not available -->
					0xFFFF,                                       <!-- P1_14 is not available -->
					0xFFFF,                                       <!-- P1_15 is not available -->

					<!-- P02 -->
					<!-- RAP I2C0 -->
          <!-- Default funktion is I2C interface
               pull up resitors
               4mA driver used               -->
					0x0001,                                       <!-- P2_0 I2C_SCL -->
					0x0001,                                       <!-- P2_1 I2C_SDA -->
					0xFFFF,                                       <!-- P2_2 is not available -->
					0xFFFF,                                       <!-- P2_3 is not available -->
					0xFFFF,                                       <!-- P2_4 is not available -->
					0xFFFF,                                       <!-- P2_5 is not available -->
					0xFFFF,                                       <!-- P2_6 is not available -->
					0xFFFF,                                       <!-- P2_7 is not available -->
					0xFFFF,                                       <!-- P2_8 is not available -->
					0xFFFF,                                       <!-- P2_9 is not available -->
					0xFFFF,                                       <!-- P2_10 is not available -->
					0xFFFF,                                       <!-- P2_11 is not available -->
					0xFFFF,                                       <!-- P2_12 is not available -->
					0xFFFF,                                       <!-- P2_13 is not available -->
					0xFFFF,                                       <!-- P2_14 is not available -->
					0xFFFF,                                       <!-- P2_15 is not available -->

          
					<!-- P03 -->
					0xFFFF,                                       <!-- P3_0 is not available -->
					0x0010,                                       <!-- P3_1  6mA MMIO1 used for speaker -->
					DFLT_VAL_NX4000_PORTCONTROL_P3_2,             <!-- P3_2  MMIO2 -->
					DFLT_VAL_NX4000_PORTCONTROL_P3_3,             <!-- P3_3  MMIO3 -->
					DFLT_VAL_NX4000_PORTCONTROL_P3_4,             <!-- P3_4  MMIO4 -->
					DFLT_VAL_NX4000_PORTCONTROL_P3_5,             <!-- P3_5  MMIO5 -->
					DFLT_VAL_NX4000_PORTCONTROL_P3_6,             <!-- P3_6  MMIO6 -->
					DFLT_VAL_NX4000_PORTCONTROL_P3_7,             <!-- P3_7  MMIO7 -->
					DFLT_VAL_NX4000_PORTCONTROL_P3_8,             <!-- P3_8  MMIO8 -->
					DFLT_VAL_NX4000_PORTCONTROL_P3_9,             <!-- P3_9  MMIO9 -->
					0x1003,                                       <!-- P3_10 MMIO10 -->
					0x1003,                                       <!-- P3_11 MMIO11 -->
					0x1003,                                       <!-- P3_12 MMIO12 -->
					0x1003,                                       <!-- P3_13 MMIO13 -->
					0x1003,                                       <!-- P3_14 MMIO14 -->
					0x1003,                                       <!-- P3_15 MMIO15 -->

					<!-- P04 -->
					DFLT_VAL_NX4000_PORTCONTROL_P4_0,             <!-- P4_0  MMIO16 -->
					DFLT_VAL_NX4000_PORTCONTROL_P4_1,             <!-- P4_1  MMIO17 -->
					DFLT_VAL_NX4000_PORTCONTROL_P4_2,             <!-- P4_2  MMIO18 -->
					DFLT_VAL_NX4000_PORTCONTROL_P4_3,             <!-- P4_3  MMIO19 -->
					DFLT_VAL_NX4000_PORTCONTROL_P4_4,             <!-- P4_4  MMIO20 -->
					DFLT_VAL_NX4000_PORTCONTROL_P4_5,             <!-- P4_5  MMIO21 -->
					DFLT_VAL_NX4000_PORTCONTROL_P4_6,             <!-- P4_6  MMIO22 -->
					DFLT_VAL_NX4000_PORTCONTROL_P4_7,             <!-- P4_7  MMIO23 -->
					<!-- RAP I2C 1 -->
					0x2001,                                       <!-- P4_8  MMIO24 i2c_scl -->
					0x2001,                                       <!-- P4_9  MMIO25 i2c_sda -->
					<!-- netx UART 0-->
					0x0010,                                       <!-- P4_10 MMIO26 netX in  UART 0 RXD -->
					0x0010,                                       <!-- P4_11 MMIO27 netX out UART 0 TXD -->
					0x0010,                                       <!-- P4_12 MMIO28 netX in  UART 0 CTS -->
					0x0010,                                       <!-- P4_13 MMIO29 netX out UART 0 RTS -->
          
					<!-- netx UART 1 -->
					0x0010,                                       <!-- P4_14 MMIO30 uart1_rxd -->
					0x0010,                                       <!-- P4_15 MMIO31 uart1_txd -->

					<!-- P05 -->
					0x0010,                                       <!-- P5_0  MMIO32 uart1_ctsn -->
					0x0010,                                       <!-- P5_1  MMIO33 uart1_rtsn -->
					<!-- netx UART 2 -->
					0x0010,                                       <!-- P5_2  MMIO34 uart2_rxd  -->
					0x0010,                                       <!-- P5_3  MMIO35 uart2_txd  -->
					0x3001,                                       <!-- P5_4  MMIO36 USB20_OCI2  default 4mA pull up   -->
					0x3003,                                       <!-- P5_5  MMIO37 USB20_PPON2 default 4mA pull down -->
					<!-- netX SPI0 -->
					0x0010,                                       <!-- P5_6  MMIO38 spi0_clk  -->
					0x0010,                                       <!-- P5_7  MMIO39 spi0_mosi -->
					0x0010,                                       <!-- P5_8  MMIO40 spi0_miso -->
					0x0011,                                       <!-- P5_9  MMIO41 spi0_cs0n -->
					0x0011,                                       <!-- P5_10 MMIO42 spi0_cs1n -->
					<!-- RAP CAN 0 -->
					0x2000,                                       <!-- P5_11 MMIO43 can0_rx -->
					0x2000,                                       <!-- P5_12 MMIO44 can0_tx -->
					<!-- RTE LEDs -->
					DFLT_VAL_NX4000_PORTCONTROL_P5_13,            <!-- P5_13 MMIO45 phy0_led_phy_act -->
					DFLT_VAL_NX4000_PORTCONTROL_P5_14,            <!-- P5_14 MMIO46 phy0_led_phy_lnk -->
          
          
					0x2000,                                       <!-- P5_15 MMIO47 pvo_clk_in -->
					
					<!-- P06 -->
					0x2013,                                       <!-- P6_0  MMIO48 RAP I2C4_SCL-->
					0x2013,                                       <!-- P6_1  MMIO49 RAP I2C4_SDA-->
					0x1000,                                       <!-- P6_2  MMIO50 -->


					<!-- RTE LEDs -->
					DFLT_VAL_NX4000_PORTCONTROL_P6_3,             <!-- P6_3  MMIO51 phy0_led_phy_act    -->
					DFLT_VAL_NX4000_PORTCONTROL_P6_4,             <!-- P6_4  MMIO52 phy0_led_phy_lnk    -->
          
          
          <!-- COM LEDs -->
					DFLT_VAL_NX4000_PORTCONTROL_P6_5,             <!-- P6_5  MMIO53 COM0 Green  -->
					DFLT_VAL_NX4000_PORTCONTROL_P6_6,             <!-- P6_6  MMIO54 COM0 Red    -->
					DFLT_VAL_NX4000_PORTCONTROL_P6_7,             <!-- P6_7  MMIO55 COM1 Green  -->
					DFLT_VAL_NX4000_PORTCONTROL_P6_8,             <!-- P6_8  MMIO56 COM1 Red    -->
          
          <!-- RAP I2S -->
					0x2000,                                       <!-- P6_9  MMIO57 LRCK      -->
					0x2000,                                       <!-- P6_10 MMIO58 SDOUT     -->
					0x2000,                                       <!-- P6_11 MMIO59 SDIN      -->
					0x2000,                                       <!-- P6_12 MMIO60 CK        -->
					0x2000,                                       <!-- P6_13 MMIO61 AUDIO_CLK -->
          
          <!-- PCIe additional signals -->
					0x1000,            <!-- P6_14 MMIO62 GPIO2_30 -->
					0x1000             <!-- P6_15 MMIO63 GPIO2_31 -->
				</U16>
			</Option>
			<Option id="RAW" offset="0x147c">
				<U16>
          <!-- done until this line GD 2017 09 27 ....... -->
					<!-- P07 -->
					0x0010,                                       <!-- P7_0  SD_DQM0 6 mA no pull -->
					0x0010,                                       <!-- P7_1  HIF_D0  6 mA no pull -->
					0x0010,                                       <!-- P7_2  HIF_D1  6 mA no pull -->
					0x0010,                                       <!-- P7_3  HIF_D2  6 mA no pull -->
					0x0010,                                       <!-- P7_4  HIF_D3  6 mA no pull -->
					0x0010,                                       <!-- P7_5  HIF_D4  6 mA no pull -->
					0x0010,                                       <!-- P7_6  HIF_D5  6 mA no pull -->
					0x0010,                                       <!-- P7_7  HIF_D6  6 mA no pull -->
					0x0010,                                       <!-- P7_8  HIF_D7  6 mA no pull -->
					0x0010,                                       <!-- P7_9  HIF_D8  6 mA no pull -->
					0x0010,                                       <!-- P7_10 HIF_D9  6 mA no pull -->
					0x0010,                                       <!-- P7_11 HIF_D10 6 mA no pull -->
					0x0010,                                       <!-- P7_12 HIF_D11 6 mA no pull -->
					0x0010,                                       <!-- P7_13 HIF_D12 6 mA no pull -->
					0x0010,                                       <!-- P7_14 HIF_D13 6 mA no pull -->
					0x0010,                                       <!-- P7_15 HIF_D14 6 mA no pull -->

					<!-- P08 -->
					0x0010,                                       <!-- P8_0  HIF_D15 6 mA no pull -->
					0x0010,                                       <!-- P8_1  HIF_D16 6 mA no pull -->
					0x0010,                                       <!-- P8_2  HIF_D17 6 mA no pull -->
					0x0010,                                       <!-- P8_3  HIF_D18 6 mA no pull -->
					0x0010,                                       <!-- P8_4  HIF_D19 6 mA no pull -->
					0x0010,                                       <!-- P8_5  HIF_D20 6 mA no pull -->
					0x0010,                                       <!-- P8_6  HIF_D21 6 mA no pull -->
					0x0010,                                       <!-- P8_7  HIF_D22 6 mA no pull -->
					0x0010,                                       <!-- P8_8  HIF_D23 6 mA no pull -->
					0x0010,                                       <!-- P8_9  HIF_D24 6 mA no pull -->
					0x0010,                                       <!-- P8_10 HIF_D25 6 mA no pull -->
					0x0010,                                       <!-- P8_11 HIF_D26 6 mA no pull -->
					0x0010,                                       <!-- P8_12 HIF_D27 6 mA no pull -->
					0x0010,                                       <!-- P8_13 HIF_D28 6 mA no pull -->
					0x0010,                                       <!-- P8_14 HIF_D29 6 mA no pull -->
					0x0010,                                       <!-- P8_15 HIF_D30 6 mA no pull -->

					<!-- P09 -->
					DFLT_VAL_NX4000_PORTCONTROL_P9_0,             <!-- P9_0  MMIO106 not used     -->
					0x0010,                                       <!-- P9_1  HIF_A0  6 mA no pull -->
					0x0010,                                       <!-- P9_2  HIF_A1  6 mA no pull -->
					0x0010,                                       <!-- P9_3  HIF_A2  6 mA no pull -->
					0x0010,                                       <!-- P9_4  HIF_A3  6 mA no pull -->
					0x0010,                                       <!-- P9_5  HIF_A4  6 mA no pull -->
					0x0010,                                       <!-- P9_6  HIF_A5  6 mA no pull -->
					0x0010,                                       <!-- P9_7  HIF_A6  6 mA no pull -->
					0x0010,                                       <!-- P9_8  HIF_A7  6 mA no pull -->
					0x0010,                                       <!-- P9_9  HIF_A8  6 mA no pull -->
					0x0010,                                       <!-- P9_10 HIF_A9  6 mA no pull -->
					0x0010,                                       <!-- P9_11 HIF_A10 6 mA no pull -->
					0x0010,                                       <!-- P9_12 HIF_A11 6 mA no pull -->
					0x0010,                                       <!-- P9_13 HIF_A12 6 mA no pull -->
					0x0010,                                       <!-- P9_14 HIF_A13 BA0 6 mA no pull -->
					0x0010,                                       <!-- P9_15 HIF_A14 BA1 6 mA no pull -->

					<!-- P10 -->
					0x0010,                                       <!-- P10_0  HIF_A15 SD_RASN  6 mA no pull -->
					0x0010,                                       <!-- P10_1  HIF_A16 SD_CASN  6 mA no pull -->
					0x0010,                                       <!-- P10_2  HIF_D31          6 mA no pull -->
					0x0010,                                       <!-- P10_3  HIF_BHE1 SD_DQM1 6 mA no pull -->
					0x0010,                                       <!-- P10_4  HIF_BHE3 SD_DQM3 6 mA no pull -->
					DFLT_VAL_NX4000_PORTCONTROL_P10_5,            <!-- P10_5  HIF_CSN  not used -->
					0x0010,                                       <!-- P10_6  HIF_RDN  SD_DQM2 6 mA no pull -->
					0x0010,                                       <!-- P10_7  HIF_WRN  SD_WEN  6 mA no pull -->
					0x0011,                                       <!-- P10_8  HIF_RDY  SD_CSN  6 mA pull up-->
					0x0013,                                       <!-- P10_9  HIF_DIRQ SD_CKE  6 mA pull down -->
					0x0013,                                       <!-- P10_10 HIF_SDCLK        6mA pull down-->
					0xFFFF,                                       <!-- P10_11 is not available -->
					0xFFFF,                                       <!-- P10_12 is not available -->
					0xFFFF,                                       <!-- P10_13 is not available -->
					0xFFFF,                                       <!-- P10_14 is not available -->
					0xFFFF,                                       <!-- P10_15 is not available -->

					<!-- P11 -->
					0x0023,                                       <!-- P11_0 SDIO_CLK -->
					0x0021,                                       <!-- P11_1 SDIO_CMD -->
					0x0021,                                       <!-- P11_2 SDIO_DAT0 -->
					0x0021,                                       <!-- P11_3 SDIO_DAT1 -->
					0x0021,                                       <!-- P11_4 SDIO_DAT2 -->
					0x0021,                                       <!-- P11_5 SDIO_DAT3 -->
					0x0001,                                       <!-- P11_6 SDIO_CD -->
					0x0001,                                       <!-- P11_7 SDIO_WP -->
					0xFFFF,                                       <!-- P11_8 is not available -->
					0xFFFF,                                       <!-- P11_9 is not available -->
					0xFFFF,                                       <!-- P11_10 is not available -->
					0xFFFF,                                       <!-- P11_11 is not available -->
					0xFFFF,                                       <!-- P11_12 is not available -->
					0xFFFF,                                       <!-- P11_13 is not available -->
					0xFFFF,                                       <!-- P11_14 is not available -->
					0xFFFF,                                       <!-- P11_15 is not available -->

					<!-- P12 -->
					<!-- APP LCD -->
					0x2010,                                       <!-- P12_0  VO_R0 -->
					0x2010,                                       <!-- P12_1  VO_R1 -->
					0x2010,                                       <!-- P12_2  VO_R2 -->
					0x2010,                                       <!-- P12_3  VO_R3 -->
					0x2010,                                       <!-- P12_4  VO_R4 -->
					0x2010,                                       <!-- P12_5  VO_R5 -->
					0x2010,                                       <!-- P12_6  VO_R6 -->
					0x2010,                                       <!-- P12_7  VO_R7 -->
					0x2010,                                       <!-- P12_8  VO_G0 -->
					0x2010,                                       <!-- P12_9  VO_G1 -->
					0x2010,                                       <!-- P12_10 VO_G2 -->
					0x2010,                                       <!-- P12_11 VO_G3 -->
					0x2010,                                       <!-- P12_12 VO_G4 -->
					0x2010,                                       <!-- P12_13 VO_G5 -->
					0x2010,                                       <!-- P12_14 VO_G6 -->
					0x2010,                                       <!-- P12_15 VO_G7 -->

					<!-- P13 -->
					0x2010,                                       <!-- P13_0  VO_B0 -->
					0x2010,                                       <!-- P13_1  VO_B1 -->
					0x2010,                                       <!-- P13_2  VO_B2 -->
					0x2010,                                       <!-- P13_3  VO_B3 -->
					0x2010,                                       <!-- P13_4  VO_B4 -->
					0x2010,                                       <!-- P13_5  VO_B5 -->
					0x2010,                                       <!-- P13_6  VO_B6 -->
					0x2010,                                       <!-- P13_7  VO_B7 -->
					0x2030,                                       <!-- P13_8  VO_CLK -->
					0x2000,                                       <!-- P13_9  VO_BLANK -->
					0x2000,                                       <!-- P13_10 VO_HSYNC -->
					0x2000,                                       <!-- P13_11 VO_VSYNC -->
					0xFFFF,                                       <!-- P13_12 is not available -->
					0xFFFF,                                       <!-- P13_13 is not available -->
					0xFFFF,                                       <!-- P13_14 is not available -->
					0xFFFF                                        <!-- P13_15 is not available -->
				</U16>
			</Option>
			<Option id="RAW" offset="0x155c">
				<U16>
					<!-- P14 -->
					DFLT_VAL_NX4000_PORTCONTROL_P14_0,            <!-- P14_0 USB20_OCI  default 4mA pull up   -->
					DFLT_VAL_NX4000_PORTCONTROL_P14_1,            <!-- P14_1 USB20_PPON default 4mA pull down -->
					0xFFFF,                                       <!-- P14_2 is not available -->
					0xFFFF,                                       <!-- P14_3 is not available -->
					0xFFFF,                                       <!-- P14_4 is not available -->
					0xFFFF,                                       <!-- P14_5 is not available -->
					0xFFFF,                                       <!-- P14_6 is not available -->
					0xFFFF,                                       <!-- P14_7 is not available -->
					0xFFFF,                                       <!-- P14_8 is not available -->
					0xFFFF,                                       <!-- P14_9 is not available -->
					0xFFFF,                                       <!-- P14_10 is not available -->
					0xFFFF,                                       <!-- P14_11 is not available -->
					0xFFFF,                                       <!-- P14_12 is not available -->
					0xFFFF,                                       <!-- P14_13 is not available -->
					0xFFFF,                                       <!-- P14_14 is not available -->
					0xFFFF,                                       <!-- P14_15 is not available -->

					<!-- P15 -->
          <!-- default is used / RGMII needs to be done ....... -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_0,            <!-- P15_0  MEM_A0 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_1,            <!-- P15_1  MEM_A1 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_2,            <!-- P15_2  MEM_A2 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_3,            <!-- P15_3  MEM_A3 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_4,            <!-- P15_4  MEM_A4 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_5,            <!-- P15_5  MEM_A5 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_6,            <!-- P15_6  MEM_A6 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_7,            <!-- P15_7  MEM_A7 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_8,            <!-- P15_8  MEM_A8 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_9,            <!-- P15_9  MEM_A9 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_10,           <!-- P15_10 MEM_A10 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_11,           <!-- P15_11 MEM_A11 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_12,           <!-- P15_12 MEM_A12 -->
					DFLT_VAL_NX4000_PORTCONTROL_P15_13,           <!-- P15_13 MEM_A13 -->
					0xFFFF,                                       <!-- P15_14 is not available -->
					0xFFFF,                                       <!-- P15_15 is not available -->

					<!-- P16 -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_0,            <!-- P16_0  MEM_A14 -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_1,            <!-- P16_1  MEM_A15 -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_2,            <!-- P16_2  MEM_A16 -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_3,            <!-- P16_3  MEM_A17 -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_4,            <!-- P16_4  MEM_BHE1 -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_5,            <!-- P16_5  MEM_BHE3 -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_6,            <!-- P16_6  MEM_SD_CSN -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_7,            <!-- P16_7  MEM_M_CSN -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_8,            <!-- P16_8  MEM_WRN -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_9,            <!-- P16_9  MEM_RDN -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_10,           <!-- P16_10 MEM_RDY -->
					DFLT_VAL_NX4000_PORTCONTROL_P16_11,           <!-- P16_11 MMIO0 -->
					0xFFFF,                                       <!-- P16_12 is not available -->
					0xFFFF,                                       <!-- P16_13 is not available -->
					0xFFFF,                                       <!-- P16_14 is not available -->
					0xFFFF,                                       <!-- P16_15 is not available -->

					<!-- P17 -->
					DFLT_VAL_NX4000_PORTCONTROL_P17_0,            <!-- P17_0 LVDS_TXT0 -->
					0xFFFF,                                       <!-- P17_1 is not available -->
					DFLT_VAL_NX4000_PORTCONTROL_P17_2,            <!-- P17_2 LVDS_TXT1 -->
					0xFFFF,                                       <!-- P17_3 is not available -->
					0xFFFF,                                       <!-- P17_4 is not available -->
					0xFFFF,                                       <!-- P17_5 is not available -->
					0xFFFF,                                       <!-- P17_6 is not available -->
					0xFFFF,                                       <!-- P17_7 is not available -->
					0xFFFF,                                       <!-- P17_8 is not available -->
					0xFFFF,                                       <!-- P17_9 is not available -->
					0xFFFF,                                       <!-- P17_10 is not available -->
					0xFFFF,                                       <!-- P17_11 is not available -->
					0xFFFF,                                       <!-- P17_12 is not available -->
					0xFFFF,                                       <!-- P17_13 is not available -->
					0xFFFF,                                       <!-- P17_14 is not available -->
					0xFFFF,                                       <!-- P17_15 is not available -->

					<!-- P18 -->
					DFLT_VAL_NX4000_PORTCONTROL_P18_0,            <!-- P18_0 LVDS_RXT0 -->
					0xFFFF,                                       <!-- P18_1 is not available -->
					DFLT_VAL_NX4000_PORTCONTROL_P18_2             <!-- P18_2 LVDS_RXT1 -->
				</U16>
			</Option>
			
			<Option id="RAW" offset="0x12bc">
				<U08>
					MMIO_CFG_PIO,   <!-- MMIO 0: default not used -->
					MMIO_CFG_GPIO8, <!-- MMIO 1: gpio8 GPIO used for PWM-->
					MMIO_CFG_GPIO0, <!-- MMIO 2: GPIO0 -->
					MMIO_CFG_GPIO1, <!-- MMIO 3: GPIO1 -->
					MMIO_CFG_GPIO2, <!-- MMIO 4: GPIO2 -->
					MMIO_CFG_GPIO3, <!-- MMIO 5: GPIO3 -->
					MMIO_CFG_PIO4,  <!-- MMIO 6: PIO4  -->
					MMIO_CFG_PIO5,  <!-- MMIO 7: PIO5  -->
					MMIO_CFG_PIO6,  <!-- MMIO 8: PIO6  -->
					MMIO_CFG_PIO7,  <!-- MMIO 9: PIO7  -->
					MMIO_CFG_PIO,   <!-- MMIO 10: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 11: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 12: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 13: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 14: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 15: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 16: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 17: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 18: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 19: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 20: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 21: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 22: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 23: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 24: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 25: default not used -->
					MMIO_CFG_UART0_RXD,  <!-- MMIO: 26 netx UART 0 RXD  -->
					MMIO_CFG_UART0_TXD,  <!-- MMIO: 27 netx UART 0 TXD  -->
					MMIO_CFG_UART0_CTSN, <!-- MMIO: 28 netx UART 0 CTSN -->
					MMIO_CFG_UART0_RTSN, <!-- MMIO: 29 netx UART 0 RTSN -->
					MMIO_CFG_UART1_RXD,  <!-- MMIO: 30 netx UART 1 RXD   -->
					MMIO_CFG_UART1_TXD,  <!-- MMIO: 31 netx UART 1 TXD   -->
					MMIO_CFG_UART1_CTSN, <!-- MMIO: 32 netx UART 1 CTSN  -->
					MMIO_CFG_UART1_RTSN, <!-- MMIO: 33 netx UART 1 RTSN  -->
					MMIO_CFG_UART2_RXD,  <!-- MMIO: 34 netx UART 2 RXD   -->
					MMIO_CFG_UART2_TXD,  <!-- MMIO: 35 netx UART 2 TXD   -->
					MMIO_CFG_PIO,   <!-- MMIO 36: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 37: default not used -->
					MMIO_CFG_SPI0_CLK,   <!-- MMIO 38 netx spi0_clk  -->
					MMIO_CFG_SPI0_MOSI,  <!-- MMIO 39 netx spi0_mosi -->
					MMIO_CFG_SPI0_MISO,  <!-- MMIO 40 netx spi0_miso -->
					MMIO_CFG_SPI0_CS0N,  <!-- MMIO 41 netx spi0_cs0n -->
					MMIO_CFG_SPI0_CS1N,  <!-- MMIO 42 netx spi0_cs1n -->
					MMIO_CFG_PIO,   <!-- MMIO 43: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 44: default not used -->
					MMIO_CFG_PHY0_LED_PHY_CTRL_ACT,   <!-- MMIO 45: CH0_Act -->
					MMIO_CFG_PHY0_LED_PHY_CTRL_LNK,   <!-- MMIO 46: CH0_Link -->
					MMIO_CFG_PIO,   <!-- MMIO 47: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 48: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 49: default not used -->
					MMIO_CFG_PIO,   <!-- MMIO 50: default not used -->
					MMIO_CFG_PHY1_LED_PHY_CTRL_ACT,   <!-- MMIO 51 CH1_Act -->
					MMIO_CFG_PHY1_LED_PHY_CTRL_LNK,   <!-- MMIO 52 CH1_Link -->
					MMIO_CFG_PIO,   <!-- MMIO 53: COM 0 green LED -->
					MMIO_CFG_PIO,   <!-- MMIO 54: COM 0 red LED   -->
					MMIO_CFG_PIO,   <!-- MMIO 55: COM 1 green LED -->
					MMIO_CFG_PIO,   <!-- MMIO 56: COM 1 red LED   -->
					MMIO_CFG_PIO,   <!-- MMIO 57 -->
					MMIO_CFG_PIO,   <!-- MMIO 58 -->
					MMIO_CFG_PIO,   <!-- MMIO 59 -->
					MMIO_CFG_PIO,   <!-- MMIO 60 -->
					MMIO_CFG_PIO,   <!-- MMIO 61 -->
					MMIO_CFG_PIO,   <!-- MMIO 62 -->
					MMIO_CFG_PIO,   <!-- MMIO 63 -->
					MMIO_CFG_PIO,   <!-- MMIO 64 -->
					MMIO_CFG_PIO,   <!-- MMIO 65 -->
					MMIO_CFG_PIO,   <!-- MMIO 66 -->
					MMIO_CFG_PIO,   <!-- MMIO 67 -->
					MMIO_CFG_PIO,   <!-- MMIO 68 -->
					MMIO_CFG_PIO,   <!-- MMIO 69 -->
					MMIO_CFG_PIO,   <!-- MMIO 70 -->
					MMIO_CFG_PIO,   <!-- MMIO 71 -->
					MMIO_CFG_PIO,   <!-- MMIO 72 -->
					MMIO_CFG_PIO,   <!-- MMIO 73 -->
					MMIO_CFG_PIO,   <!-- MMIO 74 -->
					MMIO_CFG_PIO,   <!-- MMIO 75 -->
					MMIO_CFG_PIO,   <!-- MMIO 76 -->
					MMIO_CFG_PIO,   <!-- MMIO 77 -->
					MMIO_CFG_PIO,   <!-- MMIO 78 -->
					MMIO_CFG_PIO,   <!-- MMIO 79 -->
					MMIO_CFG_PIO,   <!-- MMIO 80 -->
					MMIO_CFG_PIO,   <!-- MMIO 81 -->
					MMIO_CFG_PIO,   <!-- MMIO 82 -->
					MMIO_CFG_PIO,   <!-- MMIO 83 -->
					MMIO_CFG_PIO,   <!-- MMIO 84 -->
					MMIO_CFG_PIO,   <!-- MMIO 85 -->
					MMIO_CFG_PIO,   <!-- MMIO 86 -->
					MMIO_CFG_PIO,   <!-- MMIO 87 -->
					MMIO_CFG_PIO,   <!-- MMIO 88 -->
					MMIO_CFG_PIO,   <!-- MMIO 89 -->
					MMIO_CFG_PIO,   <!-- MMIO 90 -->
					MMIO_CFG_PIO,   <!-- MMIO 91 -->
					MMIO_CFG_PIO,   <!-- MMIO 92 -->
					MMIO_CFG_PIO,   <!-- MMIO 93 -->
					MMIO_CFG_PIO,   <!-- MMIO 94 -->
					MMIO_CFG_PIO,   <!-- MMIO 95 -->
					MMIO_CFG_PIO,   <!-- MMIO 96 -->
					MMIO_CFG_PIO,   <!-- MMIO 97 -->
					MMIO_CFG_PIO,   <!-- MMIO 98 -->
					MMIO_CFG_PIO,   <!-- MMIO 99 -->
					MMIO_CFG_PIO,   <!-- MMIO 100 -->
					MMIO_CFG_PIO,   <!-- MMIO 101 -->
					MMIO_CFG_PIO,   <!-- MMIO 102 -->
					MMIO_CFG_PIO,   <!-- MMIO 103 -->
					MMIO_CFG_PIO,   <!-- MMIO 104 -->
					MMIO_CFG_PIO,   <!-- MMIO 105 -->
					MMIO_CFG_PIO    <!-- MMIO 106 -->
				</U08>
			</Option>
			
		</Options>
			
		<!-- Apply the portcontrol values. -->
    		<Execute>                                                            
    			<Address>0x041165f5</Address>                                      
    		</Execute>                                                           
    		                                                                     
    <!-- Apply the MMIO values. -->                                          
    		<Data>                                                               
    			<Hex address="0x04000000">                                         
    				f0b4aff3538744f6be3044f65333c0f202004ff480744ff480660746c0f20203 
    				cff20844cff20846a3f5123210f8015f13f8011fa2f2533241ea4521bb42e56f 
    				e56746f82210efd1aff35385f0bc7047                                 
    			</Hex>                                                             
    		</Data>                                                              
    		<Execute>                                                            
    			<Address>0x04000001</Address>                                      
    		</Execute>                                                           
