source MS_Mux_masters.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:57:24 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 00:57:25 on Feb 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:57:25 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters_tb.sv 
# -- Compiling module Mux_masters_tb
# 
# Top level modules:
# 	Mux_masters_tb
# End time: 00:57:25 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_masters_tb 
# Start time: 00:57:25 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_masters_tb
# Loading work.Mux_masters
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 20, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Error: (vsim-3063) Port 'master_addr' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Error: (vsim-3063) Port 'master_cmd' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Error: (vsim-3063) Port 'master_wdata' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Error: (vsim-3063) Port 'master_ack' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Error: (vsim-3063) Port 'master_rdata' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_1_addr'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_1_cmd'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_1_wdata'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_1_req'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_2_addr'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_2_cmd'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_2_wdata'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_2_req'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_1_ack'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_1_rdata'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_2_ack'.
# ** Warning: (vsim-3722) ./Mux_masters_tb.sv(29): [TFMPC] - Missing connection for port 'master_2_rdata'.
# Error loading design
# End time: 00:57:26 on Feb 28,2022, Elapsed time: 0:00:01
# Errors: 5, Warnings: 13
# Unrecognized dataset prefix: sim
# Error opening /home/mboris/projectsVerilog/Syntacore/Muxes/(vsim-3722) ./Mux_masters_tb.sv
# Path name '/home/mboris/projectsVerilog/Syntacore/Muxes/(vsim-3722) ./Mux_masters_tb.sv' doesn't exist.
# Error opening /home/mboris/projectsVerilog/Syntacore/Muxes/(vsim-3722) ./Mux_masters_tb.sv
# Path name '/home/mboris/projectsVerilog/Syntacore/Muxes/(vsim-3722) ./Mux_masters_tb.sv' doesn't exist.
# A time value could not be extracted from the current line
source MS_Mux_masters.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:13:11 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 01:13:11 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:13:11 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters_tb.sv 
# -- Compiling module Mux_masters_tb
# 
# Top level modules:
# 	Mux_masters_tb
# End time: 01:13:11 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_masters_tb 
# Start time: 01:13:11 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_masters_tb
# Loading work.Mux_masters
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'master_2_ack'. The port definition is at: ./Mux_masters.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'slave_req'. The port definition is at: ./Mux_masters.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ./Mux_masters_tb.sv(84)
#    Time: 132 ns  Iteration: 0  Instance: /Mux_masters_tb
# Break in Module Mux_masters_tb at ./Mux_masters_tb.sv line 84
source MS_Mux_masters.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
sourcezzit -aim
# invalid command name "sourcezzit"
exit -aim
# unknown switch: -aim
exit -sim
# End time: 01:17:12 on Feb 28,2022, Elapsed time: 0:04:01
# Errors: 0, Warnings: 2
sourcezzit -aim
# invalid command name "sourcezzit"
source MS_Mux_masters.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:17 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 01:17:17 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:17 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters_tb.sv 
# -- Compiling module Mux_masters_tb
# 
# Top level modules:
# 	Mux_masters_tb
# End time: 01:17:17 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_masters_tb 
# Start time: 01:17:17 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_masters_tb
# Loading work.Mux_masters
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'master_2_ack'. The port definition is at: ./Mux_masters.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'slave_req'. The port definition is at: ./Mux_masters.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# ** Note: $stop    : ./Mux_masters_tb.sv(84)
#    Time: 132 ns  Iteration: 0  Instance: /Mux_masters_tb
# Break in Module Mux_masters_tb at ./Mux_masters_tb.sv line 84
exit -sim
# End time: 01:18:15 on Feb 28,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
source MS_Mux_masters.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:16 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 01:18:16 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:18:16 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters_tb.sv 
# -- Compiling module Mux_masters_tb
# 
# Top level modules:
# 	Mux_masters_tb
# End time: 01:18:16 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_masters_tb 
# Start time: 01:18:16 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_masters_tb
# Loading work.Mux_masters
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'master_2_ack'. The port definition is at: ./Mux_masters.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /Mux_masters_tb/dut File: ./Mux_masters_tb.sv Line: 29
# WARNING: No extended dataflow license exists
# ** Note: $stop    : ./Mux_masters_tb.sv(84)
#    Time: 132 ns  Iteration: 0  Instance: /Mux_masters_tb
# Break in Module Mux_masters_tb at ./Mux_masters_tb.sv line 84
exit -sim
# End time: 01:19:34 on Feb 28,2022, Elapsed time: 0:01:18
# Errors: 0, Warnings: 1
exit -sim
source MS_Mux_masters.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:39 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 01:19:40 on Feb 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:19:40 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_masters_tb.sv 
# -- Compiling module Mux_masters_tb
# 
# Top level modules:
# 	Mux_masters_tb
# End time: 01:19:40 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_masters_tb 
# Start time: 01:19:40 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_masters_tb
# Loading work.Mux_masters
# ** Note: $stop    : ./Mux_masters_tb.sv(84)
#    Time: 132 ns  Iteration: 0  Instance: /Mux_masters_tb
# Break in Module Mux_masters_tb at ./Mux_masters_tb.sv line 84
exit -sim
# End time: 01:19:57 on Feb 28,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
source MS_Mux_slaves.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:06 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:20:06 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:06 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves_tb.sv 
# -- Compiling module Mux_slaves_tb
# ** Error: (vlog-13069) ./Mux_slaves_tb.sv(10): near "reg": syntax error, unexpected reg, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 01:20:06 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/mboris/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
exit -sim
source MS_Mux_slaves.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:04 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:21:04 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:04 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves_tb.sv 
# -- Compiling module Mux_slaves_tb
# ** Error: (vlog-13069) ./Mux_slaves_tb.sv(38): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 01:21:04 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/mboris/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
exit -sim
source MS_Mux_slaves.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:27 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:21:27 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:21:27 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves_tb.sv 
# -- Compiling module Mux_slaves_tb
# 
# Top level modules:
# 	Mux_slaves_tb
# End time: 01:21:27 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_slaves_tb 
# Start time: 01:21:27 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_slaves_tb
# Loading work.Mux_slaves
# ** UI-Msg: (vish-4014) No objects found matching '/Mux_slaves_tb/slave_req'.
exit -sim
# End time: 01:24:16 on Feb 28,2022, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
source MS_Mux_slaves.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:24:17 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:24:17 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:24:17 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves_tb.sv 
# -- Compiling module Mux_slaves_tb
# 
# Top level modules:
# 	Mux_slaves_tb
# End time: 01:24:17 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_slaves_tb 
# Start time: 01:24:17 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_slaves_tb
# Loading work.Mux_slaves
# WARNING: No extended dataflow license exists
# ** UI-Msg: (vish-4014) No objects found matching '/Mux_slaves_tb/master_1_addr'.
exit -sim
# End time: 01:25:50 on Feb 28,2022, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
source MS_Mux_slaves.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:25:51 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:25:51 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:25:51 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves_tb.sv 
# -- Compiling module Mux_slaves_tb
# 
# Top level modules:
# 	Mux_slaves_tb
# End time: 01:25:51 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_slaves_tb 
# Start time: 01:25:51 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_slaves_tb
# Loading work.Mux_slaves
# ** UI-Msg: (vish-4014) No objects found matching '/Mux_slaves_tb/master_1_addr'.
exit -sim
# End time: 01:26:41 on Feb 28,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
source MS_Mux_slaves.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:26:42 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:26:42 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:26:42 on Feb 28,2022
# vlog -reportprogress 300 ./Mux_slaves_tb.sv 
# -- Compiling module Mux_slaves_tb
# 
# Top level modules:
# 	Mux_slaves_tb
# End time: 01:26:42 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" Mux_slaves_tb 
# Start time: 01:26:42 on Feb 28,2022
# Loading sv_std.std
# Loading work.Mux_slaves_tb
# Loading work.Mux_slaves
# ** Note: $stop    : ./Mux_slaves_tb.sv(85)
#    Time: 36 ns  Iteration: 0  Instance: /Mux_slaves_tb
# Break in Module Mux_slaves_tb at ./Mux_slaves_tb.sv line 85
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 01:30:45 on Feb 28,2022, Elapsed time: 0:04:03
# Errors: 0, Warnings: 0
cd ..
ls
# arbiter
# cross_bar.out.sdc
# cross_bar.qpf
# cross_bar.qsf
# cross_bar.qws
# db
# incremental_db
# MS_top.tcl
# Muxes
# output_files
# test
# test_vectors
# test_vectors.tv
# testVectors.tv.bak
# test_vectors.tv.tv
# top.sv
# top_tb.sv
# top_tb.sv.bak
# top_testvectors.tv
# transcript
# vsim.wlf
# wlft8S3vsd
# work
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:30:59 on Feb 28,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 01:30:59 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:30:59 on Feb 28,2022
# vlog -reportprogress 300 ./full_top_tb.sv 
# ** Error: (vlog-7) Failed to open design unit file "./full_top_tb.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 01:30:59 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/mboris/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
ls
# arbiter
# cross_bar.out.sdc
# cross_bar.qpf
# cross_bar.qsf
# cross_bar.qws
# db
# incremental_db
# MS_top.tcl
# Muxes
# output_files
# test
# test_vectors
# test_vectors.tv
# testVectors.tv.bak
# test_vectors.tv.tv
# top.sv
# top_tb.sv
# top_tb.sv.bak
# top_testvectors.tv
# transcript
# vsim.wlf
# wlft8S3vsd
# work
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:31 on Feb 28,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 01:31:31 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:31 on Feb 28,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 01:31:31 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:31 on Feb 28,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 01:31:31 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:31 on Feb 28,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:31:31 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:31 on Feb 28,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 01:31:31 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:31 on Feb 28,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 01:31:32 on Feb 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:31:32 on Feb 28,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 01:31:32 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" top_tb 
# Start time: 01:31:32 on Feb 28,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** UI-Msg: (vish-4014) No objects found matching '#вход'.
# ** UI-Msg: (vish-4014) No objects found matching 'арбитра'.
# ** UI-Msg: (vish-4014) No objects found matching '1'.
source MS_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
ls
# arbiter
# cross_bar.out.sdc
# cross_bar.qpf
# cross_bar.qsf
# cross_bar.qws
# db
# incremental_db
# MS_top.tcl
# Muxes
# output_files
# test
# test_vectors
# test_vectors.tv
# testVectors.tv.bak
# test_vectors.tv.tv
# top.sv
# top_tb.sv
# top_tb.sv.bak
# top_testvectors.tv
# transcript
# vsim.wlf
# wlft8S3vsd
# work

exit -sim
# End time: 01:32:11 on Feb 28,2022, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
ls
# arbiter
# cross_bar.out.sdc
# cross_bar.qpf
# cross_bar.qsf
# cross_bar.qws
# db
# incremental_db
# MS_top.tcl
# Muxes
# output_files
# test
# test_vectors
# test_vectors.tv
# testVectors.tv.bak
# test_vectors.tv.tv
# top.sv
# top_tb.sv
# top_tb.sv.bak
# top_testvectors.tv
# transcript
# vsim.wlf
# wlft8S3vsd
# work
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:15 on Feb 28,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 01:32:15 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:16 on Feb 28,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 01:32:16 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:16 on Feb 28,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 01:32:16 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:16 on Feb 28,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:32:16 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:16 on Feb 28,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 01:32:16 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:16 on Feb 28,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 01:32:16 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:32:16 on Feb 28,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 01:32:16 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" top_tb 
# Start time: 01:32:16 on Feb 28,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** UI-Msg: (vish-4014) No objects found matching '#вход'.
# ** UI-Msg: (vish-4014) No objects found matching 'арбитра'.
# ** UI-Msg: (vish-4014) No objects found matching '1'.
source MS_top.tcl
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
exit -sim
# End time: 01:33:01 on Feb 28,2022, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:02 on Feb 28,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 01:33:02 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:02 on Feb 28,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 01:33:02 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:02 on Feb 28,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 01:33:02 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:02 on Feb 28,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:33:02 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:02 on Feb 28,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 01:33:02 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:02 on Feb 28,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 01:33:02 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:02 on Feb 28,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 01:33:02 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" top_tb 
# Start time: 01:33:02 on Feb 28,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** UI-Msg: (vish-4014) No objects found matching '//вход'.
# ** UI-Msg: (vish-4014) No objects found matching 'арбитра'.
# ** UI-Msg: (vish-4014) No objects found matching '1'.
exit -sim
# End time: 01:33:19 on Feb 28,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
source MS_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:20 on Feb 28,2022
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 01:33:21 on Feb 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:21 on Feb 28,2022
# vlog -reportprogress 300 ./top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 01:33:21 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:21 on Feb 28,2022
# vlog -reportprogress 300 ./Muxes/Mux_masters.sv 
# -- Compiling module Mux_masters
# 
# Top level modules:
# 	Mux_masters
# End time: 01:33:21 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:21 on Feb 28,2022
# vlog -reportprogress 300 ./Muxes/Mux_slaves.sv 
# -- Compiling module Mux_slaves
# 
# Top level modules:
# 	Mux_slaves
# End time: 01:33:21 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:21 on Feb 28,2022
# vlog -reportprogress 300 ./arbiter/arbiter.sv 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 01:33:21 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:21 on Feb 28,2022
# vlog -reportprogress 300 ./test/masters.sv 
# -- Compiling module master
# 
# Top level modules:
# 	master
# End time: 01:33:21 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:33:21 on Feb 28,2022
# vlog -reportprogress 300 ./test/slaves.sv 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 01:33:21 on Feb 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t 100ps -voptargs=""+acc"" top_tb 
# Start time: 01:33:21 on Feb 28,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Mux_slaves
# Loading work.arbiter
# Loading work.Mux_masters
# Loading work.master
# Loading work.slave
# WARNING: No extended dataflow license exists
# ** Note: $finish    : ./top_tb.sv(265)
#    Time: 1940 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at ./top_tb.sv line 265
# End time: 01:34:27 on Feb 28,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
