Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  8 22:15:48 2021
| Host         : DESKTOP-CSK43KJ running 64-bit major release  (build 9200)
| Command      : report_drc -file HDMI_bd_wrapper_drc_routed.rpt -pb HDMI_bd_wrapper_drc_routed.pb -rpx HDMI_bd_wrapper_drc_routed.rpx
| Design       : HDMI_bd_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 401
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 400        |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[0]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[100]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[100]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[100]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[101]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[101]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[101]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[102]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[102]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[102]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[103]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[103]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[103]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[104]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[104]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[104]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[105]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[105]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[105]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[106]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[106]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[106]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[107]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[107]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[107]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[108]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[108]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[108]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[109]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[109]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[109]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[10]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[110]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[110]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[110]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[111]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[111]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[111]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[112]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[112]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[112]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[113]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[113]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[113]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[114]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[114]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[114]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[115]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[115]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[115]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[116]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[116]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[116]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[117]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[117]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[117]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[118]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[118]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[118]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[119]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[119]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[119]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[11]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[120]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[120]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[120]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[121]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[121]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[121]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[122]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[122]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[122]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[123]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[123]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[123]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[124]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[124]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[124]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[125]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[125]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[125]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[126]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[126]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[126]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[127]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[127]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[127]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[128]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[128]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[128]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[129]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[129]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[129]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[12]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[130]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[130]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[130]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[131]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[131]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[131]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[132]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[132]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[132]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[133]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[133]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[133]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[134]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[134]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[134]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[135]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[135]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[135]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[136]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[136]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[136]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[137]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[137]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[137]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[138]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[138]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[138]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[139]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[139]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[139]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[13]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[140]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[140]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[140]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[141]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[141]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[141]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[142]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[142]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[142]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[143]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[143]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[143]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[144]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[144]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[144]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[145]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[145]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[145]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[146]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[146]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[146]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[147]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[147]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[147]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[148]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[148]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[148]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[149]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[149]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[149]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[14]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[150]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[150]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[150]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[151]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[151]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[151]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[152]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[152]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[152]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[153]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[153]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[153]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[154]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[154]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[154]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[155]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[155]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[155]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[156]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[156]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[156]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[157]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[157]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[157]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[158]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[158]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[158]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[159]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[159]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[159]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[15]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[160]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[160]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[160]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[161]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[161]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[161]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[162]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[162]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[162]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[163]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[163]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[163]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[164]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[164]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[164]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[165]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[165]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[165]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[166]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[166]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[166]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[167]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[167]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[167]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[168]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[168]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[168]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[169]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[169]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[169]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[16]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[170]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[170]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[170]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[171]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[171]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[171]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[172]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[172]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[172]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[173]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[173]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[173]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[174]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[174]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[174]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[175]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[175]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[175]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[176]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[176]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[176]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[177]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[177]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[177]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[178]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[178]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[178]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[179]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[179]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[179]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[17]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[180]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[180]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[180]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[181]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[181]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[181]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[182]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[182]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[182]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[183]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[183]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[183]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[184]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[184]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[184]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[185]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[185]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[185]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[186]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[186]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[186]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[187]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[187]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[187]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[188]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[188]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[188]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[189]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[189]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[189]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[18]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[190]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[190]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[190]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[191]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[191]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[191]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[192]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[192]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[192]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[193]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[193]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[193]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[194]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[194]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[194]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[195]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[195]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[195]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[196]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[196]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[196]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[197]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[197]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[197]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[198]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[198]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[198]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[199]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[199]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[199]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[19]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[1]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[20]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[21]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[22]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[23]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[24]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[25]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[26]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[27]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[28]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[29]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[2]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[30]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[31]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[32]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[33]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[34]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[35]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[36]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[37]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[38]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[39]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[3]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[40]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[41]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[42]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[43]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[44]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[45]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[46]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[47]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[48]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[49]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[4]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[50]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[51]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[52]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[53]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[54]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[55]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[56]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[57]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[58]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[59]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[5]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[60]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[61]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[62]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[63]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[64]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[65]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[66]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[67]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[68]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[69]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[6]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[70]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[71]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[72]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[72]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[72]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[73]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[73]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[73]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[74]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[74]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[74]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[75]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[75]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[75]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[76]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[76]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[76]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[77]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[77]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[77]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[78]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[78]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[78]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[79]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[79]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[79]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[7]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[80]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[80]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[80]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[81]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[81]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[81]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[82]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[82]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[82]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[83]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[83]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[83]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[84]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[84]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[84]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[85]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[85]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[85]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[86]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[86]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[86]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[87]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[87]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[87]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[88]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[88]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[88]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[89]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[89]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[89]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[8]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[90]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[90]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[90]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[91]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[91]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[91]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[92]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[92]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[92]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[93]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[93]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[93]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[94]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[94]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[94]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[95]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[95]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[95]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[96]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[96]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[96]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[97]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[97]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[97]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[98]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[98]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[98]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[99]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[99]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[99]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net HDMI_bd_i/Decryption_0/U0/key_int_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Decryption_0/U0/key_int_reg[9]_LDC_i_1/O, cell HDMI_bd_i/Decryption_0/U0/key_int_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[0]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[100]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[100]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[100]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[101]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[101]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[101]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[102]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[102]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[102]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[103]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[103]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[103]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[104]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[104]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[104]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[105]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[105]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[105]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[106]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[106]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[106]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[107]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[107]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[107]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[108]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[108]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[108]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[109]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[109]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[109]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[10]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[110]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[110]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[110]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[111]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[111]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[111]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[112]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[112]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[112]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[113]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[113]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[113]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[114]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[114]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[114]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[115]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[115]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[115]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[116]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[116]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[116]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[117]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[117]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[117]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[118]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[118]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[118]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[119]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[119]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[119]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[11]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[120]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[120]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[120]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[121]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[121]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[121]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[122]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[122]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[122]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[123]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[123]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[123]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[124]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[124]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[124]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[125]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[125]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[125]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[126]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[126]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[126]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[127]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[127]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[127]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[128]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[128]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[128]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[129]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[129]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[129]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[12]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[130]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[130]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[130]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[131]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[131]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[131]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[132]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[132]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[132]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[133]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[133]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[133]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[134]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[134]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[134]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[135]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[135]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[135]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[136]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[136]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[136]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[137]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[137]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[137]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[138]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[138]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[138]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[139]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[139]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[139]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[13]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[140]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[140]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[140]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[141]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[141]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[141]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[142]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[142]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[142]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[143]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[143]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[143]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[144]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[144]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[144]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[145]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[145]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[145]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[146]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[146]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[146]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[147]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[147]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[147]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[148]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[148]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[148]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[149]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[149]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[149]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[14]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[150]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[150]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[150]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[151]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[151]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[151]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[152]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[152]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[152]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[153]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[153]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[153]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[154]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[154]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[154]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[155]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[155]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[155]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[156]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[156]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[156]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[157]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[157]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[157]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[158]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[158]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[158]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[159]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[159]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[159]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[15]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[160]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[160]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[160]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[161]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[161]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[161]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[162]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[162]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[162]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[163]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[163]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[163]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[164]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[164]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[164]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[165]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[165]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[165]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[166]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[166]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[166]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[167]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[167]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[167]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[168]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[168]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[168]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[169]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[169]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[169]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[16]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[170]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[170]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[170]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[171]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[171]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[171]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[172]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[172]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[172]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[173]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[173]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[173]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[174]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[174]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[174]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[175]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[175]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[175]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[176]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[176]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[176]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[177]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[177]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[177]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[178]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[178]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[178]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[179]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[179]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[179]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[17]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[180]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[180]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[180]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[181]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[181]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[181]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[182]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[182]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[182]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[183]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[183]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[183]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[184]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[184]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[184]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[185]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[185]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[185]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[186]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[186]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[186]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[187]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[187]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[187]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[188]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[188]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[188]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[189]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[189]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[189]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[18]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[190]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[190]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[190]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[191]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[191]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[191]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[192]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[192]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[192]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[193]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[193]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[193]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[194]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[194]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[194]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[195]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[195]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[195]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[196]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[196]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[196]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[197]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[197]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[197]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[198]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[198]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[198]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[199]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[199]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[199]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[19]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[1]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[20]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[21]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[22]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[23]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[24]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[25]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[26]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[27]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[28]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[29]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[2]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[30]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[31]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[32]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[33]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[34]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[35]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[36]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[37]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[38]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[39]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[3]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[40]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[41]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[42]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[43]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[44]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[45]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[46]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[47]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[48]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[49]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[4]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[50]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[51]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[52]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[53]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[54]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[55]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[56]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[57]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[58]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[59]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[5]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[60]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[61]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[62]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[63]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[64]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[64]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[64]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[65]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[65]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[65]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[66]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[66]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[66]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[67]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[67]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[67]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[68]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[68]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[68]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[69]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[69]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[69]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[6]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[70]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[70]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[70]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[71]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[71]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[71]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[72]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[72]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[72]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[73]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[73]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[73]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[74]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[74]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[74]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[75]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[75]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[75]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[76]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[76]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[76]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[77]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[77]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[77]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[78]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[78]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[78]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[79]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[79]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[79]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[7]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[80]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[80]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[80]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[81]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[81]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[81]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[82]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[82]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[82]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[83]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[83]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[83]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[84]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[84]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[84]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[85]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[85]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[85]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[86]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[86]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[86]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[87]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[87]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[87]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[88]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[88]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[88]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[89]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[89]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[89]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[8]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[90]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[90]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[90]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[91]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[91]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[91]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[92]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[92]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[92]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[93]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[93]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[93]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[94]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[94]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[94]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[95]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[95]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[95]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[96]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[96]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[96]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[97]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[97]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[97]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[98]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[98]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[98]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[99]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[99]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[99]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net HDMI_bd_i/Encryption_0/U0/key_int_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin HDMI_bd_i/Encryption_0/U0/key_int_reg[9]_LDC_i_1/O, cell HDMI_bd_i/Encryption_0/U0/key_int_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


