#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf3fbc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf3d270 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xf3e130 .functor NOT 1, L_0xfb5610, C4<0>, C4<0>, C4<0>;
L_0xf8dc30 .functor XOR 8, L_0xfb51a0, L_0xfb5360, C4<00000000>, C4<00000000>;
L_0xf8dca0 .functor XOR 8, L_0xf8dc30, L_0xfb54a0, C4<00000000>, C4<00000000>;
v0xfb2db0_0 .net *"_ivl_10", 7 0, L_0xfb54a0;  1 drivers
v0xfb2eb0_0 .net *"_ivl_12", 7 0, L_0xf8dca0;  1 drivers
v0xfb2f90_0 .net *"_ivl_2", 7 0, L_0xfb5100;  1 drivers
v0xfb3050_0 .net *"_ivl_4", 7 0, L_0xfb51a0;  1 drivers
v0xfb3130_0 .net *"_ivl_6", 7 0, L_0xfb5360;  1 drivers
v0xfb3260_0 .net *"_ivl_8", 7 0, L_0xf8dc30;  1 drivers
v0xfb3340_0 .net "areset", 0 0, L_0xf3e7e0;  1 drivers
v0xfb33e0_0 .var "clk", 0 0;
v0xfb3480_0 .net "predict_history_dut", 6 0, v0xfb2190_0;  1 drivers
v0xfb35d0_0 .net "predict_history_ref", 6 0, L_0xfb4f70;  1 drivers
v0xfb3670_0 .net "predict_pc", 6 0, L_0xfb4200;  1 drivers
v0xfb3710_0 .net "predict_taken_dut", 0 0, v0xfb2380_0;  1 drivers
v0xfb37b0_0 .net "predict_taken_ref", 0 0, L_0xfb4db0;  1 drivers
v0xfb3850_0 .net "predict_valid", 0 0, v0xfaf710_0;  1 drivers
v0xfb38f0_0 .var/2u "stats1", 223 0;
v0xfb3990_0 .var/2u "strobe", 0 0;
v0xfb3a50_0 .net "tb_match", 0 0, L_0xfb5610;  1 drivers
v0xfb3c00_0 .net "tb_mismatch", 0 0, L_0xf3e130;  1 drivers
v0xfb3ca0_0 .net "train_history", 6 0, L_0xfb47b0;  1 drivers
v0xfb3d60_0 .net "train_mispredicted", 0 0, L_0xfb4650;  1 drivers
v0xfb3e00_0 .net "train_pc", 6 0, L_0xfb4940;  1 drivers
v0xfb3ec0_0 .net "train_taken", 0 0, L_0xfb4430;  1 drivers
v0xfb3f60_0 .net "train_valid", 0 0, v0xfb0090_0;  1 drivers
v0xfb4000_0 .net "wavedrom_enable", 0 0, v0xfb0160_0;  1 drivers
v0xfb40a0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xfb0200_0;  1 drivers
v0xfb4140_0 .net "wavedrom_title", 511 0, v0xfb02e0_0;  1 drivers
L_0xfb5100 .concat [ 7 1 0 0], L_0xfb4f70, L_0xfb4db0;
L_0xfb51a0 .concat [ 7 1 0 0], L_0xfb4f70, L_0xfb4db0;
L_0xfb5360 .concat [ 7 1 0 0], v0xfb2190_0, v0xfb2380_0;
L_0xfb54a0 .concat [ 7 1 0 0], L_0xfb4f70, L_0xfb4db0;
L_0xfb5610 .cmp/eeq 8, L_0xfb5100, L_0xf8dca0;
S_0xf41c30 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xf3d270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xf413f0 .param/l "LNT" 0 3 22, C4<01>;
P_0xf41430 .param/l "LT" 0 3 22, C4<10>;
P_0xf41470 .param/l "SNT" 0 3 22, C4<00>;
P_0xf414b0 .param/l "ST" 0 3 22, C4<11>;
P_0xf414f0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xf68960 .functor XOR 7, v0xfad8b0_0, L_0xfb4200, C4<0000000>, C4<0000000>;
L_0xf576d0 .functor XOR 7, L_0xfb47b0, L_0xfb4940, C4<0000000>, C4<0000000>;
v0xf7af10_0 .net *"_ivl_11", 0 0, L_0xfb4cc0;  1 drivers
L_0x7f175b7e71c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf7b1e0_0 .net *"_ivl_12", 0 0, L_0x7f175b7e71c8;  1 drivers
L_0x7f175b7e7210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xf3df60_0 .net *"_ivl_16", 6 0, L_0x7f175b7e7210;  1 drivers
v0xf3e1a0_0 .net *"_ivl_4", 1 0, L_0xfb4ad0;  1 drivers
v0xf3e370_0 .net *"_ivl_6", 8 0, L_0xfb4bd0;  1 drivers
L_0x7f175b7e7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xf3e8d0_0 .net *"_ivl_9", 1 0, L_0x7f175b7e7180;  1 drivers
v0xfad590_0 .net "areset", 0 0, L_0xf3e7e0;  alias, 1 drivers
v0xfad650_0 .net "clk", 0 0, v0xfb33e0_0;  1 drivers
v0xfad710 .array "pht", 0 127, 1 0;
v0xfad7d0_0 .net "predict_history", 6 0, L_0xfb4f70;  alias, 1 drivers
v0xfad8b0_0 .var "predict_history_r", 6 0;
v0xfad990_0 .net "predict_index", 6 0, L_0xf68960;  1 drivers
v0xfada70_0 .net "predict_pc", 6 0, L_0xfb4200;  alias, 1 drivers
v0xfadb50_0 .net "predict_taken", 0 0, L_0xfb4db0;  alias, 1 drivers
v0xfadc10_0 .net "predict_valid", 0 0, v0xfaf710_0;  alias, 1 drivers
v0xfadcd0_0 .net "train_history", 6 0, L_0xfb47b0;  alias, 1 drivers
v0xfaddb0_0 .net "train_index", 6 0, L_0xf576d0;  1 drivers
v0xfade90_0 .net "train_mispredicted", 0 0, L_0xfb4650;  alias, 1 drivers
v0xfadf50_0 .net "train_pc", 6 0, L_0xfb4940;  alias, 1 drivers
v0xfae030_0 .net "train_taken", 0 0, L_0xfb4430;  alias, 1 drivers
v0xfae0f0_0 .net "train_valid", 0 0, v0xfb0090_0;  alias, 1 drivers
E_0xf4e350 .event posedge, v0xfad590_0, v0xfad650_0;
L_0xfb4ad0 .array/port v0xfad710, L_0xfb4bd0;
L_0xfb4bd0 .concat [ 7 2 0 0], L_0xf68960, L_0x7f175b7e7180;
L_0xfb4cc0 .part L_0xfb4ad0, 1, 1;
L_0xfb4db0 .functor MUXZ 1, L_0x7f175b7e71c8, L_0xfb4cc0, v0xfaf710_0, C4<>;
L_0xfb4f70 .functor MUXZ 7, L_0x7f175b7e7210, v0xfad8b0_0, v0xfaf710_0, C4<>;
S_0xf43630 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xf41c30;
 .timescale -12 -12;
v0xf7aaf0_0 .var/i "i", 31 0;
S_0xfae310 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xf3d270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xfae4c0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xf3e7e0 .functor BUFZ 1, v0xfaf7e0_0, C4<0>, C4<0>, C4<0>;
L_0x7f175b7e70a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfaefa0_0 .net *"_ivl_10", 0 0, L_0x7f175b7e70a8;  1 drivers
L_0x7f175b7e70f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xfaf080_0 .net *"_ivl_14", 6 0, L_0x7f175b7e70f0;  1 drivers
L_0x7f175b7e7138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xfaf160_0 .net *"_ivl_18", 6 0, L_0x7f175b7e7138;  1 drivers
L_0x7f175b7e7018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xfaf220_0 .net *"_ivl_2", 6 0, L_0x7f175b7e7018;  1 drivers
L_0x7f175b7e7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfaf300_0 .net *"_ivl_6", 0 0, L_0x7f175b7e7060;  1 drivers
v0xfaf430_0 .net "areset", 0 0, L_0xf3e7e0;  alias, 1 drivers
v0xfaf4d0_0 .net "clk", 0 0, v0xfb33e0_0;  alias, 1 drivers
v0xfaf5a0_0 .net "predict_pc", 6 0, L_0xfb4200;  alias, 1 drivers
v0xfaf670_0 .var "predict_pc_r", 6 0;
v0xfaf710_0 .var "predict_valid", 0 0;
v0xfaf7e0_0 .var "reset", 0 0;
v0xfaf880_0 .net "tb_match", 0 0, L_0xfb5610;  alias, 1 drivers
v0xfaf940_0 .net "train_history", 6 0, L_0xfb47b0;  alias, 1 drivers
v0xfafa30_0 .var "train_history_r", 6 0;
v0xfafaf0_0 .net "train_mispredicted", 0 0, L_0xfb4650;  alias, 1 drivers
v0xfafbc0_0 .var "train_mispredicted_r", 0 0;
v0xfafc60_0 .net "train_pc", 6 0, L_0xfb4940;  alias, 1 drivers
v0xfafe60_0 .var "train_pc_r", 6 0;
v0xfaff20_0 .net "train_taken", 0 0, L_0xfb4430;  alias, 1 drivers
v0xfafff0_0 .var "train_taken_r", 0 0;
v0xfb0090_0 .var "train_valid", 0 0;
v0xfb0160_0 .var "wavedrom_enable", 0 0;
v0xfb0200_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xfb02e0_0 .var "wavedrom_title", 511 0;
E_0xf4d7f0/0 .event negedge, v0xfad650_0;
E_0xf4d7f0/1 .event posedge, v0xfad650_0;
E_0xf4d7f0 .event/or E_0xf4d7f0/0, E_0xf4d7f0/1;
L_0xfb4200 .functor MUXZ 7, L_0x7f175b7e7018, v0xfaf670_0, v0xfaf710_0, C4<>;
L_0xfb4430 .functor MUXZ 1, L_0x7f175b7e7060, v0xfafff0_0, v0xfb0090_0, C4<>;
L_0xfb4650 .functor MUXZ 1, L_0x7f175b7e70a8, v0xfafbc0_0, v0xfb0090_0, C4<>;
L_0xfb47b0 .functor MUXZ 7, L_0x7f175b7e70f0, v0xfafa30_0, v0xfb0090_0, C4<>;
L_0xfb4940 .functor MUXZ 7, L_0x7f175b7e7138, v0xfafe60_0, v0xfb0090_0, C4<>;
S_0xfae580 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xfae310;
 .timescale -12 -12;
v0xfae7e0_0 .var/2u "arfail", 0 0;
v0xfae8c0_0 .var "async", 0 0;
v0xfae980_0 .var/2u "datafail", 0 0;
v0xfaea20_0 .var/2u "srfail", 0 0;
E_0xf4d5a0 .event posedge, v0xfad650_0;
E_0xf309f0 .event negedge, v0xfad650_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf4d5a0;
    %wait E_0xf4d5a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf4d5a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf309f0;
    %load/vec4 v0xfaf880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfae980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %wait E_0xf4d5a0;
    %load/vec4 v0xfaf880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfae7e0_0, 0, 1;
    %wait E_0xf4d5a0;
    %load/vec4 v0xfaf880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfaea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %load/vec4 v0xfaea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xfae7e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xfae8c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xfae980_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xfae8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xfaeae0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xfae310;
 .timescale -12 -12;
v0xfaece0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfaedc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xfae310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfb0560 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xf3d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xfb0cb0_0 .var "GHR", 6 0;
v0xfb0db0 .array "PHT", 0 127, 1 0;
v0xfb1e70_0 .net "areset", 0 0, L_0xf3e7e0;  alias, 1 drivers
v0xfb1f90_0 .net "clk", 0 0, v0xfb33e0_0;  alias, 1 drivers
v0xfb2080_0 .var/i "i", 31 0;
v0xfb2190_0 .var "predict_history", 6 0;
v0xfb2270_0 .net "predict_pc", 6 0, L_0xfb4200;  alias, 1 drivers
v0xfb2380_0 .var "predict_taken", 0 0;
v0xfb2440_0 .net "predict_valid", 0 0, v0xfaf710_0;  alias, 1 drivers
v0xfb24e0_0 .net "train_history", 6 0, L_0xfb47b0;  alias, 1 drivers
v0xfb25f0_0 .net "train_mispredicted", 0 0, L_0xfb4650;  alias, 1 drivers
v0xfb26e0_0 .net "train_pc", 6 0, L_0xfb4940;  alias, 1 drivers
v0xfb27f0_0 .net "train_taken", 0 0, L_0xfb4430;  alias, 1 drivers
v0xfb28e0_0 .net "train_valid", 0 0, v0xfb0090_0;  alias, 1 drivers
v0xfb0db0_0 .array/port v0xfb0db0, 0;
v0xfb0db0_1 .array/port v0xfb0db0, 1;
E_0xf932f0/0 .event anyedge, v0xfada70_0, v0xfb0cb0_0, v0xfb0db0_0, v0xfb0db0_1;
v0xfb0db0_2 .array/port v0xfb0db0, 2;
v0xfb0db0_3 .array/port v0xfb0db0, 3;
v0xfb0db0_4 .array/port v0xfb0db0, 4;
v0xfb0db0_5 .array/port v0xfb0db0, 5;
E_0xf932f0/1 .event anyedge, v0xfb0db0_2, v0xfb0db0_3, v0xfb0db0_4, v0xfb0db0_5;
v0xfb0db0_6 .array/port v0xfb0db0, 6;
v0xfb0db0_7 .array/port v0xfb0db0, 7;
v0xfb0db0_8 .array/port v0xfb0db0, 8;
v0xfb0db0_9 .array/port v0xfb0db0, 9;
E_0xf932f0/2 .event anyedge, v0xfb0db0_6, v0xfb0db0_7, v0xfb0db0_8, v0xfb0db0_9;
v0xfb0db0_10 .array/port v0xfb0db0, 10;
v0xfb0db0_11 .array/port v0xfb0db0, 11;
v0xfb0db0_12 .array/port v0xfb0db0, 12;
v0xfb0db0_13 .array/port v0xfb0db0, 13;
E_0xf932f0/3 .event anyedge, v0xfb0db0_10, v0xfb0db0_11, v0xfb0db0_12, v0xfb0db0_13;
v0xfb0db0_14 .array/port v0xfb0db0, 14;
v0xfb0db0_15 .array/port v0xfb0db0, 15;
v0xfb0db0_16 .array/port v0xfb0db0, 16;
v0xfb0db0_17 .array/port v0xfb0db0, 17;
E_0xf932f0/4 .event anyedge, v0xfb0db0_14, v0xfb0db0_15, v0xfb0db0_16, v0xfb0db0_17;
v0xfb0db0_18 .array/port v0xfb0db0, 18;
v0xfb0db0_19 .array/port v0xfb0db0, 19;
v0xfb0db0_20 .array/port v0xfb0db0, 20;
v0xfb0db0_21 .array/port v0xfb0db0, 21;
E_0xf932f0/5 .event anyedge, v0xfb0db0_18, v0xfb0db0_19, v0xfb0db0_20, v0xfb0db0_21;
v0xfb0db0_22 .array/port v0xfb0db0, 22;
v0xfb0db0_23 .array/port v0xfb0db0, 23;
v0xfb0db0_24 .array/port v0xfb0db0, 24;
v0xfb0db0_25 .array/port v0xfb0db0, 25;
E_0xf932f0/6 .event anyedge, v0xfb0db0_22, v0xfb0db0_23, v0xfb0db0_24, v0xfb0db0_25;
v0xfb0db0_26 .array/port v0xfb0db0, 26;
v0xfb0db0_27 .array/port v0xfb0db0, 27;
v0xfb0db0_28 .array/port v0xfb0db0, 28;
v0xfb0db0_29 .array/port v0xfb0db0, 29;
E_0xf932f0/7 .event anyedge, v0xfb0db0_26, v0xfb0db0_27, v0xfb0db0_28, v0xfb0db0_29;
v0xfb0db0_30 .array/port v0xfb0db0, 30;
v0xfb0db0_31 .array/port v0xfb0db0, 31;
v0xfb0db0_32 .array/port v0xfb0db0, 32;
v0xfb0db0_33 .array/port v0xfb0db0, 33;
E_0xf932f0/8 .event anyedge, v0xfb0db0_30, v0xfb0db0_31, v0xfb0db0_32, v0xfb0db0_33;
v0xfb0db0_34 .array/port v0xfb0db0, 34;
v0xfb0db0_35 .array/port v0xfb0db0, 35;
v0xfb0db0_36 .array/port v0xfb0db0, 36;
v0xfb0db0_37 .array/port v0xfb0db0, 37;
E_0xf932f0/9 .event anyedge, v0xfb0db0_34, v0xfb0db0_35, v0xfb0db0_36, v0xfb0db0_37;
v0xfb0db0_38 .array/port v0xfb0db0, 38;
v0xfb0db0_39 .array/port v0xfb0db0, 39;
v0xfb0db0_40 .array/port v0xfb0db0, 40;
v0xfb0db0_41 .array/port v0xfb0db0, 41;
E_0xf932f0/10 .event anyedge, v0xfb0db0_38, v0xfb0db0_39, v0xfb0db0_40, v0xfb0db0_41;
v0xfb0db0_42 .array/port v0xfb0db0, 42;
v0xfb0db0_43 .array/port v0xfb0db0, 43;
v0xfb0db0_44 .array/port v0xfb0db0, 44;
v0xfb0db0_45 .array/port v0xfb0db0, 45;
E_0xf932f0/11 .event anyedge, v0xfb0db0_42, v0xfb0db0_43, v0xfb0db0_44, v0xfb0db0_45;
v0xfb0db0_46 .array/port v0xfb0db0, 46;
v0xfb0db0_47 .array/port v0xfb0db0, 47;
v0xfb0db0_48 .array/port v0xfb0db0, 48;
v0xfb0db0_49 .array/port v0xfb0db0, 49;
E_0xf932f0/12 .event anyedge, v0xfb0db0_46, v0xfb0db0_47, v0xfb0db0_48, v0xfb0db0_49;
v0xfb0db0_50 .array/port v0xfb0db0, 50;
v0xfb0db0_51 .array/port v0xfb0db0, 51;
v0xfb0db0_52 .array/port v0xfb0db0, 52;
v0xfb0db0_53 .array/port v0xfb0db0, 53;
E_0xf932f0/13 .event anyedge, v0xfb0db0_50, v0xfb0db0_51, v0xfb0db0_52, v0xfb0db0_53;
v0xfb0db0_54 .array/port v0xfb0db0, 54;
v0xfb0db0_55 .array/port v0xfb0db0, 55;
v0xfb0db0_56 .array/port v0xfb0db0, 56;
v0xfb0db0_57 .array/port v0xfb0db0, 57;
E_0xf932f0/14 .event anyedge, v0xfb0db0_54, v0xfb0db0_55, v0xfb0db0_56, v0xfb0db0_57;
v0xfb0db0_58 .array/port v0xfb0db0, 58;
v0xfb0db0_59 .array/port v0xfb0db0, 59;
v0xfb0db0_60 .array/port v0xfb0db0, 60;
v0xfb0db0_61 .array/port v0xfb0db0, 61;
E_0xf932f0/15 .event anyedge, v0xfb0db0_58, v0xfb0db0_59, v0xfb0db0_60, v0xfb0db0_61;
v0xfb0db0_62 .array/port v0xfb0db0, 62;
v0xfb0db0_63 .array/port v0xfb0db0, 63;
v0xfb0db0_64 .array/port v0xfb0db0, 64;
v0xfb0db0_65 .array/port v0xfb0db0, 65;
E_0xf932f0/16 .event anyedge, v0xfb0db0_62, v0xfb0db0_63, v0xfb0db0_64, v0xfb0db0_65;
v0xfb0db0_66 .array/port v0xfb0db0, 66;
v0xfb0db0_67 .array/port v0xfb0db0, 67;
v0xfb0db0_68 .array/port v0xfb0db0, 68;
v0xfb0db0_69 .array/port v0xfb0db0, 69;
E_0xf932f0/17 .event anyedge, v0xfb0db0_66, v0xfb0db0_67, v0xfb0db0_68, v0xfb0db0_69;
v0xfb0db0_70 .array/port v0xfb0db0, 70;
v0xfb0db0_71 .array/port v0xfb0db0, 71;
v0xfb0db0_72 .array/port v0xfb0db0, 72;
v0xfb0db0_73 .array/port v0xfb0db0, 73;
E_0xf932f0/18 .event anyedge, v0xfb0db0_70, v0xfb0db0_71, v0xfb0db0_72, v0xfb0db0_73;
v0xfb0db0_74 .array/port v0xfb0db0, 74;
v0xfb0db0_75 .array/port v0xfb0db0, 75;
v0xfb0db0_76 .array/port v0xfb0db0, 76;
v0xfb0db0_77 .array/port v0xfb0db0, 77;
E_0xf932f0/19 .event anyedge, v0xfb0db0_74, v0xfb0db0_75, v0xfb0db0_76, v0xfb0db0_77;
v0xfb0db0_78 .array/port v0xfb0db0, 78;
v0xfb0db0_79 .array/port v0xfb0db0, 79;
v0xfb0db0_80 .array/port v0xfb0db0, 80;
v0xfb0db0_81 .array/port v0xfb0db0, 81;
E_0xf932f0/20 .event anyedge, v0xfb0db0_78, v0xfb0db0_79, v0xfb0db0_80, v0xfb0db0_81;
v0xfb0db0_82 .array/port v0xfb0db0, 82;
v0xfb0db0_83 .array/port v0xfb0db0, 83;
v0xfb0db0_84 .array/port v0xfb0db0, 84;
v0xfb0db0_85 .array/port v0xfb0db0, 85;
E_0xf932f0/21 .event anyedge, v0xfb0db0_82, v0xfb0db0_83, v0xfb0db0_84, v0xfb0db0_85;
v0xfb0db0_86 .array/port v0xfb0db0, 86;
v0xfb0db0_87 .array/port v0xfb0db0, 87;
v0xfb0db0_88 .array/port v0xfb0db0, 88;
v0xfb0db0_89 .array/port v0xfb0db0, 89;
E_0xf932f0/22 .event anyedge, v0xfb0db0_86, v0xfb0db0_87, v0xfb0db0_88, v0xfb0db0_89;
v0xfb0db0_90 .array/port v0xfb0db0, 90;
v0xfb0db0_91 .array/port v0xfb0db0, 91;
v0xfb0db0_92 .array/port v0xfb0db0, 92;
v0xfb0db0_93 .array/port v0xfb0db0, 93;
E_0xf932f0/23 .event anyedge, v0xfb0db0_90, v0xfb0db0_91, v0xfb0db0_92, v0xfb0db0_93;
v0xfb0db0_94 .array/port v0xfb0db0, 94;
v0xfb0db0_95 .array/port v0xfb0db0, 95;
v0xfb0db0_96 .array/port v0xfb0db0, 96;
v0xfb0db0_97 .array/port v0xfb0db0, 97;
E_0xf932f0/24 .event anyedge, v0xfb0db0_94, v0xfb0db0_95, v0xfb0db0_96, v0xfb0db0_97;
v0xfb0db0_98 .array/port v0xfb0db0, 98;
v0xfb0db0_99 .array/port v0xfb0db0, 99;
v0xfb0db0_100 .array/port v0xfb0db0, 100;
v0xfb0db0_101 .array/port v0xfb0db0, 101;
E_0xf932f0/25 .event anyedge, v0xfb0db0_98, v0xfb0db0_99, v0xfb0db0_100, v0xfb0db0_101;
v0xfb0db0_102 .array/port v0xfb0db0, 102;
v0xfb0db0_103 .array/port v0xfb0db0, 103;
v0xfb0db0_104 .array/port v0xfb0db0, 104;
v0xfb0db0_105 .array/port v0xfb0db0, 105;
E_0xf932f0/26 .event anyedge, v0xfb0db0_102, v0xfb0db0_103, v0xfb0db0_104, v0xfb0db0_105;
v0xfb0db0_106 .array/port v0xfb0db0, 106;
v0xfb0db0_107 .array/port v0xfb0db0, 107;
v0xfb0db0_108 .array/port v0xfb0db0, 108;
v0xfb0db0_109 .array/port v0xfb0db0, 109;
E_0xf932f0/27 .event anyedge, v0xfb0db0_106, v0xfb0db0_107, v0xfb0db0_108, v0xfb0db0_109;
v0xfb0db0_110 .array/port v0xfb0db0, 110;
v0xfb0db0_111 .array/port v0xfb0db0, 111;
v0xfb0db0_112 .array/port v0xfb0db0, 112;
v0xfb0db0_113 .array/port v0xfb0db0, 113;
E_0xf932f0/28 .event anyedge, v0xfb0db0_110, v0xfb0db0_111, v0xfb0db0_112, v0xfb0db0_113;
v0xfb0db0_114 .array/port v0xfb0db0, 114;
v0xfb0db0_115 .array/port v0xfb0db0, 115;
v0xfb0db0_116 .array/port v0xfb0db0, 116;
v0xfb0db0_117 .array/port v0xfb0db0, 117;
E_0xf932f0/29 .event anyedge, v0xfb0db0_114, v0xfb0db0_115, v0xfb0db0_116, v0xfb0db0_117;
v0xfb0db0_118 .array/port v0xfb0db0, 118;
v0xfb0db0_119 .array/port v0xfb0db0, 119;
v0xfb0db0_120 .array/port v0xfb0db0, 120;
v0xfb0db0_121 .array/port v0xfb0db0, 121;
E_0xf932f0/30 .event anyedge, v0xfb0db0_118, v0xfb0db0_119, v0xfb0db0_120, v0xfb0db0_121;
v0xfb0db0_122 .array/port v0xfb0db0, 122;
v0xfb0db0_123 .array/port v0xfb0db0, 123;
v0xfb0db0_124 .array/port v0xfb0db0, 124;
v0xfb0db0_125 .array/port v0xfb0db0, 125;
E_0xf932f0/31 .event anyedge, v0xfb0db0_122, v0xfb0db0_123, v0xfb0db0_124, v0xfb0db0_125;
v0xfb0db0_126 .array/port v0xfb0db0, 126;
v0xfb0db0_127 .array/port v0xfb0db0, 127;
E_0xf932f0/32 .event anyedge, v0xfb0db0_126, v0xfb0db0_127;
E_0xf932f0 .event/or E_0xf932f0/0, E_0xf932f0/1, E_0xf932f0/2, E_0xf932f0/3, E_0xf932f0/4, E_0xf932f0/5, E_0xf932f0/6, E_0xf932f0/7, E_0xf932f0/8, E_0xf932f0/9, E_0xf932f0/10, E_0xf932f0/11, E_0xf932f0/12, E_0xf932f0/13, E_0xf932f0/14, E_0xf932f0/15, E_0xf932f0/16, E_0xf932f0/17, E_0xf932f0/18, E_0xf932f0/19, E_0xf932f0/20, E_0xf932f0/21, E_0xf932f0/22, E_0xf932f0/23, E_0xf932f0/24, E_0xf932f0/25, E_0xf932f0/26, E_0xf932f0/27, E_0xf932f0/28, E_0xf932f0/29, E_0xf932f0/30, E_0xf932f0/31, E_0xf932f0/32;
S_0xfb2b90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xf3d270;
 .timescale -12 -12;
E_0xf935e0 .event anyedge, v0xfb3990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfb3990_0;
    %nor/r;
    %assign/vec4 v0xfb3990_0, 0;
    %wait E_0xf935e0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfae310;
T_4 ;
    %wait E_0xf4d5a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfaf710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfafbc0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xfafa30_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xfafe60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfafff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfaf710_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xfaf670_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfae8c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xfae580;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfaedc0;
    %join;
    %wait E_0xf4d5a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfaf710_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xfaf670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfaf710_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfafa30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xfafe60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfafff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfafbc0_0, 0;
    %wait E_0xf309f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xfafa30_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf4d5a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfafa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfafff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf4d5a0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfaedc0;
    %join;
    %wait E_0xf4d5a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xfaf670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfaf710_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfafa30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xfafe60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfafff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfafbc0_0, 0;
    %wait E_0xf309f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfaf7e0_0, 0;
    %wait E_0xf4d5a0;
    %wait E_0xf4d5a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xfafa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfafff0_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf4d5a0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfafa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfafff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xfafa30_0, 0;
    %wait E_0xf4d5a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb0090_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf4d5a0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfaedc0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf4d7f0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xfb0090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfafff0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xfafe60_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xfaf670_0, 0;
    %assign/vec4 v0xfaf710_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xfafa30_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xfafbc0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf41c30;
T_5 ;
    %wait E_0xf4e350;
    %load/vec4 v0xfad590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xf43630;
    %jmp t_0;
    .scope S_0xf43630;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf7aaf0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xf7aaf0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xf7aaf0_0;
    %store/vec4a v0xfad710, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xf7aaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xf7aaf0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xf41c30;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xfad8b0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xfadc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xfad8b0_0;
    %load/vec4 v0xfadb50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xfad8b0_0, 0;
T_5.5 ;
    %load/vec4 v0xfae0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xfaddb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfad710, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xfae030_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xfaddb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfad710, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xfaddb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad710, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xfaddb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfad710, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xfae030_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xfaddb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfad710, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xfaddb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfad710, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xfade90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xfadcd0_0;
    %load/vec4 v0xfae030_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xfad8b0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xfb0560;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfb2080_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0xfb2080_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xfb2080_0;
    %store/vec4a v0xfb0db0, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0xfb2080_0;
    %addi 1, 0, 32;
    %store/vec4 v0xfb2080_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0xfb0560;
T_7 ;
    %wait E_0xf4e350;
    %load/vec4 v0xfb1e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xfb0cb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xfb28e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xfb25f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xfb24e0_0;
    %assign/vec4 v0xfb0cb0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xfb0cb0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xfb27f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xfb0cb0_0, 0;
T_7.5 ;
    %load/vec4 v0xfb27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0xfb26e0_0;
    %load/vec4 v0xfb24e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfb0db0, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0xfb26e0_0;
    %load/vec4 v0xfb24e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfb0db0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xfb26e0_0;
    %load/vec4 v0xfb24e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb0db0, 0, 4;
T_7.8 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0xfb26e0_0;
    %load/vec4 v0xfb24e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfb0db0, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.10, 5;
    %load/vec4 v0xfb26e0_0;
    %load/vec4 v0xfb24e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfb0db0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xfb26e0_0;
    %load/vec4 v0xfb24e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xfb0db0, 0, 4;
T_7.10 ;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xfb2440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0xfb0cb0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xfb2270_0;
    %load/vec4 v0xfb0cb0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfb0db0, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xfb0cb0_0, 0;
T_7.12 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xfb0560;
T_8 ;
    %wait E_0xf932f0;
    %load/vec4 v0xfb2270_0;
    %load/vec4 v0xfb0cb0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xfb0db0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0xfb2380_0, 0, 1;
    %load/vec4 v0xfb0cb0_0;
    %store/vec4 v0xfb2190_0, 0, 7;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xf3d270;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfb33e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfb3990_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xf3d270;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xfb33e0_0;
    %inv;
    %store/vec4 v0xfb33e0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xf3d270;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfaf4d0_0, v0xfb3c00_0, v0xfb33e0_0, v0xfb3340_0, v0xfb3850_0, v0xfb3670_0, v0xfb3f60_0, v0xfb3ec0_0, v0xfb3d60_0, v0xfb3ca0_0, v0xfb3e00_0, v0xfb37b0_0, v0xfb3710_0, v0xfb35d0_0, v0xfb3480_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xf3d270;
T_12 ;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xf3d270;
T_13 ;
    %wait E_0xf4d7f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfb38f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb38f0_0, 4, 32;
    %load/vec4 v0xfb3a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb38f0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfb38f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb38f0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xfb37b0_0;
    %load/vec4 v0xfb37b0_0;
    %load/vec4 v0xfb3710_0;
    %xor;
    %load/vec4 v0xfb37b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb38f0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb38f0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xfb35d0_0;
    %load/vec4 v0xfb35d0_0;
    %load/vec4 v0xfb3480_0;
    %xor;
    %load/vec4 v0xfb35d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb38f0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xfb38f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb38f0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/gshare/iter0/response22/top_module.sv";
