Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Dec  7 18:19:21 2025
| Host         : Azmis_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file soc_design_wrapper_timing_summary_routed.rpt -pb soc_design_wrapper_timing_summary_routed.pb -rpx soc_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.369        0.000                      0                 1979        0.068        0.000                      0                 1979        4.020        0.000                       0                   967  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.369        0.000                      0                 1979        0.068        0.000                      0                 1979        4.020        0.000                       0                   967  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.659ns (35.542%)  route 4.822ns (64.457%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.540    10.351    <hidden>
    SLICE_X28Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.475 r  <hidden>
                         net (fo=1, routed)           0.000    10.475    <hidden>
    SLICE_X28Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.524    12.703    <hidden>
    SLICE_X28Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.031    12.844    <hidden>
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 2.659ns (35.426%)  route 4.847ns (64.574%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.565    10.376    <hidden>
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    10.500 r  <hidden>
                         net (fo=1, routed)           0.000    10.500    <hidden>
    SLICE_X30Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.523    12.702    <hidden>
    SLICE_X30Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.077    12.889    <hidden>
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 2.659ns (35.440%)  route 4.844ns (64.560%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.562    10.373    <hidden>
    SLICE_X30Y90         LUT5 (Prop_lut5_I1_O)        0.124    10.497 r  <hidden>
                         net (fo=1, routed)           0.000    10.497    <hidden>
    SLICE_X30Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.523    12.702    <hidden>
    SLICE_X30Y90         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.081    12.893    <hidden>
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.659ns (35.473%)  route 4.837ns (64.527%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.555    10.366    <hidden>
    SLICE_X30Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.490 r  <hidden>
                         net (fo=1, routed)           0.000    10.490    <hidden>
    SLICE_X30Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.524    12.703    <hidden>
    SLICE_X30Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y92         FDRE (Setup_fdre_C_D)        0.077    12.890    <hidden>
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.659ns (35.735%)  route 4.782ns (64.264%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.500    10.311    <hidden>
    SLICE_X28Y93         LUT4 (Prop_lut4_I0_O)        0.124    10.435 r  <hidden>
                         net (fo=1, routed)           0.000    10.435    <hidden>
    SLICE_X28Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.525    12.704    <hidden>
    SLICE_X28Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.031    12.845    <hidden>
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.659ns (35.736%)  route 4.782ns (64.264%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.499    10.311    <hidden>
    SLICE_X28Y93         LUT4 (Prop_lut4_I1_O)        0.124    10.435 r  <hidden>
                         net (fo=1, routed)           0.000    10.435    <hidden>
    SLICE_X28Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.525    12.704    <hidden>
    SLICE_X28Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y93         FDRE (Setup_fdre_C_D)        0.031    12.845    <hidden>
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 2.659ns (35.872%)  route 4.754ns (64.128%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.471    10.283    <hidden>
    SLICE_X28Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.407 r  <hidden>
                         net (fo=1, routed)           0.000    10.407    <hidden>
    SLICE_X28Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.524    12.703    <hidden>
    SLICE_X28Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.029    12.842    <hidden>
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 2.659ns (35.669%)  route 4.796ns (64.331%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.513    10.325    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.449 r  <hidden>
                         net (fo=1, routed)           0.000    10.449    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.525    12.704    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.077    12.891    <hidden>
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 2.659ns (35.689%)  route 4.792ns (64.311%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.509    10.321    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.445 r  <hidden>
                         net (fo=1, routed)           0.000    10.445    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.525    12.704    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.079    12.893    <hidden>
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 2.659ns (35.684%)  route 4.793ns (64.316%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.700     2.994    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.419     3.413 f  <hidden>
                         net (fo=21, routed)          0.894     4.307    <hidden>
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.321     4.628 f  <hidden>
                         net (fo=2, routed)           0.840     5.468    <hidden>
    SLICE_X28Y92         LUT4 (Prop_lut4_I1_O)        0.332     5.800 r  <hidden>
                         net (fo=3, routed)           0.672     6.472    <hidden>
    SLICE_X29Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  <hidden>
                         net (fo=1, routed)           0.000     6.596    <hidden>
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.146 r  <hidden>
                         net (fo=1, routed)           0.000     7.146    <hidden>
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.385 r  <hidden>
                         net (fo=1, routed)           0.576     7.961    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I0_O)        0.302     8.263 f  <hidden>
                         net (fo=1, routed)           0.799     9.062    <hidden>
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.124     9.186 f  <hidden>
                         net (fo=1, routed)           0.501     9.687    <hidden>
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.811 r  <hidden>
                         net (fo=12, routed)          0.510    10.322    <hidden>
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.446 r  <hidden>
                         net (fo=1, routed)           0.000    10.446    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.525    12.704    <hidden>
    SLICE_X30Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.081    12.895    <hidden>
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  2.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.826%)  route 0.159ns (49.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.641     0.977    <hidden>
    SLICE_X32Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  <hidden>
                         net (fo=2, routed)           0.159     1.300    soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X32Y99         FDRE                                         r  soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.826     1.192    soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.075     1.232    soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.479%)  route 0.183ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.656     0.992    <hidden>
    SLICE_X27Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  <hidden>
                         net (fo=2, routed)           0.183     1.316    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.844     1.210    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.052     1.227    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.497%)  route 0.281ns (52.503%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.559     0.895    soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=1, routed)           0.082     1.141    soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/slv_reg0[24]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.186 r  soc_design_i/Temperature_Control_0/U0/Temperature_Control_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[24]_INST_0/O
                         net (fo=1, routed)           0.199     1.384    <hidden>
    SLICE_X33Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.429 r  <hidden>
                         net (fo=1, routed)           0.000     1.429    <hidden>
    SLICE_X33Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.912     1.278    <hidden>
    SLICE_X33Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.091     1.334    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.227%)  route 0.183ns (52.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.656     0.992    <hidden>
    SLICE_X26Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  <hidden>
                         net (fo=2, routed)           0.183     1.339    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.844     1.210    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.063     1.238    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.551     0.887    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X37Y83         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.094    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/p_1_in
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.139 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.139    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.817     1.183    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aclk
    SLICE_X36Y83         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.283     0.900    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121     1.021    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.549     0.885    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y81         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.092    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/p_1_in4_in
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.137 r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.137    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_i_1_n_0
    SLICE_X36Y81         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.815     1.181    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y81         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.283     0.898    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.121     1.019    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.552     0.888    <hidden>
    SLICE_X43Y84         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  <hidden>
                         net (fo=1, routed)           0.056     1.084    <hidden>
    SLICE_X43Y84         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.818     1.184    <hidden>
    SLICE_X43Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.296     0.888    
    SLICE_X43Y84         FDCE (Hold_fdce_C_D)         0.075     0.963    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.552     0.888    <hidden>
    SLICE_X43Y85         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  <hidden>
                         net (fo=1, routed)           0.056     1.084    <hidden>
    SLICE_X43Y85         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.819     1.185    <hidden>
    SLICE_X43Y85         FDCE                                         r  <hidden>
                         clock pessimism             -0.297     0.888    
    SLICE_X43Y85         FDCE (Hold_fdce_C_D)         0.075     0.963    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.552     0.888    <hidden>
    SLICE_X45Y86         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  <hidden>
                         net (fo=1, routed)           0.056     1.084    <hidden>
    SLICE_X45Y86         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.819     1.185    <hidden>
    SLICE_X45Y86         FDCE                                         r  <hidden>
                         clock pessimism             -0.297     0.888    
    SLICE_X45Y86         FDCE (Hold_fdce_C_D)         0.075     0.963    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.552     0.888    <hidden>
    SLICE_X37Y86         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  <hidden>
                         net (fo=1, routed)           0.056     1.084    <hidden>
    SLICE_X37Y86         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.819     1.185    <hidden>
    SLICE_X37Y86         FDCE                                         r  <hidden>
                         clock pessimism             -0.297     0.888    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.075     0.963    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y88    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y88    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y88    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y88    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y88    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y82    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y90    soc_design_i/Instrument_Reader_0/U0/Instrument_Reader_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.766ns  (logic 0.124ns (7.023%)  route 1.642ns (92.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  soc_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.642     1.642    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     1.766 r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.766    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X36Y81         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.469     2.648    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X36Y81         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.350%)  route 0.664ns (93.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  soc_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.664     0.664    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.709 r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.709    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X36Y81         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.815     1.181    soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X36Y81         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 0.609ns (19.377%)  route 2.534ns (80.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.909     5.301    <hidden>
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.153     5.454 f  <hidden>
                         net (fo=3, routed)           0.625     6.079    <hidden>
    SLICE_X46Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478     2.657    <hidden>
    SLICE_X46Y95         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 0.609ns (19.377%)  route 2.534ns (80.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.909     5.301    <hidden>
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.153     5.454 f  <hidden>
                         net (fo=3, routed)           0.625     6.079    <hidden>
    SLICE_X46Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478     2.657    <hidden>
    SLICE_X46Y95         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 0.609ns (19.377%)  route 2.534ns (80.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.909     5.301    <hidden>
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.153     5.454 f  <hidden>
                         net (fo=3, routed)           0.625     6.079    <hidden>
    SLICE_X46Y95         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478     2.657    <hidden>
    SLICE_X46Y95         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.734%)  route 2.516ns (81.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.903     5.295    <hidden>
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.419 f  <hidden>
                         net (fo=3, routed)           0.613     6.032    <hidden>
    SLICE_X42Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.479     2.658    <hidden>
    SLICE_X42Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.734%)  route 2.516ns (81.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.903     5.295    <hidden>
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.419 f  <hidden>
                         net (fo=3, routed)           0.613     6.032    <hidden>
    SLICE_X42Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.479     2.658    <hidden>
    SLICE_X42Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.734%)  route 2.516ns (81.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.903     5.295    <hidden>
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.419 f  <hidden>
                         net (fo=3, routed)           0.613     6.032    <hidden>
    SLICE_X42Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.479     2.658    <hidden>
    SLICE_X42Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.066ns  (logic 0.580ns (18.920%)  route 2.486ns (81.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.909     5.301    <hidden>
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.425 f  <hidden>
                         net (fo=3, routed)           0.576     6.002    <hidden>
    SLICE_X46Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478     2.657    <hidden>
    SLICE_X46Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.066ns  (logic 0.580ns (18.920%)  route 2.486ns (81.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.909     5.301    <hidden>
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.425 f  <hidden>
                         net (fo=3, routed)           0.576     6.002    <hidden>
    SLICE_X46Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478     2.657    <hidden>
    SLICE_X46Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.066ns  (logic 0.580ns (18.920%)  route 2.486ns (81.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.909     5.301    <hidden>
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.425 f  <hidden>
                         net (fo=3, routed)           0.576     6.002    <hidden>
    SLICE_X46Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478     2.657    <hidden>
    SLICE_X46Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.035ns  (logic 0.580ns (19.113%)  route 2.455ns (80.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.642     2.936    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.926     5.318    <hidden>
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.442 f  <hidden>
                         net (fo=3, routed)           0.528     5.971    <hidden>
    SLICE_X46Y94         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         1.478     2.657    <hidden>
    SLICE_X46Y94         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.891%)  route 0.228ns (55.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X35Y80         FDRE                                         r  soc_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  soc_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.228     1.255    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.300 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000     1.300    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X35Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.817     1.183    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X35Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.185ns (27.881%)  route 0.479ns (72.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.302     1.328    <hidden>
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.044     1.372 f  <hidden>
                         net (fo=3, routed)           0.177     1.549    <hidden>
    SLICE_X41Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.817     1.183    <hidden>
    SLICE_X41Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.185ns (27.881%)  route 0.479ns (72.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.302     1.328    <hidden>
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.044     1.372 f  <hidden>
                         net (fo=3, routed)           0.177     1.549    <hidden>
    SLICE_X41Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.817     1.183    <hidden>
    SLICE_X41Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.185ns (27.881%)  route 0.479ns (72.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.302     1.328    <hidden>
    SLICE_X40Y83         LUT1 (Prop_lut1_I0_O)        0.044     1.372 f  <hidden>
                         net (fo=3, routed)           0.177     1.549    <hidden>
    SLICE_X41Y83         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.817     1.183    <hidden>
    SLICE_X41Y83         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.929%)  route 0.505ns (73.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.274     1.301    <hidden>
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.346 f  <hidden>
                         net (fo=3, routed)           0.231     1.576    <hidden>
    SLICE_X43Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.818     1.184    <hidden>
    SLICE_X43Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.929%)  route 0.505ns (73.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.274     1.301    <hidden>
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.346 f  <hidden>
                         net (fo=3, routed)           0.231     1.576    <hidden>
    SLICE_X43Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.818     1.184    <hidden>
    SLICE_X43Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.929%)  route 0.505ns (73.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.274     1.301    <hidden>
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.346 f  <hidden>
                         net (fo=3, routed)           0.231     1.576    <hidden>
    SLICE_X43Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.818     1.184    <hidden>
    SLICE_X43Y84         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.192ns (27.208%)  route 0.514ns (72.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.274     1.301    <hidden>
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.051     1.352 f  <hidden>
                         net (fo=3, routed)           0.240     1.591    <hidden>
    SLICE_X43Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.819     1.185    <hidden>
    SLICE_X43Y85         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.192ns (27.208%)  route 0.514ns (72.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.274     1.301    <hidden>
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.051     1.352 f  <hidden>
                         net (fo=3, routed)           0.240     1.591    <hidden>
    SLICE_X43Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.819     1.185    <hidden>
    SLICE_X43Y85         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.192ns (27.208%)  route 0.514ns (72.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.550     0.886    soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y82         FDRE                                         r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  soc_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.274     1.301    <hidden>
    SLICE_X43Y84         LUT1 (Prop_lut1_I0_O)        0.051     1.352 f  <hidden>
                         net (fo=3, routed)           0.240     1.591    <hidden>
    SLICE_X43Y85         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=967, routed)         0.819     1.185    <hidden>
    SLICE_X43Y85         FDCE                                         r  <hidden>





