// Seed: 3338775590
module module_0;
  supply0 id_2;
  assign id_1 = 1;
  always @(negedge !(id_1 || 1 >= 1 - 1 * 0 + 1'b0)) begin
    #1 id_2 = 1;
  end
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    input wire id_11,
    input tri1 id_12,
    output supply0 id_13,
    input tri id_14,
    input wand id_15,
    input wand id_16,
    output uwire id_17,
    input tri id_18,
    input tri0 id_19,
    input wire id_20,
    output tri1 id_21
);
  uwire id_23;
  assign #1 id_21 = 1;
  assign id_1 = id_11;
  assign id_23 = 1;
  module_0();
endmodule
