{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    output logic [2:0] ena,\n    output logic [15:0] q\n);\n\n    // Internal registers for BCD digits\n    logic [3:0] ones, tens, hundreds, thousands;\n\n    // Sequential logic for BCD counter\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            // Synchronous reset\n            ones <= 4'd0;\n            tens <= 4'd0;\n            hundreds <= 4'd0;\n            thousands <= 4'd0;\n        end else begin\n            // Increment ones digit\n            if (ones == 4'd9) begin\n                ones <= 4'd0;\n                // Enable tens digit increment\n                if (tens == 4'd9) begin\n                    tens <= 4'd0;\n                    // Enable hundreds digit increment\n                    if (hundreds == 4'd9) begin\n                        hundreds <= 4'd0;\n                        // Enable thousands digit increment\n                        if (thousands == 4'd9) begin\n                            thousands <= 4'd0;\n                        end else begin\n                            thousands <= thousands + 4'd1;\n                        end\n                    end else begin\n                        hundreds <= hundreds + 4'd1;\n                    end\n                end else begin\n                    tens <= tens + 4'd1;\n                end\n            end else begin\n                ones <= ones + 4'd1;\n            end\n        end\n    end\n\n    // Assign output q\n    assign q = {thousands, hundreds, tens, ones};\n\n    // Generate enable signals\n    assign ena[0] = (ones == 4'd9);\n    assign ena[1] = (ena[0] && tens == 4'd9);\n    assign ena[2] = (ena[1] && hundreds == 4'd9);\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}