

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Tue Oct 13 20:22:22 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATCbits	set	3979
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISCbits	set	3988
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FDA                     __pcinit:
    55                           	callstack 0
    56  007FDA                     start_initialization:
    57                           	callstack 0
    58  007FDA                     __initialization:
    59                           	callstack 0
    60  007FDA                     end_of_initialization:
    61                           	callstack 0
    62  007FDA                     __end_of__initialization:
    63                           	callstack 0
    64  007FDA  0100               	movlb	0
    65  007FDC  EFF0  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000000                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000000                     
    71                           ; 1 bytes @ 0x0
    72 ;;
    73 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    74 ;;
    75 ;; *************** function _main *****************
    76 ;; Defined at:
    77 ;;		line 16 in file "maincode2.c"
    78 ;; Parameters:    Size  Location     Type
    79 ;;		None
    80 ;; Auto vars:     Size  Location     Type
    81 ;;		None
    82 ;; Return value:  Size  Location     Type
    83 ;;                  1    wreg      void 
    84 ;; Registers used:
    85 ;;		None
    86 ;; Tracked objects:
    87 ;;		On entry : 0/0
    88 ;;		On exit  : 0/0
    89 ;;		Unchanged: 0/0
    90 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    91 ;;      Params:         0       0       0       0       0       0       0       0       0
    92 ;;      Locals:         0       0       0       0       0       0       0       0       0
    93 ;;      Temps:          0       0       0       0       0       0       0       0       0
    94 ;;      Totals:         0       0       0       0       0       0       0       0       0
    95 ;;Total ram usage:        0 bytes
    96 ;; This function calls:
    97 ;;		Nothing
    98 ;; This function is called by:
    99 ;;		Startup code after reset
   100 ;; This function uses a non-reentrant model
   101 ;;
   102                           
   103                           	psect	text0
   104  007FE0                     __ptext0:
   105                           	callstack 0
   106  007FE0                     _main:
   107                           	callstack 31
   108  007FE0                     
   109                           ;maincode2.c: 17:     TRISCbits.RC0 = 0;
   110  007FE0  9094               	bcf	148,0,c	;volatile
   111  007FE2                     l11:
   112                           
   113                           ;maincode2.c: 19:         if (PORTBbits.RB0 == 1){
   114  007FE2  A081               	btfss	129,0,c	;volatile
   115  007FE4  EFF6  F03F         	goto	u11
   116  007FE8  EFF8  F03F         	goto	u10
   117  007FEC                     u11:
   118  007FEC  EFFB  F03F         	goto	l12
   119  007FF0                     u10:
   120  007FF0                     
   121                           ;maincode2.c: 20:             LATCbits.LC0 = 0;
   122  007FF0  908B               	bcf	139,0,c	;volatile
   123                           
   124                           ;maincode2.c: 21:         }
   125  007FF2  EFF1  F03F         	goto	l11
   126  007FF6                     l12:
   127                           
   128                           ;maincode2.c: 23:             LATCbits.LC0 = 1;
   129  007FF6  808B               	bsf	139,0,c	;volatile
   130  007FF8  EFF1  F03F         	goto	l11
   131  007FFC  EF00  F000         	goto	start
   132  008000                     __end_of_main:
   133                           	callstack 0
   134  0000                     
   135                           	psect	rparam
   136  0000                     
   137                           	psect	idloc
   138                           
   139                           ;Config register IDLOC0 @ 0x200000
   140                           ;	unspecified, using default values
   141  200000                     	org	2097152
   142  200000  FF                 	db	255
   143                           
   144                           ;Config register IDLOC1 @ 0x200001
   145                           ;	unspecified, using default values
   146  200001                     	org	2097153
   147  200001  FF                 	db	255
   148                           
   149                           ;Config register IDLOC2 @ 0x200002
   150                           ;	unspecified, using default values
   151  200002                     	org	2097154
   152  200002  FF                 	db	255
   153                           
   154                           ;Config register IDLOC3 @ 0x200003
   155                           ;	unspecified, using default values
   156  200003                     	org	2097155
   157  200003  FF                 	db	255
   158                           
   159                           ;Config register IDLOC4 @ 0x200004
   160                           ;	unspecified, using default values
   161  200004                     	org	2097156
   162  200004  FF                 	db	255
   163                           
   164                           ;Config register IDLOC5 @ 0x200005
   165                           ;	unspecified, using default values
   166  200005                     	org	2097157
   167  200005  FF                 	db	255
   168                           
   169                           ;Config register IDLOC6 @ 0x200006
   170                           ;	unspecified, using default values
   171  200006                     	org	2097158
   172  200006  FF                 	db	255
   173                           
   174                           ;Config register IDLOC7 @ 0x200007
   175                           ;	unspecified, using default values
   176  200007                     	org	2097159
   177  200007  FF                 	db	255
   178                           
   179                           	psect	config
   180                           
   181                           ;Config register CONFIG1L @ 0x300000
   182                           ;	PLL Prescaler Selection bits
   183                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   184                           ;	System Clock Postscaler Selection bits
   185                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   186                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   187                           ;	USBDIV = 0x0, unprogrammed default
   188  300000                     	org	3145728
   189  300000  00                 	db	0
   190                           
   191                           ;Config register CONFIG1H @ 0x300001
   192                           ;	Oscillator Selection bits
   193                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   194                           ;	Fail-Safe Clock Monitor Enable bit
   195                           ;	FCMEN = 0x0, unprogrammed default
   196                           ;	Internal/External Oscillator Switchover bit
   197                           ;	IESO = 0x0, unprogrammed default
   198  300001                     	org	3145729
   199  300001  02                 	db	2
   200                           
   201                           ;Config register CONFIG2L @ 0x300002
   202                           ;	Power-up Timer Enable bit
   203                           ;	PWRT = ON, PWRT enabled
   204                           ;	Brown-out Reset Enable bits
   205                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   206                           ;	Brown-out Reset Voltage bits
   207                           ;	BORV = 0x3, unprogrammed default
   208                           ;	USB Voltage Regulator Enable bit
   209                           ;	VREGEN = 0x0, unprogrammed default
   210  300002                     	org	3145730
   211  300002  18                 	db	24
   212                           
   213                           ;Config register CONFIG2H @ 0x300003
   214                           ;	Watchdog Timer Enable bit
   215                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   216                           ;	Watchdog Timer Postscale Select bits
   217                           ;	WDTPS = 0xF, unprogrammed default
   218  300003                     	org	3145731
   219  300003  1E                 	db	30
   220                           
   221                           ; Padding undefined space
   222  300004                     	org	3145732
   223  300004  FF                 	db	255
   224                           
   225                           ;Config register CONFIG3H @ 0x300005
   226                           ;	CCP2 MUX bit
   227                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   228                           ;	PORTB A/D Enable bit
   229                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   230                           ;	Low-Power Timer 1 Oscillator Enable bit
   231                           ;	LPT1OSC = 0x0, unprogrammed default
   232                           ;	MCLR Pin Enable bit
   233                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   234  300005                     	org	3145733
   235  300005  81                 	db	129
   236                           
   237                           ;Config register CONFIG4L @ 0x300006
   238                           ;	Stack Full/Underflow Reset Enable bit
   239                           ;	STVREN = 0x1, unprogrammed default
   240                           ;	Single-Supply ICSP Enable bit
   241                           ;	LVP = OFF, Single-Supply ICSP disabled
   242                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   243                           ;	ICPRT = 0x0, unprogrammed default
   244                           ;	Extended Instruction Set Enable bit
   245                           ;	XINST = 0x0, unprogrammed default
   246                           ;	Background Debugger Enable bit
   247                           ;	DEBUG = 0x1, unprogrammed default
   248  300006                     	org	3145734
   249  300006  81                 	db	129
   250                           
   251                           ; Padding undefined space
   252  300007                     	org	3145735
   253  300007  FF                 	db	255
   254                           
   255                           ;Config register CONFIG5L @ 0x300008
   256                           ;	unspecified, using default values
   257                           ;	Code Protection bit
   258                           ;	CP0 = 0x1, unprogrammed default
   259                           ;	Code Protection bit
   260                           ;	CP1 = 0x1, unprogrammed default
   261                           ;	Code Protection bit
   262                           ;	CP2 = 0x1, unprogrammed default
   263                           ;	Code Protection bit
   264                           ;	CP3 = 0x1, unprogrammed default
   265  300008                     	org	3145736
   266  300008  0F                 	db	15
   267                           
   268                           ;Config register CONFIG5H @ 0x300009
   269                           ;	unspecified, using default values
   270                           ;	Boot Block Code Protection bit
   271                           ;	CPB = 0x1, unprogrammed default
   272                           ;	Data EEPROM Code Protection bit
   273                           ;	CPD = 0x1, unprogrammed default
   274  300009                     	org	3145737
   275  300009  C0                 	db	192
   276                           
   277                           ;Config register CONFIG6L @ 0x30000A
   278                           ;	unspecified, using default values
   279                           ;	Write Protection bit
   280                           ;	WRT0 = 0x1, unprogrammed default
   281                           ;	Write Protection bit
   282                           ;	WRT1 = 0x1, unprogrammed default
   283                           ;	Write Protection bit
   284                           ;	WRT2 = 0x1, unprogrammed default
   285                           ;	Write Protection bit
   286                           ;	WRT3 = 0x1, unprogrammed default
   287  30000A                     	org	3145738
   288  30000A  0F                 	db	15
   289                           
   290                           ;Config register CONFIG6H @ 0x30000B
   291                           ;	unspecified, using default values
   292                           ;	Configuration Register Write Protection bit
   293                           ;	WRTC = 0x1, unprogrammed default
   294                           ;	Boot Block Write Protection bit
   295                           ;	WRTB = 0x1, unprogrammed default
   296                           ;	Data EEPROM Write Protection bit
   297                           ;	WRTD = 0x1, unprogrammed default
   298  30000B                     	org	3145739
   299  30000B  E0                 	db	224
   300                           
   301                           ;Config register CONFIG7L @ 0x30000C
   302                           ;	unspecified, using default values
   303                           ;	Table Read Protection bit
   304                           ;	EBTR0 = 0x1, unprogrammed default
   305                           ;	Table Read Protection bit
   306                           ;	EBTR1 = 0x1, unprogrammed default
   307                           ;	Table Read Protection bit
   308                           ;	EBTR2 = 0x1, unprogrammed default
   309                           ;	Table Read Protection bit
   310                           ;	EBTR3 = 0x1, unprogrammed default
   311  30000C                     	org	3145740
   312  30000C  0F                 	db	15
   313                           
   314                           ;Config register CONFIG7H @ 0x30000D
   315                           ;	unspecified, using default values
   316                           ;	Boot Block Table Read Protection bit
   317                           ;	EBTRB = 0x1, unprogrammed default
   318  30000D                     	org	3145741
   319  30000D  40                 	db	64
   320                           tosu	equ	0xFFF
   321                           tosh	equ	0xFFE
   322                           tosl	equ	0xFFD
   323                           stkptr	equ	0xFFC
   324                           pclatu	equ	0xFFB
   325                           pclath	equ	0xFFA
   326                           pcl	equ	0xFF9
   327                           tblptru	equ	0xFF8
   328                           tblptrh	equ	0xFF7
   329                           tblptrl	equ	0xFF6
   330                           tablat	equ	0xFF5
   331                           prodh	equ	0xFF4
   332                           prodl	equ	0xFF3
   333                           indf0	equ	0xFEF
   334                           postinc0	equ	0xFEE
   335                           postdec0	equ	0xFED
   336                           preinc0	equ	0xFEC
   337                           plusw0	equ	0xFEB
   338                           fsr0h	equ	0xFEA
   339                           fsr0l	equ	0xFE9
   340                           wreg	equ	0xFE8
   341                           indf1	equ	0xFE7
   342                           postinc1	equ	0xFE6
   343                           postdec1	equ	0xFE5
   344                           preinc1	equ	0xFE4
   345                           plusw1	equ	0xFE3
   346                           fsr1h	equ	0xFE2
   347                           fsr1l	equ	0xFE1
   348                           bsr	equ	0xFE0
   349                           indf2	equ	0xFDF
   350                           postinc2	equ	0xFDE
   351                           postdec2	equ	0xFDD
   352                           preinc2	equ	0xFDC
   353                           plusw2	equ	0xFDB
   354                           fsr2h	equ	0xFDA
   355                           fsr2l	equ	0xFD9
   356                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Tue Oct 13 20:22:22 2020

                     l11 7FE2                       l12 7FF6                       u10 7FF0  
                     u11 7FEC                      l692 7FE0                      l694 7FF0  
                   _main 7FE0                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 7FDA             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000               __accesstop 0060  
__end_of__initialization 7FDA            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FDA  
                __ramtop 0800                  __ptext0 7FE0     end_of_initialization 7FDA  
              _PORTBbits 000F81                _TRISCbits 000F94      start_initialization 7FDA  
               _LATCbits 000F8B                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0020  
