library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Full_Adder is
Port(A: in STD_LOGIC;
	  B: in STD_LOGIC;
	  Cin: in STD_LOGIC;
	  S: out STD_LOGIC;
	  Cout: out STD_LOGIC);
end Full_Adder;
