{"vcs1":{"timestamp_begin":1707099258.087690017, "rt":0.83, "ut":0.20, "st":0.05}}
{"vcselab":{"timestamp_begin":1707099258.953299354, "rt":0.64, "ut":0.10, "st":0.01}}
{"link":{"timestamp_begin":1707099259.617766394, "rt":0.13, "ut":0.10, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1707099257.867573678}
{"VCS_COMP_START_TIME": 1707099257.867573678}
{"VCS_COMP_END_TIME": 1707099267.621492989}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv JAM_syn.v +define+USECOLOR+SDF+P3 +access+r +sdfverbose +vcs+fsdbon +fsdb+mda +fsdbfile+JAM.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays -l run_gate.log"}
{"vcs1": {"peak_mem": 284684}}
{"vcselab": {"peak_mem": 157036}}
