Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 15 16:27:25 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -pb uart_loopback_timing_summary_routed.pb -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.452        0.000                      0                   73        0.186        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.452        0.000                      0                   73        0.186        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.126ns (31.997%)  route 2.393ns (68.003%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=10, routed)          0.816     6.663    U_uart/U_transmitter/w_tick
    SLICE_X1Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.787 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           1.147     7.934    U_uart/U_transmitter/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y108         LUT4 (Prop_lut4_I0_O)        0.153     8.087 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=2, routed)           0.430     8.517    U_uart/U_transmitter/bit_count_next
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.331     8.848 r  U_uart/U_transmitter/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.848    U_uart/U_transmitter/bit_count_reg[0]_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_uart/U_transmitter/CLK
    SLICE_X0Y108         FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031    15.300    U_uart/U_transmitter/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.122ns (31.919%)  route 2.393ns (68.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=10, routed)          0.816     6.663    U_uart/U_transmitter/w_tick
    SLICE_X1Y108         LUT5 (Prop_lut5_I0_O)        0.124     6.787 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           1.147     7.934    U_uart/U_transmitter/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y108         LUT4 (Prop_lut4_I0_O)        0.153     8.087 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=2, routed)           0.430     8.517    U_uart/U_transmitter/bit_count_next
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.327     8.844 r  U_uart/U_transmitter/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.844    U_uart/U_transmitter/bit_count_reg[2]_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_uart/U_transmitter/CLK
    SLICE_X0Y108         FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[2]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.075    15.344    U_uart/U_transmitter/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.890ns (28.531%)  route 2.229ns (71.469%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.092     6.939    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.300     7.363    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     7.487 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.837     8.325    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y107         LUT4 (Prop_lut4_I0_O)        0.124     8.449 r  U_uart/U_baudrate_generator/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.449    U_uart/U_baudrate_generator/r_counter_0[2]
    SLICE_X3Y107         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y107         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.029    15.298    U_uart/U_baudrate_generator/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.918ns (29.167%)  route 2.229ns (70.833%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.092     6.939    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.300     7.363    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     7.487 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.837     8.325    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.152     8.477 r  U_uart/U_baudrate_generator/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.477    U_uart/U_baudrate_generator/r_counter_0[3]
    SLICE_X3Y107         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y107         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.075    15.344    U_uart/U_baudrate_generator/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.890ns (29.386%)  route 2.139ns (70.614%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.092     6.939    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.300     7.363    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     7.487 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.747     8.234    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y108         LUT3 (Prop_lut3_I0_O)        0.124     8.358 r  U_uart/U_baudrate_generator/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.358    U_uart/U_baudrate_generator/r_counter_0[5]
    SLICE_X3Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
                         clock pessimism              0.284    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.029    15.301    U_uart/U_baudrate_generator/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.916ns (29.987%)  route 2.139ns (70.013%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.092     6.939    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.300     7.363    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     7.487 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.747     8.234    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y108         LUT3 (Prop_lut3_I0_O)        0.150     8.384 r  U_uart/U_baudrate_generator/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.384    U_uart/U_baudrate_generator/r_counter_0[6]
    SLICE_X3Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/C
                         clock pessimism              0.284    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.075    15.347    U_uart/U_baudrate_generator/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.890ns (30.194%)  route 2.058ns (69.806%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.092     6.939    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.300     7.363    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     7.487 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.666     8.153    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.124     8.277 r  U_uart/U_baudrate_generator/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.277    U_uart/U_baudrate_generator/r_counter_0[7]
    SLICE_X3Y109         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.681    15.022    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y109         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[7]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.029    15.297    U_uart/U_baudrate_generator/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.916ns (30.804%)  route 2.058ns (69.196%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.092     6.939    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.300     7.363    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     7.487 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.666     8.153    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.150     8.303 r  U_uart/U_baudrate_generator/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.303    U_uart/U_baudrate_generator/r_counter_0[8]
    SLICE_X3Y109         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.681    15.022    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y109         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.075    15.343    U_uart/U_baudrate_generator/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.890ns (30.856%)  route 1.994ns (69.144%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.808     5.329    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y108         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.092     6.939    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.063 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.300     7.363    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     7.487 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.602     8.090    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I0_O)        0.124     8.214 r  U_uart/U_baudrate_generator/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.214    U_uart/U_baudrate_generator/r_counter_0[1]
    SLICE_X3Y107         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.682    15.023    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y107         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.031    15.300    U_uart/U_baudrate_generator/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 U_uart/U_reciever/bit_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 1.062ns (37.291%)  route 1.786ns (62.709%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.806     5.327    U_uart/U_reciever/CLK
    SLICE_X4Y109         FDCE                                         r  U_uart/U_reciever/bit_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_uart/U_reciever/bit_count_reg_reg[0]/Q
                         net (fo=4, routed)           1.027     6.811    U_uart/U_reciever/bit_count_reg[0]
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.150     6.961 r  U_uart/U_reciever/FSM_sequential_state[1]_i_3__0/O
                         net (fo=1, routed)           0.326     7.286    U_uart/U_reciever/FSM_sequential_state[1]_i_3__0_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.332     7.618 r  U_uart/U_reciever/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.433     8.051    U_uart/U_reciever/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.124     8.175 r  U_uart/U_reciever/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.175    U_uart/U_reciever/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X3Y110         FDCE                                         r  U_uart/U_reciever/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.681    15.022    U_uart/U_reciever/CLK
    SLICE_X3Y110         FDCE                                         r  U_uart/U_reciever/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.029    15.283    U_uart/U_reciever/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  7.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.390%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.673     1.557    U_uart/U_reciever/CLK
    SLICE_X3Y110         FDCE                                         r  U_uart/U_reciever/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_uart/U_reciever/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.133     1.830    U_uart/U_reciever/state_0[0]
    SLICE_X2Y110         LUT6 (Prop_lut6_I4_O)        0.045     1.875 r  U_uart/U_reciever/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.875    U_uart/U_reciever/rx_done_reg_i_1_n_0
    SLICE_X2Y110         FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.948     2.076    U_uart/U_reciever/CLK
    SLICE_X2Y110         FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/C
                         clock pessimism             -0.506     1.570    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.120     1.690    U_uart/U_reciever/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/br_tick_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/br_tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.673     1.557    U_uart/U_reciever/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.128     1.685 r  U_uart/U_reciever/br_tick_count_reg_reg[1]/Q
                         net (fo=3, routed)           0.082     1.767    U_uart/U_reciever/br_tick_count_reg[1]
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.099     1.866 r  U_uart/U_reciever/br_tick_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U_uart/U_reciever/br_tick_count_next[2]
    SLICE_X3Y111         FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.948     2.076    U_uart/U_reciever/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[2]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.092     1.649    U_uart/U_reciever/br_tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_uart/U_transmitter/CLK
    SLICE_X1Y108         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.128     1.686 r  U_uart/U_transmitter/tick_count_reg_reg[2]/Q
                         net (fo=3, routed)           0.084     1.769    U_uart/U_transmitter/tick_count_reg[2]
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.099     1.868 r  U_uart/U_transmitter/tick_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.868    U_uart/U_transmitter/tick_count_reg[3]_i_2_n_0
    SLICE_X1Y108         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_uart/U_transmitter/CLK
    SLICE_X1Y108         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.092     1.650    U_uart/U_transmitter/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/rx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/rx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_uart/U_reciever/CLK
    SLICE_X0Y109         FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.128     1.686 r  U_uart/U_reciever/rx_data_reg_reg[5]/Q
                         net (fo=2, routed)           0.126     1.812    U_uart/U_reciever/Q[5]
    SLICE_X0Y109         FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_uart/U_reciever/CLK
    SLICE_X0Y109         FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[4]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.022     1.580    U_uart/U_reciever/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y109         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.128     1.686 r  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.098     1.783    U_uart/U_baudrate_generator/r_counter[8]
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.099     1.882 r  U_uart/U_baudrate_generator/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.882    U_uart/U_baudrate_generator/r_counter_0[9]
    SLICE_X3Y109         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y109         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X3Y109         FDCE (Hold_fdce_C_D)         0.092     1.650    U_uart/U_baudrate_generator/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.038%)  route 0.167ns (46.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_uart/U_transmitter/CLK
    SLICE_X1Y107         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_uart/U_transmitter/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.167     1.866    U_uart/U_transmitter/tick_count_reg[0]
    SLICE_X1Y108         LUT5 (Prop_lut5_I0_O)        0.048     1.914 r  U_uart/U_transmitter/tick_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    U_uart/U_transmitter/tick_count_reg[2]_i_1_n_0
    SLICE_X1Y108         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_uart/U_transmitter/CLK
    SLICE_X1Y108         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.107     1.681    U_uart/U_transmitter/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tx_temp_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_uart/U_transmitter/CLK
    SLICE_X1Y109         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_uart/U_transmitter/tx_temp_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.159     1.858    U_uart/U_transmitter/tx_temp_data_reg_reg_n_0_[7]
    SLICE_X1Y109         LUT3 (Prop_lut3_I0_O)        0.042     1.900 r  U_uart/U_transmitter/tx_temp_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.900    U_uart/U_transmitter/tx_temp_data_next[6]
    SLICE_X1Y109         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_uart/U_transmitter/CLK
    SLICE_X1Y109         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[6]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.107     1.665    U_uart/U_transmitter/tx_temp_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_uart/U_reciever/CLK
    SLICE_X0Y109         FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_uart/U_reciever/rx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.190     1.888    U_uart/U_transmitter/Q[0]
    SLICE_X2Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.933 r  U_uart/U_transmitter/tx_temp_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.933    U_uart/U_transmitter/tx_temp_data_next[0]
    SLICE_X2Y109         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_uart/U_transmitter/CLK
    SLICE_X2Y109         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[0]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.120     1.694    U_uart/U_transmitter/tx_temp_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.639%)  route 0.167ns (47.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_uart/U_transmitter/CLK
    SLICE_X1Y107         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_uart/U_transmitter/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.167     1.866    U_uart/U_transmitter/tick_count_reg[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I2_O)        0.045     1.911 r  U_uart/U_transmitter/tick_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    U_uart/U_transmitter/tick_count_reg[1]_i_1_n_0
    SLICE_X1Y108         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_uart/U_transmitter/CLK
    SLICE_X1Y108         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[1]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.091     1.665    U_uart/U_transmitter/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.982%)  route 0.172ns (48.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.674     1.558    U_uart/U_transmitter/CLK
    SLICE_X0Y108         FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.172     1.870    U_uart/U_transmitter/state[0]
    SLICE_X1Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.915 r  U_uart/U_transmitter/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    U_uart/U_transmitter/tick_count_reg[0]_i_1_n_0
    SLICE_X1Y107         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.949     2.077    U_uart/U_transmitter/CLK
    SLICE_X1Y107         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091     1.665    U_uart/U_transmitter/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y108   U_uart/U_baudrate_generator/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108   U_uart/U_baudrate_generator/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108   U_uart/U_baudrate_generator/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y109   U_uart/U_baudrate_generator/r_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y109   U_uart/U_baudrate_generator/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_uart/U_reciever/bit_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_uart/U_reciever/bit_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_uart/U_reciever/bit_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_uart/U_baudrate_generator/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_uart/U_baudrate_generator/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_uart/U_baudrate_generator/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_uart/U_baudrate_generator/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_uart/U_baudrate_generator/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_uart/U_baudrate_generator/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   U_uart/U_baudrate_generator/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_uart/U_baudrate_generator/r_tick_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110   U_uart/U_reciever/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110   U_uart/U_reciever/FSM_sequential_state_reg[1]/C



