{"top":"global.matmul",
"namespaces":{
  "global":{
    "modules":{
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U27":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_2_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U24":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U20.out","add_all__U26.in0"],
          ["mul_d1__U22.out","add_all__U26.in1"],
          ["add_all__U27.in0","add_all__U26.out"],
          ["mul_d2__U24.out","add_all__U27.in1"],
          ["add_all__U28.in0","add_all__U27.out"],
          ["const_term_U25.out","add_all__U28.in1"],
          ["self.out","add_all__U28.out"],
          ["mul_d0__U20.in0","coeff_0_U19.out"],
          ["mul_d1__U22.in0","coeff_1_U21.out"],
          ["mul_d2__U24.in0","coeff_2_U23.out"],
          ["self.d.0","mul_d0__U20.in1"],
          ["self.d.1","mul_d1__U22.in1"],
          ["self.d.2","mul_d2__U24.in1"]
        ]
      },
      "aff__U250":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_2_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U252.out","add_all__U258.in0"],
          ["mul_d1__U254.out","add_all__U258.in1"],
          ["add_all__U259.in0","add_all__U258.out"],
          ["mul_d2__U256.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["const_term_U257.out","add_all__U260.in1"],
          ["self.out","add_all__U260.out"],
          ["mul_d0__U252.in0","coeff_0_U251.out"],
          ["mul_d1__U254.in0","coeff_1_U253.out"],
          ["mul_d2__U256.in0","coeff_2_U255.out"],
          ["self.d.0","mul_d0__U252.in1"],
          ["self.d.1","mul_d1__U254.in1"],
          ["self.d.2","mul_d2__U256.in1"]
        ]
      },
      "aff__U267":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "const_term_U274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U269.out","add_all__U275.in0"],
          ["mul_d1__U271.out","add_all__U275.in1"],
          ["add_all__U276.in0","add_all__U275.out"],
          ["mul_d2__U273.out","add_all__U276.in1"],
          ["add_all__U277.in0","add_all__U276.out"],
          ["const_term_U274.out","add_all__U277.in1"],
          ["self.out","add_all__U277.out"],
          ["mul_d0__U269.in0","coeff_0_U268.out"],
          ["mul_d1__U271.in0","coeff_1_U270.out"],
          ["mul_d2__U273.in0","coeff_2_U272.out"],
          ["self.d.0","mul_d0__U269.in1"],
          ["self.d.1","mul_d1__U271.in1"],
          ["self.d.2","mul_d2__U273.in1"]
        ]
      },
      "aff__U280":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",8,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "coeff_2_U285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "coeff_4_U289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "coeff_5_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_6_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_7_U295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003fff"]}
          },
          "mul_d0__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U282.out","add_all__U298.in0"],
          ["mul_d1__U284.out","add_all__U298.in1"],
          ["add_all__U299.in0","add_all__U298.out"],
          ["mul_d2__U286.out","add_all__U299.in1"],
          ["add_all__U300.in0","add_all__U299.out"],
          ["mul_d3__U288.out","add_all__U300.in1"],
          ["add_all__U301.in0","add_all__U300.out"],
          ["mul_d4__U290.out","add_all__U301.in1"],
          ["add_all__U302.in0","add_all__U301.out"],
          ["mul_d5__U292.out","add_all__U302.in1"],
          ["add_all__U303.in0","add_all__U302.out"],
          ["mul_d6__U294.out","add_all__U303.in1"],
          ["add_all__U304.in0","add_all__U303.out"],
          ["mul_d7__U296.out","add_all__U304.in1"],
          ["add_all__U305.in0","add_all__U304.out"],
          ["const_term_U297.out","add_all__U305.in1"],
          ["self.out","add_all__U305.out"],
          ["mul_d0__U282.in0","coeff_0_U281.out"],
          ["mul_d1__U284.in0","coeff_1_U283.out"],
          ["mul_d2__U286.in0","coeff_2_U285.out"],
          ["mul_d3__U288.in0","coeff_3_U287.out"],
          ["mul_d4__U290.in0","coeff_4_U289.out"],
          ["mul_d5__U292.in0","coeff_5_U291.out"],
          ["mul_d6__U294.in0","coeff_6_U293.out"],
          ["mul_d7__U296.in0","coeff_7_U295.out"],
          ["self.d.0","mul_d0__U282.in1"],
          ["self.d.1","mul_d1__U284.in1"],
          ["self.d.2","mul_d2__U286.in1"],
          ["self.d.3","mul_d3__U288.in1"],
          ["self.d.4","mul_d4__U290.in1"],
          ["self.d.5","mul_d5__U292.in1"],
          ["self.d.6","mul_d6__U294.in1"],
          ["self.d.7","mul_d7__U296.in1"]
        ]
      },
      "aff__U337":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",8,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U357":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U340":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_2_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_4_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_5_U348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_6_U350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "coeff_7_U352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "const_term_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U341":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U339.out","add_all__U355.in0"],
          ["mul_d1__U341.out","add_all__U355.in1"],
          ["add_all__U356.in0","add_all__U355.out"],
          ["mul_d2__U343.out","add_all__U356.in1"],
          ["add_all__U357.in0","add_all__U356.out"],
          ["mul_d3__U345.out","add_all__U357.in1"],
          ["add_all__U358.in0","add_all__U357.out"],
          ["mul_d4__U347.out","add_all__U358.in1"],
          ["add_all__U359.in0","add_all__U358.out"],
          ["mul_d5__U349.out","add_all__U359.in1"],
          ["add_all__U360.in0","add_all__U359.out"],
          ["mul_d6__U351.out","add_all__U360.in1"],
          ["add_all__U361.in0","add_all__U360.out"],
          ["mul_d7__U353.out","add_all__U361.in1"],
          ["add_all__U362.in0","add_all__U361.out"],
          ["const_term_U354.out","add_all__U362.in1"],
          ["self.out","add_all__U362.out"],
          ["mul_d0__U339.in0","coeff_0_U338.out"],
          ["mul_d1__U341.in0","coeff_1_U340.out"],
          ["mul_d2__U343.in0","coeff_2_U342.out"],
          ["mul_d3__U345.in0","coeff_3_U344.out"],
          ["mul_d4__U347.in0","coeff_4_U346.out"],
          ["mul_d5__U349.in0","coeff_5_U348.out"],
          ["mul_d6__U351.in0","coeff_6_U350.out"],
          ["mul_d7__U353.in0","coeff_7_U352.out"],
          ["self.d.0","mul_d0__U339.in1"],
          ["self.d.1","mul_d1__U341.in1"],
          ["self.d.2","mul_d2__U343.in1"],
          ["self.d.3","mul_d3__U345.in1"],
          ["self.d.4","mul_d4__U347.in1"],
          ["self.d.5","mul_d5__U349.in1"],
          ["self.d.6","mul_d6__U351.in1"],
          ["self.d.7","mul_d7__U353.in1"]
        ]
      },
      "aff__U35":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U44":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U45":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U40":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "const_term_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U39":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U41":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U37.out","add_all__U43.in0"],
          ["mul_d1__U39.out","add_all__U43.in1"],
          ["add_all__U44.in0","add_all__U43.out"],
          ["mul_d2__U41.out","add_all__U44.in1"],
          ["add_all__U45.in0","add_all__U44.out"],
          ["const_term_U42.out","add_all__U45.in1"],
          ["self.out","add_all__U45.out"],
          ["mul_d0__U37.in0","coeff_0_U36.out"],
          ["mul_d1__U39.in0","coeff_1_U38.out"],
          ["mul_d2__U41.in0","coeff_2_U40.out"],
          ["self.d.0","mul_d0__U37.in1"],
          ["self.d.1","mul_d1__U39.in1"],
          ["self.d.2","mul_d2__U41.in1"]
        ]
      },
      "aff__U383":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "coeff_2_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_4_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_5_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007000"]}
          },
          "mul_d0__U385":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U385.out","add_all__U397.in0"],
          ["mul_d1__U387.out","add_all__U397.in1"],
          ["add_all__U398.in0","add_all__U397.out"],
          ["mul_d2__U389.out","add_all__U398.in1"],
          ["add_all__U399.in0","add_all__U398.out"],
          ["mul_d3__U391.out","add_all__U399.in1"],
          ["add_all__U400.in0","add_all__U399.out"],
          ["mul_d4__U393.out","add_all__U400.in1"],
          ["add_all__U401.in0","add_all__U400.out"],
          ["mul_d5__U395.out","add_all__U401.in1"],
          ["add_all__U402.in0","add_all__U401.out"],
          ["const_term_U396.out","add_all__U402.in1"],
          ["self.out","add_all__U402.out"],
          ["mul_d0__U385.in0","coeff_0_U384.out"],
          ["mul_d1__U387.in0","coeff_1_U386.out"],
          ["mul_d2__U389.in0","coeff_2_U388.out"],
          ["mul_d3__U391.in0","coeff_3_U390.out"],
          ["mul_d4__U393.in0","coeff_4_U392.out"],
          ["mul_d5__U395.in0","coeff_5_U394.out"],
          ["self.d.0","mul_d0__U385.in1"],
          ["self.d.1","mul_d1__U387.in1"],
          ["self.d.2","mul_d2__U389.in1"],
          ["self.d.3","mul_d3__U391.in1"],
          ["self.d.4","mul_d4__U393.in1"],
          ["self.d.5","mul_d5__U395.in1"]
        ]
      },
      "aff__U421":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U439":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U440":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_2_U426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_4_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "coeff_5_U432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "const_term_U434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U433":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U423.out","add_all__U435.in0"],
          ["mul_d1__U425.out","add_all__U435.in1"],
          ["add_all__U436.in0","add_all__U435.out"],
          ["mul_d2__U427.out","add_all__U436.in1"],
          ["add_all__U437.in0","add_all__U436.out"],
          ["mul_d3__U429.out","add_all__U437.in1"],
          ["add_all__U438.in0","add_all__U437.out"],
          ["mul_d4__U431.out","add_all__U438.in1"],
          ["add_all__U439.in0","add_all__U438.out"],
          ["mul_d5__U433.out","add_all__U439.in1"],
          ["add_all__U440.in0","add_all__U439.out"],
          ["const_term_U434.out","add_all__U440.in1"],
          ["self.out","add_all__U440.out"],
          ["mul_d0__U423.in0","coeff_0_U422.out"],
          ["mul_d1__U425.in0","coeff_1_U424.out"],
          ["mul_d2__U427.in0","coeff_2_U426.out"],
          ["mul_d3__U429.in0","coeff_3_U428.out"],
          ["mul_d4__U431.in0","coeff_4_U430.out"],
          ["mul_d5__U433.in0","coeff_5_U432.out"],
          ["self.d.0","mul_d0__U423.in1"],
          ["self.d.1","mul_d1__U425.in1"],
          ["self.d.2","mul_d2__U427.in1"],
          ["self.d.3","mul_d3__U429.in1"],
          ["self.d.4","mul_d4__U431.in1"],
          ["self.d.5","mul_d5__U433.in1"]
        ]
      },
      "aff__U443":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_2_U448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000dfff"]}
          },
          "mul_d0__U445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U445.out","add_all__U451.in0"],
          ["mul_d1__U447.out","add_all__U451.in1"],
          ["add_all__U452.in0","add_all__U451.out"],
          ["mul_d2__U449.out","add_all__U452.in1"],
          ["add_all__U453.in0","add_all__U452.out"],
          ["const_term_U450.out","add_all__U453.in1"],
          ["self.out","add_all__U453.out"],
          ["mul_d0__U445.in0","coeff_0_U444.out"],
          ["mul_d1__U447.in0","coeff_1_U446.out"],
          ["mul_d2__U449.in0","coeff_2_U448.out"],
          ["self.d.0","mul_d0__U445.in1"],
          ["self.d.1","mul_d1__U447.in1"],
          ["self.d.2","mul_d2__U449.in1"]
        ]
      },
      "aff__U460":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",3,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U468":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "const_term_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U462.out","add_all__U468.in0"],
          ["mul_d1__U464.out","add_all__U468.in1"],
          ["add_all__U469.in0","add_all__U468.out"],
          ["mul_d2__U466.out","add_all__U469.in1"],
          ["add_all__U470.in0","add_all__U469.out"],
          ["const_term_U467.out","add_all__U470.in1"],
          ["self.out","add_all__U470.out"],
          ["mul_d0__U462.in0","coeff_0_U461.out"],
          ["mul_d1__U464.in0","coeff_1_U463.out"],
          ["mul_d2__U466.in0","coeff_2_U465.out"],
          ["self.d.0","mul_d0__U462.in1"],
          ["self.d.1","mul_d1__U464.in1"],
          ["self.d.2","mul_d2__U466.in1"]
        ]
      },
      "aff__U48":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U64":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U65":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U66":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U67":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U70":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "coeff_2_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "coeff_4_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_5_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_6_U61":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003fff"]}
          },
          "mul_d0__U50":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U52":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U56":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U58":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U62":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U50.out","add_all__U64.in0"],
          ["mul_d1__U52.out","add_all__U64.in1"],
          ["add_all__U65.in0","add_all__U64.out"],
          ["mul_d2__U54.out","add_all__U65.in1"],
          ["add_all__U66.in0","add_all__U65.out"],
          ["mul_d3__U56.out","add_all__U66.in1"],
          ["add_all__U67.in0","add_all__U66.out"],
          ["mul_d4__U58.out","add_all__U67.in1"],
          ["add_all__U68.in0","add_all__U67.out"],
          ["mul_d5__U60.out","add_all__U68.in1"],
          ["add_all__U69.in0","add_all__U68.out"],
          ["mul_d6__U62.out","add_all__U69.in1"],
          ["add_all__U70.in0","add_all__U69.out"],
          ["const_term_U63.out","add_all__U70.in1"],
          ["self.out","add_all__U70.out"],
          ["mul_d0__U50.in0","coeff_0_U49.out"],
          ["mul_d1__U52.in0","coeff_1_U51.out"],
          ["mul_d2__U54.in0","coeff_2_U53.out"],
          ["mul_d3__U56.in0","coeff_3_U55.out"],
          ["mul_d4__U58.in0","coeff_4_U57.out"],
          ["mul_d5__U60.in0","coeff_5_U59.out"],
          ["mul_d6__U62.in0","coeff_6_U61.out"],
          ["self.d.0","mul_d0__U50.in1"],
          ["self.d.1","mul_d1__U52.in1"],
          ["self.d.2","mul_d2__U54.in1"],
          ["self.d.3","mul_d3__U56.in1"],
          ["self.d.4","mul_d4__U58.in1"],
          ["self.d.5","mul_d5__U60.in1"],
          ["self.d.6","mul_d6__U62.in1"]
        ]
      },
      "aff__U95":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U96":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U98":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_2_U100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_3_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_4_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_5_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "coeff_6_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "const_term_U110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U97":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U99":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U97.out","add_all__U111.in0"],
          ["mul_d1__U99.out","add_all__U111.in1"],
          ["add_all__U112.in0","add_all__U111.out"],
          ["mul_d2__U101.out","add_all__U112.in1"],
          ["add_all__U113.in0","add_all__U112.out"],
          ["mul_d3__U103.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["mul_d4__U105.out","add_all__U114.in1"],
          ["add_all__U115.in0","add_all__U114.out"],
          ["mul_d5__U107.out","add_all__U115.in1"],
          ["add_all__U116.in0","add_all__U115.out"],
          ["mul_d6__U109.out","add_all__U116.in1"],
          ["add_all__U117.in0","add_all__U116.out"],
          ["const_term_U110.out","add_all__U117.in1"],
          ["self.out","add_all__U117.out"],
          ["mul_d0__U97.in0","coeff_0_U96.out"],
          ["mul_d1__U99.in0","coeff_1_U98.out"],
          ["mul_d2__U101.in0","coeff_2_U100.out"],
          ["mul_d3__U103.in0","coeff_3_U102.out"],
          ["mul_d4__U105.in0","coeff_4_U104.out"],
          ["mul_d5__U107.in0","coeff_5_U106.out"],
          ["mul_d6__U109.in0","coeff_6_U108.out"],
          ["self.d.0","mul_d0__U97.in1"],
          ["self.d.1","mul_d1__U99.in1"],
          ["self.d.2","mul_d2__U101.in1"],
          ["self.d.3","mul_d3__U103.in1"],
          ["self.d.4","mul_d4__U105.in1"],
          ["self.d.5","mul_d5__U107.in1"],
          ["self.d.6","mul_d6__U109.in1"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U18"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U31":{
            "modref":"corebit.and"
          },
          "d_0_am__U32":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U33":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U29.out"],
          ["d_1_inc.in1","_U29.out"],
          ["d_2_inc.in1","_U29.out"],
          ["cmp_time.in1","_U30.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U31.in0"],
          ["d_1_at_max.out","d_0_am__U31.in1"],
          ["d_0_am__U32.in0","d_0_am__U31.out"],
          ["d_2_at_max.out","d_0_am__U32.in1"],
          ["d_0_next_value.sel","d_0_am__U32.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U33.in0"],
          ["d_2_at_max.out","d_1_am__U33.in1"],
          ["d_1_next_value.sel","d_1_am__U33.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U249":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U250"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U263":{
            "modref":"corebit.and"
          },
          "d_0_am__U264":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U265":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U261.out"],
          ["d_1_inc.in1","_U261.out"],
          ["d_2_inc.in1","_U261.out"],
          ["cmp_time.in1","_U262.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U263.in0"],
          ["d_1_at_max.out","d_0_am__U263.in1"],
          ["d_0_am__U264.in0","d_0_am__U263.out"],
          ["d_2_at_max.out","d_0_am__U264.in1"],
          ["d_0_next_value.sel","d_0_am__U264.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U265.in0"],
          ["d_2_at_max.out","d_1_am__U265.in1"],
          ["d_1_next_value.sel","d_1_am__U265.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U279":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U280"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U308":{
            "modref":"corebit.and"
          },
          "d_0_am__U309":{
            "modref":"corebit.and"
          },
          "d_0_am__U310":{
            "modref":"corebit.and"
          },
          "d_0_am__U311":{
            "modref":"corebit.and"
          },
          "d_0_am__U312":{
            "modref":"corebit.and"
          },
          "d_0_am__U313":{
            "modref":"corebit.and"
          },
          "d_0_am__U314":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U315":{
            "modref":"corebit.and"
          },
          "d_1_am__U316":{
            "modref":"corebit.and"
          },
          "d_1_am__U317":{
            "modref":"corebit.and"
          },
          "d_1_am__U318":{
            "modref":"corebit.and"
          },
          "d_1_am__U319":{
            "modref":"corebit.and"
          },
          "d_1_am__U320":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U321":{
            "modref":"corebit.and"
          },
          "d_2_am__U322":{
            "modref":"corebit.and"
          },
          "d_2_am__U323":{
            "modref":"corebit.and"
          },
          "d_2_am__U324":{
            "modref":"corebit.and"
          },
          "d_2_am__U325":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U326":{
            "modref":"corebit.and"
          },
          "d_3_am__U327":{
            "modref":"corebit.and"
          },
          "d_3_am__U328":{
            "modref":"corebit.and"
          },
          "d_3_am__U329":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U330":{
            "modref":"corebit.and"
          },
          "d_4_am__U331":{
            "modref":"corebit.and"
          },
          "d_4_am__U332":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U333":{
            "modref":"corebit.and"
          },
          "d_5_am__U334":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U335":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U306.out"],
          ["d_1_inc.in1","_U306.out"],
          ["d_2_inc.in1","_U306.out"],
          ["d_3_inc.in1","_U306.out"],
          ["d_4_inc.in1","_U306.out"],
          ["d_5_inc.in1","_U306.out"],
          ["d_6_inc.in1","_U306.out"],
          ["d_7_inc.in1","_U306.out"],
          ["cmp_time.in1","_U307.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U308.in0"],
          ["d_1_at_max.out","d_0_am__U308.in1"],
          ["d_0_am__U309.in0","d_0_am__U308.out"],
          ["d_2_at_max.out","d_0_am__U309.in1"],
          ["d_0_am__U310.in0","d_0_am__U309.out"],
          ["d_3_at_max.out","d_0_am__U310.in1"],
          ["d_0_am__U311.in0","d_0_am__U310.out"],
          ["d_4_at_max.out","d_0_am__U311.in1"],
          ["d_0_am__U312.in0","d_0_am__U311.out"],
          ["d_5_at_max.out","d_0_am__U312.in1"],
          ["d_0_am__U313.in0","d_0_am__U312.out"],
          ["d_6_at_max.out","d_0_am__U313.in1"],
          ["d_0_am__U314.in0","d_0_am__U313.out"],
          ["d_7_at_max.out","d_0_am__U314.in1"],
          ["d_0_next_value.sel","d_0_am__U314.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U315.in0"],
          ["d_2_at_max.out","d_1_am__U315.in1"],
          ["d_1_am__U316.in0","d_1_am__U315.out"],
          ["d_3_at_max.out","d_1_am__U316.in1"],
          ["d_1_am__U317.in0","d_1_am__U316.out"],
          ["d_4_at_max.out","d_1_am__U317.in1"],
          ["d_1_am__U318.in0","d_1_am__U317.out"],
          ["d_5_at_max.out","d_1_am__U318.in1"],
          ["d_1_am__U319.in0","d_1_am__U318.out"],
          ["d_6_at_max.out","d_1_am__U319.in1"],
          ["d_1_am__U320.in0","d_1_am__U319.out"],
          ["d_7_at_max.out","d_1_am__U320.in1"],
          ["d_1_next_value.sel","d_1_am__U320.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U321.in0"],
          ["d_3_at_max.out","d_2_am__U321.in1"],
          ["d_2_am__U322.in0","d_2_am__U321.out"],
          ["d_4_at_max.out","d_2_am__U322.in1"],
          ["d_2_am__U323.in0","d_2_am__U322.out"],
          ["d_5_at_max.out","d_2_am__U323.in1"],
          ["d_2_am__U324.in0","d_2_am__U323.out"],
          ["d_6_at_max.out","d_2_am__U324.in1"],
          ["d_2_am__U325.in0","d_2_am__U324.out"],
          ["d_7_at_max.out","d_2_am__U325.in1"],
          ["d_2_next_value.sel","d_2_am__U325.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U326.in0"],
          ["d_4_at_max.out","d_3_am__U326.in1"],
          ["d_3_am__U327.in0","d_3_am__U326.out"],
          ["d_5_at_max.out","d_3_am__U327.in1"],
          ["d_3_am__U328.in0","d_3_am__U327.out"],
          ["d_6_at_max.out","d_3_am__U328.in1"],
          ["d_3_am__U329.in0","d_3_am__U328.out"],
          ["d_7_at_max.out","d_3_am__U329.in1"],
          ["d_3_next_value.sel","d_3_am__U329.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U330.in0"],
          ["d_5_at_max.out","d_4_am__U330.in1"],
          ["d_4_am__U331.in0","d_4_am__U330.out"],
          ["d_6_at_max.out","d_4_am__U331.in1"],
          ["d_4_am__U332.in0","d_4_am__U331.out"],
          ["d_7_at_max.out","d_4_am__U332.in1"],
          ["d_4_next_value.sel","d_4_am__U332.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U333.in0"],
          ["d_6_at_max.out","d_5_am__U333.in1"],
          ["d_5_am__U334.in0","d_5_am__U333.out"],
          ["d_7_at_max.out","d_5_am__U334.in1"],
          ["d_5_next_value.sel","d_5_am__U334.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U335.in0"],
          ["d_7_at_max.out","d_6_am__U335.in1"],
          ["d_6_next_value.sel","d_6_am__U335.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U382":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U383"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U405":{
            "modref":"corebit.and"
          },
          "d_0_am__U406":{
            "modref":"corebit.and"
          },
          "d_0_am__U407":{
            "modref":"corebit.and"
          },
          "d_0_am__U408":{
            "modref":"corebit.and"
          },
          "d_0_am__U409":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U410":{
            "modref":"corebit.and"
          },
          "d_1_am__U411":{
            "modref":"corebit.and"
          },
          "d_1_am__U412":{
            "modref":"corebit.and"
          },
          "d_1_am__U413":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U414":{
            "modref":"corebit.and"
          },
          "d_2_am__U415":{
            "modref":"corebit.and"
          },
          "d_2_am__U416":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U417":{
            "modref":"corebit.and"
          },
          "d_3_am__U418":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U419":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U403.out"],
          ["d_1_inc.in1","_U403.out"],
          ["d_2_inc.in1","_U403.out"],
          ["d_3_inc.in1","_U403.out"],
          ["d_4_inc.in1","_U403.out"],
          ["d_5_inc.in1","_U403.out"],
          ["cmp_time.in1","_U404.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U405.in0"],
          ["d_1_at_max.out","d_0_am__U405.in1"],
          ["d_0_am__U406.in0","d_0_am__U405.out"],
          ["d_2_at_max.out","d_0_am__U406.in1"],
          ["d_0_am__U407.in0","d_0_am__U406.out"],
          ["d_3_at_max.out","d_0_am__U407.in1"],
          ["d_0_am__U408.in0","d_0_am__U407.out"],
          ["d_4_at_max.out","d_0_am__U408.in1"],
          ["d_0_am__U409.in0","d_0_am__U408.out"],
          ["d_5_at_max.out","d_0_am__U409.in1"],
          ["d_0_next_value.sel","d_0_am__U409.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U410.in0"],
          ["d_2_at_max.out","d_1_am__U410.in1"],
          ["d_1_am__U411.in0","d_1_am__U410.out"],
          ["d_3_at_max.out","d_1_am__U411.in1"],
          ["d_1_am__U412.in0","d_1_am__U411.out"],
          ["d_4_at_max.out","d_1_am__U412.in1"],
          ["d_1_am__U413.in0","d_1_am__U412.out"],
          ["d_5_at_max.out","d_1_am__U413.in1"],
          ["d_1_next_value.sel","d_1_am__U413.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U414.in0"],
          ["d_3_at_max.out","d_2_am__U414.in1"],
          ["d_2_am__U415.in0","d_2_am__U414.out"],
          ["d_4_at_max.out","d_2_am__U415.in1"],
          ["d_2_am__U416.in0","d_2_am__U415.out"],
          ["d_5_at_max.out","d_2_am__U416.in1"],
          ["d_2_next_value.sel","d_2_am__U416.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U417.in0"],
          ["d_4_at_max.out","d_3_am__U417.in1"],
          ["d_3_am__U418.in0","d_3_am__U417.out"],
          ["d_5_at_max.out","d_3_am__U418.in1"],
          ["d_3_next_value.sel","d_3_am__U418.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U419.in0"],
          ["d_5_at_max.out","d_4_am__U419.in1"],
          ["d_4_next_value.sel","d_4_am__U419.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U442":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U443"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U456":{
            "modref":"corebit.and"
          },
          "d_0_am__U457":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U458":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U454.out"],
          ["d_1_inc.in1","_U454.out"],
          ["d_2_inc.in1","_U454.out"],
          ["cmp_time.in1","_U455.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U456.in0"],
          ["d_1_at_max.out","d_0_am__U456.in1"],
          ["d_0_am__U457.in0","d_0_am__U456.out"],
          ["d_2_at_max.out","d_0_am__U457.in1"],
          ["d_0_next_value.sel","d_0_am__U457.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U458.in0"],
          ["d_2_at_max.out","d_1_am__U458.in1"],
          ["d_1_next_value.sel","d_1_am__U458.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U47":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U48"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U73":{
            "modref":"corebit.and"
          },
          "d_0_am__U74":{
            "modref":"corebit.and"
          },
          "d_0_am__U75":{
            "modref":"corebit.and"
          },
          "d_0_am__U76":{
            "modref":"corebit.and"
          },
          "d_0_am__U77":{
            "modref":"corebit.and"
          },
          "d_0_am__U78":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U79":{
            "modref":"corebit.and"
          },
          "d_1_am__U80":{
            "modref":"corebit.and"
          },
          "d_1_am__U81":{
            "modref":"corebit.and"
          },
          "d_1_am__U82":{
            "modref":"corebit.and"
          },
          "d_1_am__U83":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U84":{
            "modref":"corebit.and"
          },
          "d_2_am__U85":{
            "modref":"corebit.and"
          },
          "d_2_am__U86":{
            "modref":"corebit.and"
          },
          "d_2_am__U87":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U88":{
            "modref":"corebit.and"
          },
          "d_3_am__U89":{
            "modref":"corebit.and"
          },
          "d_3_am__U90":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U91":{
            "modref":"corebit.and"
          },
          "d_4_am__U92":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U93":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U71.out"],
          ["d_1_inc.in1","_U71.out"],
          ["d_2_inc.in1","_U71.out"],
          ["d_3_inc.in1","_U71.out"],
          ["d_4_inc.in1","_U71.out"],
          ["d_5_inc.in1","_U71.out"],
          ["d_6_inc.in1","_U71.out"],
          ["cmp_time.in1","_U72.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U73.in0"],
          ["d_1_at_max.out","d_0_am__U73.in1"],
          ["d_0_am__U74.in0","d_0_am__U73.out"],
          ["d_2_at_max.out","d_0_am__U74.in1"],
          ["d_0_am__U75.in0","d_0_am__U74.out"],
          ["d_3_at_max.out","d_0_am__U75.in1"],
          ["d_0_am__U76.in0","d_0_am__U75.out"],
          ["d_4_at_max.out","d_0_am__U76.in1"],
          ["d_0_am__U77.in0","d_0_am__U76.out"],
          ["d_5_at_max.out","d_0_am__U77.in1"],
          ["d_0_am__U78.in0","d_0_am__U77.out"],
          ["d_6_at_max.out","d_0_am__U78.in1"],
          ["d_0_next_value.sel","d_0_am__U78.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U79.in0"],
          ["d_2_at_max.out","d_1_am__U79.in1"],
          ["d_1_am__U80.in0","d_1_am__U79.out"],
          ["d_3_at_max.out","d_1_am__U80.in1"],
          ["d_1_am__U81.in0","d_1_am__U80.out"],
          ["d_4_at_max.out","d_1_am__U81.in1"],
          ["d_1_am__U82.in0","d_1_am__U81.out"],
          ["d_5_at_max.out","d_1_am__U82.in1"],
          ["d_1_am__U83.in0","d_1_am__U82.out"],
          ["d_6_at_max.out","d_1_am__U83.in1"],
          ["d_1_next_value.sel","d_1_am__U83.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U84.in0"],
          ["d_3_at_max.out","d_2_am__U84.in1"],
          ["d_2_am__U85.in0","d_2_am__U84.out"],
          ["d_4_at_max.out","d_2_am__U85.in1"],
          ["d_2_am__U86.in0","d_2_am__U85.out"],
          ["d_5_at_max.out","d_2_am__U86.in1"],
          ["d_2_am__U87.in0","d_2_am__U86.out"],
          ["d_6_at_max.out","d_2_am__U87.in1"],
          ["d_2_next_value.sel","d_2_am__U87.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U88.in0"],
          ["d_4_at_max.out","d_3_am__U88.in1"],
          ["d_3_am__U89.in0","d_3_am__U88.out"],
          ["d_5_at_max.out","d_3_am__U89.in1"],
          ["d_3_am__U90.in0","d_3_am__U89.out"],
          ["d_6_at_max.out","d_3_am__U90.in1"],
          ["d_3_next_value.sel","d_3_am__U90.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U91.in0"],
          ["d_5_at_max.out","d_4_am__U91.in1"],
          ["d_4_am__U92.in0","d_4_am__U91.out"],
          ["d_6_at_max.out","d_4_am__U92.in1"],
          ["d_4_next_value.sel","d_4_am__U92.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U93.in0"],
          ["d_6_at_max.out","d_5_am__U93.in1"],
          ["d_5_next_value.sel","d_5_am__U93.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_output_glb_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_cgra_stencil"
          }
        },
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","inner_compute.in0_input_glb_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0","inner_compute.out_input_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_glb_stencil"
          }
        },
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","inner_compute.in0_input_host_stencil.0"],
          ["self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0","inner_compute.out_input_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_cgra_stencil"
          }
        },
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","inner_compute.in0_kernel_glb_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0","inner_compute.out_kernel_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_glb_stencil"
          }
        },
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","inner_compute.in0_kernel_host_stencil.0"],
          ["self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0","inner_compute.out_kernel_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_1"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_10"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_11"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_12"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_13"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_14"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_15"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_2"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_3"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_4"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_5"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_6"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_7"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_8"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_9"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_glb_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0","inner_compute.in0_output_cgra_stencil.0"],
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","inner_compute.out_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__701.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__710.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_957_971_972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_958_969_970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_959_968_969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_960_967_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_961_966_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_962_965_966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_963_964_965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_970_971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.out","add_957_971_972.in0"],
          ["add_output_cgra_stencil_3_970_971.out","add_957_971_972.in1"],
          ["self.out_output_cgra_stencil","add_957_971_972.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.out","add_958_969_970.in0"],
          ["add_959_968_969.out","add_958_969_970.in1"],
          ["add_output_cgra_stencil_3_970_971.in1","add_958_969_970.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.out","add_959_968_969.in0"],
          ["add_960_967_968.out","add_959_968_969.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.out","add_960_967_968.in0"],
          ["add_961_966_967.out","add_960_967_968.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.out","add_961_966_967.in0"],
          ["add_962_965_966.out","add_961_966_967.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.out","add_962_965_966.in0"],
          ["add_963_964_965.out","add_962_965_966.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.out","add_963_964_965.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.out","add_963_964_965.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_970_971.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1032_1046_1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1033_1044_1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1034_1043_1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1035_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1036_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1037_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1038_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1045_1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.out","add_1032_1046_1047.in0"],
          ["add_output_cgra_stencil_4_1045_1046.out","add_1032_1046_1047.in1"],
          ["self.out_output_cgra_stencil","add_1032_1046_1047.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.out","add_1033_1044_1045.in0"],
          ["add_1034_1043_1044.out","add_1033_1044_1045.in1"],
          ["add_output_cgra_stencil_4_1045_1046.in1","add_1033_1044_1045.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.out","add_1034_1043_1044.in0"],
          ["add_1035_1042_1043.out","add_1034_1043_1044.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.out","add_1035_1042_1043.in0"],
          ["add_1036_1041_1042.out","add_1035_1042_1043.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.out","add_1036_1041_1042.in0"],
          ["add_1037_1040_1041.out","add_1036_1041_1042.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.out","add_1037_1040_1041.in0"],
          ["add_1038_1039_1040.out","add_1037_1040_1041.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.out","add_1038_1039_1040.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.out","add_1038_1039_1040.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1045_1046.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1107_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1108_1119_1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1109_1118_1119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1110_1117_1118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1111_1116_1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1112_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1113_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.out","add_1107_1121_1122.in0"],
          ["add_output_cgra_stencil_5_1120_1121.out","add_1107_1121_1122.in1"],
          ["self.out_output_cgra_stencil","add_1107_1121_1122.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.out","add_1108_1119_1120.in0"],
          ["add_1109_1118_1119.out","add_1108_1119_1120.in1"],
          ["add_output_cgra_stencil_5_1120_1121.in1","add_1108_1119_1120.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.out","add_1109_1118_1119.in0"],
          ["add_1110_1117_1118.out","add_1109_1118_1119.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.out","add_1110_1117_1118.in0"],
          ["add_1111_1116_1117.out","add_1110_1117_1118.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.out","add_1111_1116_1117.in0"],
          ["add_1112_1115_1116.out","add_1111_1116_1117.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.out","add_1112_1115_1116.in0"],
          ["add_1113_1114_1115.out","add_1112_1115_1116.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.out","add_1113_1114_1115.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.out","add_1113_1114_1115.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1120_1121.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1182_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1183_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1184_1193_1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1185_1192_1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1186_1191_1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1187_1190_1191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1189_1190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.out","add_1182_1196_1197.in0"],
          ["add_output_cgra_stencil_6_1195_1196.out","add_1182_1196_1197.in1"],
          ["self.out_output_cgra_stencil","add_1182_1196_1197.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.out","add_1183_1194_1195.in0"],
          ["add_1184_1193_1194.out","add_1183_1194_1195.in1"],
          ["add_output_cgra_stencil_6_1195_1196.in1","add_1183_1194_1195.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.out","add_1184_1193_1194.in0"],
          ["add_1185_1192_1193.out","add_1184_1193_1194.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.out","add_1185_1192_1193.in0"],
          ["add_1186_1191_1192.out","add_1185_1192_1193.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.out","add_1186_1191_1192.in0"],
          ["add_1187_1190_1191.out","add_1186_1191_1192.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.out","add_1187_1190_1191.in0"],
          ["add_1188_1189_1190.out","add_1187_1190_1191.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.out","add_1188_1189_1190.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.out","add_1188_1189_1190.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1195_1196.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1257_1271_1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1258_1269_1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1259_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1260_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1261_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1262_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1263_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1270_1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.out","add_1257_1271_1272.in0"],
          ["add_output_cgra_stencil_7_1270_1271.out","add_1257_1271_1272.in1"],
          ["self.out_output_cgra_stencil","add_1257_1271_1272.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.out","add_1258_1269_1270.in0"],
          ["add_1259_1268_1269.out","add_1258_1269_1270.in1"],
          ["add_output_cgra_stencil_7_1270_1271.in1","add_1258_1269_1270.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.out","add_1259_1268_1269.in0"],
          ["add_1260_1267_1268.out","add_1259_1268_1269.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.out","add_1260_1267_1268.in0"],
          ["add_1261_1266_1267.out","add_1260_1267_1268.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.out","add_1261_1266_1267.in0"],
          ["add_1262_1265_1266.out","add_1261_1266_1267.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.out","add_1262_1265_1266.in0"],
          ["add_1263_1264_1265.out","add_1262_1265_1266.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.out","add_1263_1264_1265.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.out","add_1263_1264_1265.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1270_1271.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1332_1346_1347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1333_1344_1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1334_1343_1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1335_1342_1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1336_1341_1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1337_1340_1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1338_1339_1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1345_1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.out","add_1332_1346_1347.in0"],
          ["add_output_cgra_stencil_8_1345_1346.out","add_1332_1346_1347.in1"],
          ["self.out_output_cgra_stencil","add_1332_1346_1347.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.out","add_1333_1344_1345.in0"],
          ["add_1334_1343_1344.out","add_1333_1344_1345.in1"],
          ["add_output_cgra_stencil_8_1345_1346.in1","add_1333_1344_1345.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.out","add_1334_1343_1344.in0"],
          ["add_1335_1342_1343.out","add_1334_1343_1344.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.out","add_1335_1342_1343.in0"],
          ["add_1336_1341_1342.out","add_1335_1342_1343.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.out","add_1336_1341_1342.in0"],
          ["add_1337_1340_1341.out","add_1336_1341_1342.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.out","add_1337_1340_1341.in0"],
          ["add_1338_1339_1340.out","add_1337_1340_1341.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.out","add_1338_1339_1340.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.out","add_1338_1339_1340.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1345_1346.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__719.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__728.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__737.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__746.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__755.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__764.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_807_821_822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_808_819_820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_809_818_819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_810_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_811_816_817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_812_815_816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_813_814_815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_820_821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.out","add_807_821_822.in0"],
          ["add_output_cgra_stencil_1_820_821.out","add_807_821_822.in1"],
          ["self.out_output_cgra_stencil","add_807_821_822.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.out","add_808_819_820.in0"],
          ["add_809_818_819.out","add_808_819_820.in1"],
          ["add_output_cgra_stencil_1_820_821.in1","add_808_819_820.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.out","add_809_818_819.in0"],
          ["add_810_817_818.out","add_809_818_819.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.out","add_810_817_818.in0"],
          ["add_811_816_817.out","add_810_817_818.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.out","add_811_816_817.in0"],
          ["add_812_815_816.out","add_811_816_817.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.out","add_812_815_816.in0"],
          ["add_813_814_815.out","add_812_815_816.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.out","add_813_814_815.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.out","add_813_814_815.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_820_821.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_882_896_897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_883_894_895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_884_893_894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_885_892_893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_886_891_892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_887_890_891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_888_889_890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_895_896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.out","add_882_896_897.in0"],
          ["add_output_cgra_stencil_2_895_896.out","add_882_896_897.in1"],
          ["self.out_output_cgra_stencil","add_882_896_897.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.out","add_883_894_895.in0"],
          ["add_884_893_894.out","add_883_894_895.in1"],
          ["add_output_cgra_stencil_2_895_896.in1","add_883_894_895.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.out","add_884_893_894.in0"],
          ["add_885_892_893.out","add_884_893_894.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.out","add_885_892_893.in0"],
          ["add_886_891_892.out","add_885_892_893.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.out","add_886_891_892.in0"],
          ["add_887_890_891.out","add_886_891_892.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.out","add_887_890_891.in0"],
          ["add_888_889_890.out","add_887_890_891.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.out","add_888_889_890.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.out","add_888_889_890.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_895_896.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16409],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[8,64,4096],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"lake","verilog_name":"lake__U0"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16410],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16385],"cycle_stride":[8,64,4096],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"lake","verilog_name":"lake__U2"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16411],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16386],"cycle_stride":[8,64,4096],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"lake","verilog_name":"lake__U4"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16412],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16387],"cycle_stride":[8,64,4096],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"lake","verilog_name":"lake__U6"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16413],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16388],"cycle_stride":[8,64,4096],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"lake","verilog_name":"lake__U8"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16414],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16389],"cycle_stride":[8,64,4096],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"lake","verilog_name":"lake__U10"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16415],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16390],"cycle_stride":[8,64,4096],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"lake","verilog_name":"lake__U12"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16416],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"in2agg_0":{"cycle_starting_addr":[16391],"cycle_stride":[8,64,4096],"dimensionality":3,"extent":[8,64,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[32,64,4096],"dimensionality":3,"extent":[2,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"lake","verilog_name":"lake__U14"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U1.out"],
          ["ub_input_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U11.out"],
          ["ub_input_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U13.out"],
          ["ub_input_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U15.out"],
          ["ub_input_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U3.out"],
          ["ub_input_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U5.out"],
          ["ub_input_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U7.out"],
          ["ub_input_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U9.out"],
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U118":{
            "modref":"global.aff__U95"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U46":{
            "modref":"global.aff__U35"
          },
          "chain_en_const_U119":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U34":{
            "modref":"global.affine_controller__U17",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U94":{
            "modref":"global.affine_controller__U47",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,64,4096,8192,16384],"dimensionality":5,"extent":[64,64,2,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,128,64,0,8192]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[16384],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb","verilog_name":"glb__U16"}
          }
        },
        "connections":[
          ["ctrl__U94.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U118.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U118.out"],
          ["ctrl__U34.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U46.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U46.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U119.out"],
          ["self.clk","ctrl__U34.clk"],
          ["self.reset","ctrl__U34.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U34.valid"],
          ["self.clk","ctrl__U94.clk"],
          ["self.reset","ctrl__U94.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U94.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U121":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U123":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U125":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U127":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U129":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U131":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U133":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U135":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U137":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U139":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U141":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U143":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U145":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U147":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U149":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U151":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U153":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U155":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U157":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U159":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U161":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U163":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U165":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U167":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U169":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U171":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U173":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U175":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U177":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U179":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U181":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U183":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U185":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U187":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U189":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U191":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U193":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U195":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U197":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U199":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U201":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U203":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U205":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U207":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U209":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U211":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U213":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U215":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U217":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U219":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U221":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U223":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U225":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U227":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U229":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U231":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U233":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U235":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U237":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U239":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U241":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U243":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U245":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U247":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U120"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16409],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U120"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U122"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16473],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16448],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U122"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16538],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16513],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U140"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U142"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16602],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16577],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U142"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U144"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16666],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16641],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U144"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U146"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16730],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16705],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U146"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16794],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16769],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U148"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U150"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16858],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16833],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U150"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U152"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16411],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16386],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U152"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U154"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16475],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16450],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U154"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U156"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16539],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16514],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U156"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16603],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16578],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U158"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U124"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16537],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16512],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U124"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16667],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16642],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U160"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16731],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16706],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U162"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16795],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16770],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U164"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16859],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16834],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U166"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16412],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16387],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U168"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16476],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16451],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U170"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16540],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16515],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U172"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16604],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16579],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U174"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16668],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16643],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U176"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16732],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16707],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U178"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U126"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16601],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16576],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U126"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16796],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16771],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U180"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16860],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16835],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U182"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16413],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16388],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U184"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16477],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16452],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U186"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16541],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16516],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U188"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16605],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16580],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U190"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U192"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16669],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16644],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U192"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U194"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16733],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16708],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U194"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U196"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16797],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16772],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U196"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U198"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16861],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16836],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U198"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U128"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16665],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16640],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U128"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U200"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16414],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16389],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U200"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U202"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16478],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16453],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U202"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U204"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16542],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16517],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U204"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U206"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16606],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16581],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U206"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U208"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16670],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16645],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U208"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U210"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16734],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16709],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U210"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U212"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16798],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16773],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U212"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U214"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16862],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16837],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U214"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U216"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16415],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16390],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U216"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U218"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16479],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16454],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U218"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U130"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16729],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16704],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U130"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U220"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16543],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16518],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U220"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U222"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16607],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16582],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U222"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U224"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16671],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16646],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U224"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U226"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16735],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16710],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U226"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U228"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16799],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16774],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U228"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U230"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16863],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16838],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U230"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U232"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16416],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16391],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U232"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U234"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16480],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16455],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U234"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U236"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16544],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16519],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U236"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U238"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16608],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16583],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U238"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U132"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16793],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16768],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U132"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U240"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16672],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16647],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U240"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U242"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16736],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16711],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U242"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U244"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16800],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16775],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U244"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U246"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16864],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16839],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U246"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U134"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16857],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16832],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U134"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U136"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16410],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16385],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U136"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U138"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16474],"cycle_stride":[32,512,4096],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[16449],"cycle_stride":[8,512,4096],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20477],"cycle_stride":[4,8,64,4096],"dimensionality":4,"extent":[2,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,16],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096],"dimensionality":4,"extent":[8,8,64,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0]}},"mode":"lake","verilog_name":"lake__U138"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U121.out"],
          ["ub_kernel_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U123.out"],
          ["ub_kernel_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U125.out"],
          ["ub_kernel_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U127.out"],
          ["ub_kernel_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U129.out"],
          ["ub_kernel_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U131.out"],
          ["ub_kernel_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U133.out"],
          ["ub_kernel_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U135.out"],
          ["ub_kernel_cgra_stencil_BANK_8.chain_chain_en","chain_en_const_U137.out"],
          ["ub_kernel_cgra_stencil_BANK_9.chain_chain_en","chain_en_const_U139.out"],
          ["ub_kernel_cgra_stencil_BANK_10.chain_chain_en","chain_en_const_U141.out"],
          ["ub_kernel_cgra_stencil_BANK_11.chain_chain_en","chain_en_const_U143.out"],
          ["ub_kernel_cgra_stencil_BANK_12.chain_chain_en","chain_en_const_U145.out"],
          ["ub_kernel_cgra_stencil_BANK_13.chain_chain_en","chain_en_const_U147.out"],
          ["ub_kernel_cgra_stencil_BANK_14.chain_chain_en","chain_en_const_U149.out"],
          ["ub_kernel_cgra_stencil_BANK_15.chain_chain_en","chain_en_const_U151.out"],
          ["ub_kernel_cgra_stencil_BANK_16.chain_chain_en","chain_en_const_U153.out"],
          ["ub_kernel_cgra_stencil_BANK_17.chain_chain_en","chain_en_const_U155.out"],
          ["ub_kernel_cgra_stencil_BANK_18.chain_chain_en","chain_en_const_U157.out"],
          ["ub_kernel_cgra_stencil_BANK_19.chain_chain_en","chain_en_const_U159.out"],
          ["ub_kernel_cgra_stencil_BANK_20.chain_chain_en","chain_en_const_U161.out"],
          ["ub_kernel_cgra_stencil_BANK_21.chain_chain_en","chain_en_const_U163.out"],
          ["ub_kernel_cgra_stencil_BANK_22.chain_chain_en","chain_en_const_U165.out"],
          ["ub_kernel_cgra_stencil_BANK_23.chain_chain_en","chain_en_const_U167.out"],
          ["ub_kernel_cgra_stencil_BANK_24.chain_chain_en","chain_en_const_U169.out"],
          ["ub_kernel_cgra_stencil_BANK_25.chain_chain_en","chain_en_const_U171.out"],
          ["ub_kernel_cgra_stencil_BANK_26.chain_chain_en","chain_en_const_U173.out"],
          ["ub_kernel_cgra_stencil_BANK_27.chain_chain_en","chain_en_const_U175.out"],
          ["ub_kernel_cgra_stencil_BANK_28.chain_chain_en","chain_en_const_U177.out"],
          ["ub_kernel_cgra_stencil_BANK_29.chain_chain_en","chain_en_const_U179.out"],
          ["ub_kernel_cgra_stencil_BANK_30.chain_chain_en","chain_en_const_U181.out"],
          ["ub_kernel_cgra_stencil_BANK_31.chain_chain_en","chain_en_const_U183.out"],
          ["ub_kernel_cgra_stencil_BANK_32.chain_chain_en","chain_en_const_U185.out"],
          ["ub_kernel_cgra_stencil_BANK_33.chain_chain_en","chain_en_const_U187.out"],
          ["ub_kernel_cgra_stencil_BANK_34.chain_chain_en","chain_en_const_U189.out"],
          ["ub_kernel_cgra_stencil_BANK_35.chain_chain_en","chain_en_const_U191.out"],
          ["ub_kernel_cgra_stencil_BANK_36.chain_chain_en","chain_en_const_U193.out"],
          ["ub_kernel_cgra_stencil_BANK_37.chain_chain_en","chain_en_const_U195.out"],
          ["ub_kernel_cgra_stencil_BANK_38.chain_chain_en","chain_en_const_U197.out"],
          ["ub_kernel_cgra_stencil_BANK_39.chain_chain_en","chain_en_const_U199.out"],
          ["ub_kernel_cgra_stencil_BANK_40.chain_chain_en","chain_en_const_U201.out"],
          ["ub_kernel_cgra_stencil_BANK_41.chain_chain_en","chain_en_const_U203.out"],
          ["ub_kernel_cgra_stencil_BANK_42.chain_chain_en","chain_en_const_U205.out"],
          ["ub_kernel_cgra_stencil_BANK_43.chain_chain_en","chain_en_const_U207.out"],
          ["ub_kernel_cgra_stencil_BANK_44.chain_chain_en","chain_en_const_U209.out"],
          ["ub_kernel_cgra_stencil_BANK_45.chain_chain_en","chain_en_const_U211.out"],
          ["ub_kernel_cgra_stencil_BANK_46.chain_chain_en","chain_en_const_U213.out"],
          ["ub_kernel_cgra_stencil_BANK_47.chain_chain_en","chain_en_const_U215.out"],
          ["ub_kernel_cgra_stencil_BANK_48.chain_chain_en","chain_en_const_U217.out"],
          ["ub_kernel_cgra_stencil_BANK_49.chain_chain_en","chain_en_const_U219.out"],
          ["ub_kernel_cgra_stencil_BANK_50.chain_chain_en","chain_en_const_U221.out"],
          ["ub_kernel_cgra_stencil_BANK_51.chain_chain_en","chain_en_const_U223.out"],
          ["ub_kernel_cgra_stencil_BANK_52.chain_chain_en","chain_en_const_U225.out"],
          ["ub_kernel_cgra_stencil_BANK_53.chain_chain_en","chain_en_const_U227.out"],
          ["ub_kernel_cgra_stencil_BANK_54.chain_chain_en","chain_en_const_U229.out"],
          ["ub_kernel_cgra_stencil_BANK_55.chain_chain_en","chain_en_const_U231.out"],
          ["ub_kernel_cgra_stencil_BANK_56.chain_chain_en","chain_en_const_U233.out"],
          ["ub_kernel_cgra_stencil_BANK_57.chain_chain_en","chain_en_const_U235.out"],
          ["ub_kernel_cgra_stencil_BANK_58.chain_chain_en","chain_en_const_U237.out"],
          ["ub_kernel_cgra_stencil_BANK_59.chain_chain_en","chain_en_const_U239.out"],
          ["ub_kernel_cgra_stencil_BANK_60.chain_chain_en","chain_en_const_U241.out"],
          ["ub_kernel_cgra_stencil_BANK_61.chain_chain_en","chain_en_const_U243.out"],
          ["ub_kernel_cgra_stencil_BANK_62.chain_chain_en","chain_en_const_U245.out"],
          ["ub_kernel_cgra_stencil_BANK_63.chain_chain_en","chain_en_const_U247.out"],
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U363":{
            "modref":"global.aff__U337"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U278":{
            "modref":"global.aff__U267"
          },
          "chain_en_const_U364":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U266":{
            "modref":"global.affine_controller__U249",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U336":{
            "modref":"global.affine_controller__U279",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,64,8192,16384],"dimensionality":4,"extent":[64,128,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,128,64,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[16384],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb","verilog_name":"glb__U248"}
          }
        },
        "connections":[
          ["ctrl__U336.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U363.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U363.out"],
          ["ctrl__U266.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U278.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U278.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U364.out"],
          ["self.clk","ctrl__U266.clk"],
          ["self.reset","ctrl__U266.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U266.valid"],
          ["self.clk","ctrl__U336.clk"],
          ["self.reset","ctrl__U336.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U336.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "matmul":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U481":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U475"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U473"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[57344],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U473"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U474"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U476"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U484"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U482"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U482"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U483"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U485"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U479"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U477"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U477"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U478"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U480"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U481.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","_U481.in"],
          ["self.clk","_U486.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","_U486.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_op_hcompute_input_glb_stencil_read"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_read","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_read","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_read","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_read","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_read","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_read","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_read","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_read","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U475":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U474":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U476":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U484":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U483":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U485":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U479":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U478":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U480":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U366":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U368":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U370":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U372":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U374":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U376":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U378":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U380":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U365"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[20484],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"agg2sram_1":{"cycle_starting_addr":[16389],"cycle_stride":[4,8,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"in2agg_1":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8192],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28669],"cycle_stride":[32,64,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0]},"tb2out_1":{"cycle_starting_addr":[28672],"cycle_stride":[8,64,8192],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake","verilog_name":"lake__U365"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U367"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[16388],"cycle_stride":[4,8,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"agg2sram_1":{"cycle_starting_addr":[20485],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8192],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"in2agg_1":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28671],"cycle_stride":[32,64,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0]},"tb2out_1":{"cycle_starting_addr":[28673],"cycle_stride":[8,64,8192],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake","verilog_name":"lake__U367"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U369"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[20484],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"agg2sram_1":{"cycle_starting_addr":[16389],"cycle_stride":[4,8,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"in2agg_1":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8192],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28671],"cycle_stride":[32,64,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0]},"tb2out_1":{"cycle_starting_addr":[28674],"cycle_stride":[8,64,8192],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake","verilog_name":"lake__U369"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U371"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[20484],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"agg2sram_1":{"cycle_starting_addr":[16389],"cycle_stride":[4,8,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"in2agg_1":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8192],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28673],"cycle_stride":[32,64,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0]},"tb2out_1":{"cycle_starting_addr":[28675],"cycle_stride":[8,64,8192],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake","verilog_name":"lake__U371"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U373"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[20484],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"agg2sram_1":{"cycle_starting_addr":[16389],"cycle_stride":[4,8,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"in2agg_1":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8192],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28673],"cycle_stride":[32,64,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0]},"tb2out_1":{"cycle_starting_addr":[28676],"cycle_stride":[8,64,8192],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake","verilog_name":"lake__U373"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U375"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[20484],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"agg2sram_1":{"cycle_starting_addr":[16389],"cycle_stride":[4,8,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"in2agg_1":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8192],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28675],"cycle_stride":[32,64,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0]},"tb2out_1":{"cycle_starting_addr":[28677],"cycle_stride":[8,64,8192],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake","verilog_name":"lake__U375"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U377"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[20484],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"agg2sram_1":{"cycle_starting_addr":[16389],"cycle_stride":[4,8,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"in2agg_1":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8192],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28675],"cycle_stride":[32,64,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0]},"tb2out_1":{"cycle_starting_addr":[28678],"cycle_stride":[8,64,8192],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake","verilog_name":"lake__U377"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U379"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[20484],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,128]},"agg2sram_1":{"cycle_starting_addr":[16389],"cycle_stride":[4,8,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,128]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0]},"in2agg_1":{"cycle_starting_addr":[16384],"cycle_stride":[1,8,8192],"dimensionality":3,"extent":[8,64,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[20478],"cycle_stride":[4,8,64,4096,8192],"dimensionality":5,"extent":[2,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,128],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0]},"sram2tb_1":{"cycle_starting_addr":[28677],"cycle_stride":[32,64,8192],"dimensionality":3,"extent":[2,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,128],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[20480],"cycle_stride":[1,8,64,4096,8192],"dimensionality":5,"extent":[8,8,64,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0]},"tb2out_1":{"cycle_starting_addr":[28679],"cycle_stride":[8,64,8192],"dimensionality":3,"extent":[8,64,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,0]}},"mode":"lake","verilog_name":"lake__U379"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U366.out"],
          ["ub_output_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U368.out"],
          ["ub_output_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U370.out"],
          ["ub_output_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U372.out"],
          ["ub_output_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U374.out"],
          ["ub_output_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U376.out"],
          ["ub_output_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U378.out"],
          ["ub_output_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U380.out"],
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_6.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U471":{
            "modref":"global.aff__U460"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U441":{
            "modref":"global.aff__U421"
          },
          "chain_en_const_U472":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U420":{
            "modref":"global.affine_controller__U382",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U459":{
            "modref":"global.affine_controller__U442",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[57344],"cycle_stride":[1],"dimensionality":1,"extent":[16384],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[28672],"cycle_stride":[1,64,8192,16384],"dimensionality":4,"extent":[64,64,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,128,64,8192]}},"mode":"glb","verilog_name":"glb__U381"}
          }
        },
        "connections":[
          ["ctrl__U459.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U471.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U471.out"],
          ["ctrl__U420.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U441.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U441.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U472.out"],
          ["self.clk","ctrl__U420.clk"],
          ["self.reset","ctrl__U420.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U420.valid"],
          ["self.clk","ctrl__U459.clk"],
          ["self.reset","ctrl__U459.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U459.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
