/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    work_m_07112399439087683317_1817275192_init();
    work_m_01395958172029209225_2590797566_init();
    work_m_08292626222143215298_2058466520_init();
    work_m_14836269181145344635_3444008093_init();
    unisims_ver_m_02760857255181855774_2593380106_init();
    unisims_ver_m_11510448715531778575_2398005792_init();
    unisims_ver_m_00517850738919990910_4019271375_init();
    work_m_15136726941136200058_3032342100_init();
    unisims_ver_m_03578586816897529188_0193655571_init();
    unisims_ver_m_02156512011558798895_1810810849_init();
    unisims_ver_m_11509967902446100633_1108579578_init();
    unisims_ver_m_11767434780415803518_1964632377_init();
    xilinxcorelib_ver_m_05703220784986135496_2971702656_init();
    xilinxcorelib_ver_m_07376824544898539557_0350050170_init();
    xilinxcorelib_ver_m_05018400784772464968_2665494896_init();
    xilinxcorelib_ver_m_10414253466263628188_0627673913_init();
    work_m_18219643850453675774_2159193725_init();
    unisims_ver_m_07347849775535065601_3050408999_init();
    unisims_ver_m_07347849775535065601_1100829762_init();
    unisims_ver_m_10103215136513494468_3799639481_init();
    unisims_ver_m_10103215136513494468_3628963214_init();
    work_m_15290346734639396038_2585111004_init();
    work_m_13510483762612149640_3435393100_init();
    work_m_11757286043807573746_1334556568_init();
    work_m_15761042805050442916_1821946387_init();
    work_m_01873015474930943640_3608462700_init();
    work_m_08835473402210967537_2945835602_init();
    unisims_ver_m_07347849775535065601_3588460008_init();
    unisims_ver_m_07090321318115349182_1171271608_init();
    unisims_ver_m_07347849775535065601_3370273575_init();
    unisims_ver_m_10103215136513494468_1905346062_init();
    work_m_15290346734639396038_1580745586_init();
    work_m_04858011500628545907_3039702433_init();
    work_m_13330707603834549642_0450837628_init();
    work_m_13562438818893024123_0571433973_init();
    work_m_03987580816056311534_1072499440_init();
    work_m_01275550664077875949_4086357484_init();
    work_m_07721415569052829868_3985440007_init();
    work_m_12830332452951405365_2731269583_init();
    xilinxcorelib_ver_m_05703220784986135496_3085891514_init();
    xilinxcorelib_ver_m_07376824544898539557_1134957871_init();
    xilinxcorelib_ver_m_05018400784772464968_0631535725_init();
    xilinxcorelib_ver_m_10414253466263628188_1873739089_init();
    work_m_18219643850453675774_2822118459_init();
    work_m_15290346734639396038_2518540284_init();
    work_m_11757286043807573746_2662692568_init();
    work_m_13510483762612149640_1352612817_init();
    work_m_00604188782591735541_2680846909_init();
    work_m_11963040569457102825_0546100569_init();
    work_m_13864174834646444441_1454553686_init();
    work_m_15186129087824662606_2644000385_init();
    work_m_05766032810513488905_1224442286_init();
    work_m_16541823861846354283_2073120511_init();


    xsi_register_tops("work_m_05766032810513488905_1224442286");
    xsi_register_tops("work_m_16541823861846354283_2073120511");


    return xsi_run_simulation(argc, argv);

}
