

================================================================
== Vitis HLS Report for 'histogram_Pipeline_loop_8'
================================================================
* Date:           Mon Aug 12 18:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.826 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_8  |        9|        9|         6|          1|          1|     5|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln165 = store i3 0, i3 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 10 'store' 'store_ln165' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc375"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 12 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%icmp_ln165 = icmp_eq  i3 %i_3, i3 5" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 13 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln165 = add i3 %i_3, i3 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 14 'add' 'add_ln165' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc375.split, void %for.end377.exitStub" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 15 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i3 %i_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 16 'zext' 'zext_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%results_0_addr = getelementptr i32 %results_0, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 17 'getelementptr' 'results_0_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%results_0_load = load i3 %results_0_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 18 'load' 'results_0_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%results_1_addr = getelementptr i32 %results_1, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 19 'getelementptr' 'results_1_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%results_1_load = load i3 %results_1_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 20 'load' 'results_1_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%results_2_addr = getelementptr i32 %results_2, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 21 'getelementptr' 'results_2_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%results_2_load = load i3 %results_2_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 22 'load' 'results_2_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%results_3_addr = getelementptr i32 %results_3, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 23 'getelementptr' 'results_3_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%results_3_load = load i3 %results_3_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 24 'load' 'results_3_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%results_4_addr = getelementptr i32 %results_4, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 25 'getelementptr' 'results_4_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%results_4_load = load i3 %results_4_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 26 'load' 'results_4_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%results_5_addr = getelementptr i32 %results_5, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 27 'getelementptr' 'results_5_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%results_5_load = load i3 %results_5_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 28 'load' 'results_5_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%results_6_addr = getelementptr i32 %results_6, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 29 'getelementptr' 'results_6_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%results_6_load = load i3 %results_6_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 30 'load' 'results_6_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%results_7_addr = getelementptr i32 %results_7, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 31 'getelementptr' 'results_7_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%results_7_load = load i3 %results_7_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 32 'load' 'results_7_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln165 = store i3 %add_ln165, i3 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 33 'store' 'store_ln165' <Predicate = (!icmp_ln165)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%results_0_load = load i3 %results_0_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 34 'load' 'results_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%results_1_load = load i3 %results_1_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 35 'load' 'results_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%results_2_load = load i3 %results_2_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 36 'load' 'results_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%results_3_load = load i3 %results_3_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 37 'load' 'results_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%results_4_load = load i3 %results_4_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 38 'load' 'results_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%results_5_load = load i3 %results_5_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 39 'load' 'results_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%results_6_load = load i3 %results_6_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 40 'load' 'results_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%results_7_load = load i3 %results_7_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 41 'load' 'results_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%add_ln167 = add i32 %results_1_load, i32 %results_0_load" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 42 'add' 'add_ln167' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln167_1 = add i32 %results_2_load, i32 %results_3_load" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 43 'add' 'add_ln167_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln167_3 = add i32 %results_4_load, i32 %results_5_load" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 44 'add' 'add_ln167_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln167_4 = add i32 %results_6_load, i32 %results_7_load" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 45 'add' 'add_ln167_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 46 [1/1] (2.55ns)   --->   "%add_ln167_2 = add i32 %add_ln167_1, i32 %add_ln167" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 46 'add' 'add_ln167_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%add_ln167_5 = add i32 %add_ln167_4, i32 %add_ln167_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 47 'add' 'add_ln167_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln167_6 = add i32 %add_ln167_5, i32 %add_ln167_2" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:167]   --->   Operation 48 'add' 'add_ln167_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln165 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 49 'specpipeline' 'specpipeline_ln165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln165 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 51 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%results_addr = getelementptr i32 %results, i64 0, i64 %zext_ln165" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 52 'getelementptr' 'results_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln166 = store i32 %add_ln167_6, i3 %results_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:166]   --->   Operation 53 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.inc375" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:165]   --->   Operation 54 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ results_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100000]
store_ln165             (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
i_3                     (load             ) [ 0000000]
icmp_ln165              (icmp             ) [ 0111110]
add_ln165               (add              ) [ 0000000]
br_ln165                (br               ) [ 0000000]
zext_ln165              (zext             ) [ 0111111]
results_0_addr          (getelementptr    ) [ 0110000]
results_1_addr          (getelementptr    ) [ 0110000]
results_2_addr          (getelementptr    ) [ 0110000]
results_3_addr          (getelementptr    ) [ 0110000]
results_4_addr          (getelementptr    ) [ 0110000]
results_5_addr          (getelementptr    ) [ 0110000]
results_6_addr          (getelementptr    ) [ 0110000]
results_7_addr          (getelementptr    ) [ 0110000]
store_ln165             (store            ) [ 0000000]
results_0_load          (load             ) [ 0101000]
results_1_load          (load             ) [ 0101000]
results_2_load          (load             ) [ 0101000]
results_3_load          (load             ) [ 0101000]
results_4_load          (load             ) [ 0101000]
results_5_load          (load             ) [ 0101000]
results_6_load          (load             ) [ 0101000]
results_7_load          (load             ) [ 0101000]
add_ln167               (add              ) [ 0100100]
add_ln167_1             (add              ) [ 0100100]
add_ln167_3             (add              ) [ 0100100]
add_ln167_4             (add              ) [ 0100100]
add_ln167_2             (add              ) [ 0100010]
add_ln167_5             (add              ) [ 0100010]
add_ln167_6             (add              ) [ 0100001]
specpipeline_ln165      (specpipeline     ) [ 0000000]
speclooptripcount_ln165 (speclooptripcount) [ 0000000]
specloopname_ln165      (specloopname     ) [ 0000000]
results_addr            (getelementptr    ) [ 0000000]
store_ln166             (store            ) [ 0000000]
br_ln165                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="results_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="results_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="results_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="results_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="results_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="results_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="results_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="results_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="results">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="results_0_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_0_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_0_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="results_1_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_1_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_1_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="results_2_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_2_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_2_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="results_3_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_3_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_3_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="results_4_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_4_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_4_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="results_5_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_5_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_5_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="results_6_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_6_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_6_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="results_7_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_7_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_7_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="results_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="5"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_addr/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln166_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln165_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_3_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln165_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln165_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln165_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln165_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln167_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln167_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln167_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_3/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln167_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_4/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln167_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_2/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln167_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_5/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln167_6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_6/5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln165_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="4"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln165 "/>
</bind>
</comp>

<comp id="241" class="1005" name="zext_ln165_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="5"/>
<pin id="243" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln165 "/>
</bind>
</comp>

<comp id="246" class="1005" name="results_0_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="1"/>
<pin id="248" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_0_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="results_1_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_1_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="results_2_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_2_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="results_3_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_3_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="results_4_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_4_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="results_5_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="1"/>
<pin id="273" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_5_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="results_6_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_6_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="results_7_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="1"/>
<pin id="283" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_7_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="results_0_load_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_0_load "/>
</bind>
</comp>

<comp id="291" class="1005" name="results_1_load_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_1_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="results_2_load_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_2_load "/>
</bind>
</comp>

<comp id="301" class="1005" name="results_3_load_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_3_load "/>
</bind>
</comp>

<comp id="306" class="1005" name="results_4_load_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_4_load "/>
</bind>
</comp>

<comp id="311" class="1005" name="results_5_load_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_5_load "/>
</bind>
</comp>

<comp id="316" class="1005" name="results_6_load_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_6_load "/>
</bind>
</comp>

<comp id="321" class="1005" name="results_7_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_7_load "/>
</bind>
</comp>

<comp id="326" class="1005" name="add_ln167_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167 "/>
</bind>
</comp>

<comp id="331" class="1005" name="add_ln167_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="add_ln167_3_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167_3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="add_ln167_4_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167_4 "/>
</bind>
</comp>

<comp id="346" class="1005" name="add_ln167_2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="add_ln167_5_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167_5 "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln167_6_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="170" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="194"><net_src comp="185" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="196"><net_src comp="185" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="201"><net_src comp="179" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="233"><net_src comp="44" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="240"><net_src comp="173" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="185" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="249"><net_src comp="48" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="254"><net_src comp="61" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="259"><net_src comp="74" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="264"><net_src comp="87" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="269"><net_src comp="100" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="274"><net_src comp="113" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="279"><net_src comp="126" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="284"><net_src comp="139" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="289"><net_src comp="55" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="294"><net_src comp="68" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="299"><net_src comp="81" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="304"><net_src comp="94" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="309"><net_src comp="107" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="314"><net_src comp="120" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="319"><net_src comp="133" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="324"><net_src comp="146" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="329"><net_src comp="202" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="334"><net_src comp="206" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="339"><net_src comp="210" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="344"><net_src comp="214" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="349"><net_src comp="218" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="354"><net_src comp="222" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="359"><net_src comp="226" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="159" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: results | {6 }
 - Input state : 
	Port: histogram_Pipeline_loop_8 : results_0 | {1 2 }
	Port: histogram_Pipeline_loop_8 : results_1 | {1 2 }
	Port: histogram_Pipeline_loop_8 : results_2 | {1 2 }
	Port: histogram_Pipeline_loop_8 : results_3 | {1 2 }
	Port: histogram_Pipeline_loop_8 : results_4 | {1 2 }
	Port: histogram_Pipeline_loop_8 : results_5 | {1 2 }
	Port: histogram_Pipeline_loop_8 : results_6 | {1 2 }
	Port: histogram_Pipeline_loop_8 : results_7 | {1 2 }
  - Chain level:
	State 1
		store_ln165 : 1
		i_3 : 1
		icmp_ln165 : 2
		add_ln165 : 2
		br_ln165 : 3
		zext_ln165 : 2
		results_0_addr : 3
		results_0_load : 4
		results_1_addr : 3
		results_1_load : 4
		results_2_addr : 3
		results_2_load : 4
		results_3_addr : 3
		results_3_load : 4
		results_4_addr : 3
		results_4_load : 4
		results_5_addr : 3
		results_5_load : 4
		results_6_addr : 3
		results_6_load : 4
		results_7_addr : 3
		results_7_load : 4
		store_ln165 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		store_ln166 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  add_ln165_fu_179  |    0    |    11   |
|          |  add_ln167_fu_202  |    0    |    39   |
|          | add_ln167_1_fu_206 |    0    |    39   |
|    add   | add_ln167_3_fu_210 |    0    |    39   |
|          | add_ln167_4_fu_214 |    0    |    39   |
|          | add_ln167_2_fu_218 |    0    |    39   |
|          | add_ln167_5_fu_222 |    0    |    39   |
|          | add_ln167_6_fu_226 |    0    |    39   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln165_fu_173 |    0    |    11   |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln165_fu_185 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   295   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln167_1_reg_331 |   32   |
|  add_ln167_2_reg_346 |   32   |
|  add_ln167_3_reg_336 |   32   |
|  add_ln167_4_reg_341 |   32   |
|  add_ln167_5_reg_351 |   32   |
|  add_ln167_6_reg_356 |   32   |
|   add_ln167_reg_326  |   32   |
|       i_reg_230      |    3   |
|  icmp_ln165_reg_237  |    1   |
|results_0_addr_reg_246|    3   |
|results_0_load_reg_286|   32   |
|results_1_addr_reg_251|    3   |
|results_1_load_reg_291|   32   |
|results_2_addr_reg_256|    3   |
|results_2_load_reg_296|   32   |
|results_3_addr_reg_261|    3   |
|results_3_load_reg_301|   32   |
|results_4_addr_reg_266|    3   |
|results_4_load_reg_306|   32   |
|results_5_addr_reg_271|    3   |
|results_5_load_reg_311|   32   |
|results_6_addr_reg_276|    3   |
|results_6_load_reg_316|   32   |
|results_7_addr_reg_281|    3   |
|results_7_load_reg_321|   32   |
|  zext_ln165_reg_241  |   64   |
+----------------------+--------+
|         Total        |   572  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_68 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_81 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_133 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   295  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   572  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   572  |   367  |
+-----------+--------+--------+--------+
