
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104249                       # Number of seconds simulated
sim_ticks                                104249089689                       # Number of ticks simulated
final_tick                               633886806999                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125769                       # Simulator instruction rate (inst/s)
host_op_rate                                   158794                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5930009                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892288                       # Number of bytes of host memory used
host_seconds                                 17579.92                       # Real time elapsed on the host
sim_insts                                  2211009542                       # Number of instructions simulated
sim_ops                                    2791587529                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2410112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       574208                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2987648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       924544                       # Number of bytes written to this memory
system.physmem.bytes_written::total            924544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4486                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23341                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7223                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7223                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23118782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19645                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5508039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28658744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19645                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8868605                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8868605                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8868605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23118782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19645                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5508039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37527349                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249997818                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21415107                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17437784                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919698                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8799768                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8137785                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236101                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87068                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193719661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120530407                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21415107                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373886                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25474950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5744207                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8436730                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852804                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231424614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205949664     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726305      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2141439      0.93%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311301      1.00%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951298      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107428      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757584      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929142      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12550453      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231424614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085661                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.482126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191385136                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10810035                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25333550                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109144                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3786745                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651231                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6528                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145459804                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51687                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3786745                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191641253                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7160086                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2498989                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25187762                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1149767                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145244820                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2348                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422217                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567601                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        36285                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203246467                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676914384                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676914384                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34795761                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33887                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17807                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3602203                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294677                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695506                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144732895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33887                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137422197                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83565                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20226534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41354667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1727                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231424614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593810                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298741                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173388857     74.92%     74.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24494144     10.58%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12381785      5.35%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984454      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570251      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583448      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3190984      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778555      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52136      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231424614                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961673     75.36%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145690     11.42%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168734     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113934390     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015864      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651483      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804380      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137422197                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.549694                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276097                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009286                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507628670                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164994008                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133603015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138698294                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152342                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829500                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          693                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140531                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3786745                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6418044                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       283850                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144766782                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981100                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850097                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17807                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        219949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12586                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          693                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2216209                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134831185                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13518021                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2591012                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321777                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243998                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803756                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.539329                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133605103                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133603015                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79384975                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213687632                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.534417                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371500                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22310426                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943849                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227637869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537988                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390934                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177844819     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23332375     10.25%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10836895      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822090      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655622      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544740      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533390      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096104      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971834      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227637869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971834                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369442824                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293340369                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18573204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.499978                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.499978                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400003                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400003                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609632169                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184092426                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138170326                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249997818                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22351173                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18342412                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2090693                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9377709                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8793587                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2230140                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97885                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200340532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122592972                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22351173                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11023727                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26436665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5799860                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5931037                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12118934                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2081318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236399324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.636325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.997952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209962659     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1968812      0.83%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3563159      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2107276      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1727738      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1544085      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          852662      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2120933      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12552000      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236399324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089405                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490376                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198692536                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7592307                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26358248                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        65417                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3690813                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3672367                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150358364                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3690813                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198988049                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         688092                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6003424                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26111067                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       917876                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150308487                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100179                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       529692                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211761150                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    697564060                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    697564060                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179867587                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31893563                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35785                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17917                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2657246                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13981190                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7521626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73159                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1701469                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149163385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35785                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142219734                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66538                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17684640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36568172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236399324                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.288860                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177181633     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23563073      9.97%     84.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12331554      5.22%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8689364      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8695707      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3112097      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2374100      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       276820      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174976      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236399324                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52122     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169746     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158716     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120007440     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1945165      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17868      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12746790      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7502471      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142219734                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568884                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             380584                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    521285914                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    166884056                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139792571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142600318                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289025                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2293800                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89659                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3690813                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         481447                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56361                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149199170                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13981190                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7521626                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17917                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1203233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1094461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2297694                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140597829                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12649695                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1621905                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20152161                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19924129                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7502466                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.562396                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139792635                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139792571                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81813429                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222831120                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559175                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367154                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104579480                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128908652                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20290739                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2108333                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    232708511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553949                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405598                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180080881     77.38%     77.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25672387     11.03%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9847233      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5184397      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4403373      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2088088      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       987763      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1547014      0.66%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2897375      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    232708511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104579480                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128908652                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19119357                       # Number of memory references committed
system.switch_cpus1.commit.loads             11687390                       # Number of loads committed
system.switch_cpus1.commit.membars              17868                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18703265                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116050927                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2666156                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2897375                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379010527                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302089597                       # The number of ROB writes
system.switch_cpus1.timesIdled                2957591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13598494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104579480                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128908652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104579480                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.390505                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.390505                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418322                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418322                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632183443                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195273666                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139201774                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35736                       # number of misc regfile writes
system.l20.replacements                         18839                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692669                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27031                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.624986                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.997099                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.434312                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5452.793190                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2728.775399                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000854                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000419                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665624                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333102                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78081                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78081                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18816                       # number of Writeback hits
system.l20.Writeback_hits::total                18816                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78081                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78081                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78081                       # number of overall hits
system.l20.overall_hits::total                  78081                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18829                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18839                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18829                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18839                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18829                       # number of overall misses
system.l20.overall_misses::total                18839                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1885372                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3882680547                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3884565919                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1885372                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3882680547                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3884565919                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1885372                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3882680547                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3884565919                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96910                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96920                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18816                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18816                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96910                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96920                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96910                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96920                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.194294                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.194377                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.194294                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.194377                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.194294                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.194377                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 188537.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206207.475012                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206198.095387                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 188537.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206207.475012                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206198.095387                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 188537.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206207.475012                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206198.095387                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4296                       # number of writebacks
system.l20.writebacks::total                     4296                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18829                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18839                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18829                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18839                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18829                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18839                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1285121                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2753904883                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2755190004                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1285121                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2753904883                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2755190004                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1285121                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2753904883                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2755190004                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.194294                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.194377                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.194294                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.194377                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.194294                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.194377                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128512.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146258.690477                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146249.270343                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128512.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146258.690477                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146249.270343                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128512.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146258.690477                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146249.270343                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4502                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          313414                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12694                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.689932                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          380.096359                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.313577                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2190.856726                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5606.733338                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046398                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001747                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.267439                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.684416                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29765                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29765                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9570                       # number of Writeback hits
system.l21.Writeback_hits::total                 9570                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29765                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29765                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29765                       # number of overall hits
system.l21.overall_hits::total                  29765                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4486                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4502                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4486                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4502                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4486                       # number of overall misses
system.l21.overall_misses::total                 4502                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3139698                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    920806795                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      923946493                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3139698                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    920806795                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       923946493                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3139698                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    920806795                       # number of overall miss cycles
system.l21.overall_miss_latency::total      923946493                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34251                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34267                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9570                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9570                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34251                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34267                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34251                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34267                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.130974                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.131380                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.130974                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.131380                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.130974                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.131380                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196231.125000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205262.326126                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205230.229454                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196231.125000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205262.326126                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205230.229454                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196231.125000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205262.326126                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205230.229454                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2927                       # number of writebacks
system.l21.writebacks::total                     2927                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4486                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4502                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4486                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4502                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4486                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4502                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2178430                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    650960438                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    653138868                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2178430                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    650960438                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    653138868                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2178430                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    650960438                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    653138868                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.130974                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.131380                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.130974                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.131380                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.130974                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.131380                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136151.875000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145109.326349                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145077.491781                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 136151.875000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145109.326349                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145077.491781                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 136151.875000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145109.326349                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145077.491781                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.767629                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860443                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849836.276051                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.767629                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015653                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852793                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852793                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852793                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852793                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852793                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852793                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2163786                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2163786                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2163786                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2163786                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2163786                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2163786                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852804                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852804                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852804                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852804                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 196707.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 196707.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 196707.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 196707.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 196707.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 196707.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1968372                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1968372                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1968372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1968372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1968372                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1968372                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 196837.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 196837.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 196837.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 196837.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 196837.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 196837.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96910                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190997423                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97166                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1965.681648                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589780                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410220                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916366                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083634                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10412289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10412289                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17329                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17329                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18089521                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18089521                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18089521                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18089521                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400920                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400920                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401000                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401000                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401000                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401000                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  40689744835                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40689744835                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10786656                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10786656                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40700531491                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40700531491                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40700531491                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40700531491                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10813209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10813209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18490521                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18490521                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18490521                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18490521                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037077                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021687                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021687                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021687                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101490.932942                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101490.932942                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 134833.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 134833.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101497.584766                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101497.584766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101497.584766                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101497.584766                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18816                       # number of writebacks
system.cpu0.dcache.writebacks::total            18816                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304010                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304010                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304090                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304090                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304090                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304090                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96910                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96910                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96910                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9225254281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9225254281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9225254281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9225254281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9225254281                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9225254281                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005241                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005241                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005241                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005241                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95194.038603                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95194.038603                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95194.038603                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95194.038603                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95194.038603                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95194.038603                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.045702                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018556631                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204668.032468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.045702                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024112                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12118918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12118918                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12118918                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12118918                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12118918                       # number of overall hits
system.cpu1.icache.overall_hits::total       12118918                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3440498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3440498                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3440498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3440498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3440498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3440498                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12118934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12118934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12118934                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12118934                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12118934                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12118934                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 215031.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 215031.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 215031.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 215031.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 215031.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 215031.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3272498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3272498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3272498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3272498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3272498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3272498                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204531.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204531.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204531.125000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204531.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204531.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204531.125000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34251                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164088445                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34507                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4755.221984                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.458939                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.541061                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904136                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095864                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9427099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9427099                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7396231                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7396231                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17900                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17900                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17868                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17868                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16823330                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16823330                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16823330                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16823330                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88154                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88154                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88154                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88154                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88154                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8209292778                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8209292778                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8209292778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8209292778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8209292778                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8209292778                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9515253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9515253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7396231                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7396231                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17868                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17868                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16911484                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16911484                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16911484                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16911484                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009264                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005213                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005213                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93124.450144                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93124.450144                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93124.450144                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93124.450144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93124.450144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93124.450144                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9570                       # number of writebacks
system.cpu1.dcache.writebacks::total             9570                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53903                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53903                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53903                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53903                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34251                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34251                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34251                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34251                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34251                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34251                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2898706209                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2898706209                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2898706209                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2898706209                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2898706209                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2898706209                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84631.286941                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84631.286941                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84631.286941                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84631.286941                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84631.286941                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84631.286941                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
