/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 616 144 800 256)
	(text "Inst_mem" (rect 5 0 71 15)(font "Arial" ))
	(text "inst5" (rect 8 96 39 115)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "address[7..0]" (rect 0 0 84 15)(font "Arial" ))
		(text "address[7..0]" (rect 21 27 105 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clken" (rect 0 0 34 15)(font "Arial" ))
		(text "clken" (rect 21 43 55 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "clock" (rect 0 0 33 15)(font "Arial" ))
		(text "clock" (rect 21 59 54 74)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 184 32)
		(output)
		(text "q[31..0]" (rect 0 0 47 15)(font "Arial" ))
		(text "q[31..0]" (rect 124 27 171 42)(font "Arial" ))
		(line (pt 184 32)(pt 168 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 96))
	)
)
(symbol
	(rect 176 136 448 216)
	(text "pc" (rect 5 0 20 15)(font "Arial" ))
	(text "inst" (rect 8 64 31 79)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "ck" (rect 0 0 14 15)(font "Arial" ))
		(text "ck" (rect 21 27 35 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "address_to_load[7..0]" (rect 0 0 141 15)(font "Arial" ))
		(text "address_to_load[7..0]" (rect 21 43 162 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 272 32)
		(output)
		(text "current_address[7..0]" (rect 0 0 138 15)(font "Arial" ))
		(text "current_address[7..0]" (rect 135 27 273 42)(font "Arial" ))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 256 64))
	)
)
(symbol
	(rect 448 -16 600 64)
	(text "adder_pc" (rect 5 0 66 15)(font "Arial" ))
	(text "inst6" (rect 8 64 39 83)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "x[7..0]" (rect 0 0 36 15)(font "Arial" ))
		(text "x[7..0]" (rect 21 27 57 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 152 32)
		(output)
		(text "z[7..0]" (rect 0 0 36 15)(font "Arial" ))
		(text "z[7..0]" (rect 101 27 137 42)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 64))
	)
)
(connector
	(pt 648 -56)
	(pt 648 16)
	(bus)
)
(connector
	(pt 128 -56)
	(pt 648 -56)
	(bus)
)
(connector
	(pt 128 -56)
	(pt 128 184)
	(bus)
)
(connector
	(pt 448 176)
	(pt 616 176)
	(bus)
)
(connector
	(pt 128 184)
	(pt 176 184)
	(bus)
)
(connector
	(pt 448 16)
	(pt 448 168)
	(bus)
)
(connector
	(pt 448 168)
	(pt 448 176)
	(bus)
)
(connector
	(pt 600 16)
	(pt 648 16)
	(bus)
)
(junction (pt 448 168))
