database -open waves -into waves.shm -default
probe -create -shm core_reg_ctrl_tb.acr core_reg_ctrl_tb.addr_tmp core_reg_ctrl_tb.alu_ac_i core_reg_ctrl_tb.alu_ac_o core_reg_ctrl_tb.alu_cy_i core_reg_ctrl_tb.alu_cy_o core_reg_ctrl_tb.alu_ov_i core_reg_ctrl_tb.alu_ov_o core_reg_ctrl_tb.baudrate_bps_o core_reg_ctrl_tb.baudrate_sm0_o core_reg_ctrl_tb.baudrate_sm1_o core_reg_ctrl_tb.baudrate_sm2_o core_reg_ctrl_tb.baudrate_smod_o core_reg_ctrl_tb.bus_control_p0_io core_reg_ctrl_tb.bus_control_p0en_i core_reg_ctrl_tb.bus_control_p2_i core_reg_ctrl_tb.bus_control_p2en_i core_reg_ctrl_tb.bus_control_p3_6_i core_reg_ctrl_tb.bus_control_p3_7_i core_reg_ctrl_tb.bus_control_p3en_6_i core_reg_ctrl_tb.bus_control_p3en_7_i core_reg_ctrl_tb.bus_control_p4_i core_reg_ctrl_tb.clk_i core_reg_ctrl_tb.fsm_addr_i core_reg_ctrl_tb.fsm_byte_b_i core_reg_ctrl_tb.fsm_data_i core_reg_ctrl_tb.fsm_data_o core_reg_ctrl_tb.fsm_rd_b_i core_reg_ctrl_tb.fsm_serial_tx_i core_reg_ctrl_tb.fsm_wr_b_i core_reg_ctrl_tb.interrupt_clear_i core_reg_ctrl_tb.interrupt_ie0_i core_reg_ctrl_tb.interrupt_ie0_o core_reg_ctrl_tb.interrupt_ie1_i core_reg_ctrl_tb.interrupt_ie1_o core_reg_ctrl_tb.interrupt_ie_o core_reg_ctrl_tb.interrupt_int0_o core_reg_ctrl_tb.interrupt_int1_o core_reg_ctrl_tb.interrupt_ip_o core_reg_ctrl_tb.interrupt_ri_i core_reg_ctrl_tb.interrupt_ri_o core_reg_ctrl_tb.interrupt_tf0_i core_reg_ctrl_tb.interrupt_tf0_o core_reg_ctrl_tb.interrupt_tf1_i core_reg_ctrl_tb.interrupt_tf1_o core_reg_ctrl_tb.interrupt_tf2_i core_reg_ctrl_tb.interrupt_tf2_o core_reg_ctrl_tb.interrupt_ti_i core_reg_ctrl_tb.interrupt_ti_o core_reg_ctrl_tb.interrupt_txrxf_i core_reg_ctrl_tb.interrupt_txrxf_o core_reg_ctrl_tb.mem_ctrl_ext_mem_en_b_i core_reg_ctrl_tb.p0_tmp core_reg_ctrl_tb.p1_tmp core_reg_ctrl_tb.p2_tmp core_reg_ctrl_tb.p3_tmp core_reg_ctrl_tb.ports_p0_io core_reg_ctrl_tb.ports_p1_io core_reg_ctrl_tb.ports_p2_io core_reg_ctrl_tb.ports_p3_io core_reg_ctrl_tb.ports_p4_o core_reg_ctrl_tb.reset_b_i core_reg_ctrl_tb.serial_p3_0_i core_reg_ctrl_tb.serial_p3_0_o core_reg_ctrl_tb.serial_p3_1_i core_reg_ctrl_tb.serial_p3_1_o core_reg_ctrl_tb.serial_p3en_0_i core_reg_ctrl_tb.serial_p3en_1_i core_reg_ctrl_tb.serial_rb8_i core_reg_ctrl_tb.serial_ren_o core_reg_ctrl_tb.serial_ri_i core_reg_ctrl_tb.serial_ri_o core_reg_ctrl_tb.serial_sbuf_rx_i core_reg_ctrl_tb.serial_sbuf_tx_o core_reg_ctrl_tb.serial_sm0_o core_reg_ctrl_tb.serial_tb8_o core_reg_ctrl_tb.serial_ti_i core_reg_ctrl_tb.serial_ti_o core_reg_ctrl_tb.temp core_reg_ctrl_tb.timer0 core_reg_ctrl_tb.timer1 core_reg_ctrl_tb.timers_acrh_i core_reg_ctrl_tb.timers_acrl_i core_reg_ctrl_tb.timers_acrm_i core_reg_ctrl_tb.timers_dfp_o core_reg_ctrl_tb.timers_dfsel_o core_reg_ctrl_tb.timers_edgsel_o core_reg_ctrl_tb.timers_gate_t0_o core_reg_ctrl_tb.timers_gate_t1_o core_reg_ctrl_tb.timers_m0_t0_o core_reg_ctrl_tb.timers_m0_t1_o core_reg_ctrl_tb.timers_m1_t0_o core_reg_ctrl_tb.timers_m1_t1_o core_reg_ctrl_tb.timers_tacph_o core_reg_ctrl_tb.timers_tacpl_o core_reg_ctrl_tb.timers_tf0_i core_reg_ctrl_tb.timers_tf1_i core_reg_ctrl_tb.timers_tf2_i core_reg_ctrl_tb.timers_th0_i core_reg_ctrl_tb.timers_th0_o core_reg_ctrl_tb.timers_th1_i core_reg_ctrl_tb.timers_th1_o core_reg_ctrl_tb.timers_tl0_i core_reg_ctrl_tb.timers_tl0_o core_reg_ctrl_tb.timers_tl1_i core_reg_ctrl_tb.timers_tl1_o core_reg_ctrl_tb.timers_tm0_i core_reg_ctrl_tb.timers_tm0_o core_reg_ctrl_tb.timers_tm1_i core_reg_ctrl_tb.timers_tm1_o core_reg_ctrl_tb.timers_tr0_o core_reg_ctrl_tb.timers_tr1_o core_reg_ctrl_tb.timers_tr2_o
run
