{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543962148675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543962148675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 20:22:28 2018 " "Processing started: Tue Dec 04 20:22:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543962148675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543962148675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_final -c project_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_final -c project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543962148675 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543962149020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memnum.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memnum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memnum " "Found entity 1: memnum" {  } { { "memnum.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/memnum.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorsave.sv 1 1 " "Found 1 design units, including 1 entities, in source file seletorsave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seletorSAVE " "Found entity 1: seletorSAVE" {  } { { "seletorSAVE.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/seletorSAVE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorb.sv 1 1 " "Found 1 design units, including 1 entities, in source file seletorb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seletorB " "Found entity 1: seletorB" {  } { { "seletorB.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/seletorB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletora.sv 1 1 " "Found 1 design units, including 1 entities, in source file seletora.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seletorA " "Found entity 1: seletorA" {  } { { "seletorA.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/seletorA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.sv 1 1 " "Found 1 design units, including 1 entities, in source file operation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operation " "Found entity 1: operation" {  } { { "operation.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/operation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binbcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binbcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binbcd " "Found entity 1: binbcd" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 3 3 " "Found 3 design units, including 3 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Found entity 2: mux2" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""} { "Info" "ISGN_ENTITY_NAME" "3 fadder " "Found entity 3: fadder" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top.bdf " "Can't analyze file -- file top.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543962149083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 3 3 " "Found 3 design units, including 3 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp2bin " "Found entity 1: comp2bin" {  } { { "comp2bin.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/comp2bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mux2 " "Found entity 1: mult_mux2" {  } { { "mult_mux2.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/mult_mux2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file out_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_ctrl " "Found entity 1: out_ctrl" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_num.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_num.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_num " "Found entity 1: out_num" {  } { { "out_num.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_num.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_res.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_res.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_res " "Found entity 1: out_res" {  } { { "out_res.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543962149098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543962149129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_num out_num:inst2 " "Elaborating entity \"out_num\" for hierarchy \"out_num:inst2\"" {  } { { "teste.bdf" "inst2" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 136 616 776 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 out_num:inst2\|decoder7:inst2 " "Elaborating entity \"decoder7\" for hierarchy \"out_num:inst2\|decoder7:inst2\"" {  } { { "out_num.bdf" "inst2" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_num.bdf" { { 152 608 768 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149161 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out decoder7.v(10) " "Verilog HDL Always Construct warning at decoder7.v(10): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] decoder7.v(35) " "Inferred latch for \"Out\[0\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] decoder7.v(35) " "Inferred latch for \"Out\[1\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] decoder7.v(35) " "Inferred latch for \"Out\[2\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] decoder7.v(35) " "Inferred latch for \"Out\[3\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] decoder7.v(35) " "Inferred latch for \"Out\[4\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] decoder7.v(35) " "Inferred latch for \"Out\[5\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] decoder7.v(35) " "Inferred latch for \"Out\[6\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binbcd out_num:inst2\|binbcd:inst " "Elaborating entity \"binbcd\" for hierarchy \"out_num:inst2\|binbcd:inst\"" {  } { { "out_num.bdf" "inst" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_num.bdf" { { 152 368 536 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149161 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "binbcd.sv(8) " "Verilog HDL Case Statement warning at binbcd.sv(8): incomplete case statement has no default case item" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd1 binbcd.sv(8) " "Verilog HDL Always Construct warning at binbcd.sv(8): inferring latch(es) for variable \"bcd1\", which holds its previous value in one or more paths through the always construct" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd0 binbcd.sv(8) " "Verilog HDL Always Construct warning at binbcd.sv(8): inferring latch(es) for variable \"bcd0\", which holds its previous value in one or more paths through the always construct" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[0\] binbcd.sv(8) " "Inferred latch for \"bcd0\[0\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[1\] binbcd.sv(8) " "Inferred latch for \"bcd0\[1\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[2\] binbcd.sv(8) " "Inferred latch for \"bcd0\[2\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[3\] binbcd.sv(8) " "Inferred latch for \"bcd0\[3\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[0\] binbcd.sv(8) " "Inferred latch for \"bcd1\[0\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[1\] binbcd.sv(8) " "Inferred latch for \"bcd1\[1\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[2\] binbcd.sv(8) " "Inferred latch for \"bcd1\[2\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[3\] binbcd.sv(8) " "Inferred latch for \"bcd1\[3\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543962149161 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_ctrl out_ctrl:inst " "Elaborating entity \"out_ctrl\" for hierarchy \"out_ctrl:inst\"" {  } { { "teste.bdf" "inst" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 136 344 544 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_res out_res:inst4 " "Elaborating entity \"out_res\" for hierarchy \"out_res:inst4\"" {  } { { "teste.bdf" "inst4" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 368 680 832 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mux2 out_res:inst4\|mult_mux2:inst2 " "Elaborating entity \"mult_mux2\" for hierarchy \"out_res:inst4\|mult_mux2:inst2\"" {  } { { "out_res.bdf" "inst2" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { { 136 464 656 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2bin out_res:inst4\|comp2bin:inst " "Elaborating entity \"comp2bin\" for hierarchy \"out_res:inst4\|comp2bin:inst\"" {  } { { "out_res.bdf" "inst" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { { 152 256 416 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula out_res:inst4\|comp2bin:inst\|ula:u1 " "Elaborating entity \"ula\" for hierarchy \"out_res:inst4\|comp2bin:inst\|ula:u1\"" {  } { { "comp2bin.sv" "u1" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/comp2bin.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 out_res:inst4\|comp2bin:inst\|ula:u1\|mux2:m0 " "Elaborating entity \"mux2\" for hierarchy \"out_res:inst4\|comp2bin:inst\|ula:u1\|mux2:m0\"" {  } { { "ula.sv" "m0" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadder out_res:inst4\|comp2bin:inst\|ula:u1\|fadder:f0 " "Elaborating entity \"fadder\" for hierarchy \"out_res:inst4\|comp2bin:inst\|ula:u1\|fadder:f0\"" {  } { { "ula.sv" "f0" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543962149176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst2\|binbcd:inst\|bcd0\[1\] " "Latch out_num:inst2\|binbcd:inst\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numA\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numA\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst2\|binbcd:inst\|bcd0\[2\] " "Latch out_num:inst2\|binbcd:inst\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numA\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numA\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst2\|binbcd:inst\|bcd0\[3\] " "Latch out_num:inst2\|binbcd:inst\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numA\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numA\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst3\|binbcd:inst\|bcd0\[1\] " "Latch out_num:inst3\|binbcd:inst\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst3\|binbcd:inst\|bcd0\[2\] " "Latch out_num:inst3\|binbcd:inst\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:inst3\|binbcd:inst\|bcd0\[3\] " "Latch out_num:inst3\|binbcd:inst\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd0\[0\] " "Latch out_res:inst4\|binbcd:inst3\|bcd0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[0\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[0\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd0\[1\] " "Latch out_res:inst4\|binbcd:inst3\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd0\[2\] " "Latch out_res:inst4\|binbcd:inst3\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd0\[3\] " "Latch out_res:inst4\|binbcd:inst3\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd1\[0\] " "Latch out_res:inst4\|binbcd:inst3\|bcd1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd1\[1\] " "Latch out_res:inst4\|binbcd:inst3\|bcd1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[5\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[5\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd1\[2\] " "Latch out_res:inst4\|binbcd:inst3\|bcd1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[3\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[3\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:inst4\|binbcd:inst3\|bcd1\[3\] " "Latch out_res:inst4\|binbcd:inst3\|bcd1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:inst\|numRes\[4\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:inst\|numRes\[4\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543962149661 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543962149661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[6\] VCC " "Pin \"A1\[6\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|A1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[5\] VCC " "Pin \"A1\[5\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|A1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[4\] VCC " "Pin \"A1\[4\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|A1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[3\] VCC " "Pin \"A1\[3\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|A1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[2\] VCC " "Pin \"A1\[2\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|A1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[1\] VCC " "Pin \"A1\[1\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|A1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1\[0\] VCC " "Pin \"A1\[0\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 176 824 1000 192 "A1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|A1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[6\] VCC " "Pin \"B1\[6\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|B1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[5\] VCC " "Pin \"B1\[5\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|B1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[4\] VCC " "Pin \"B1\[4\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|B1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[3\] VCC " "Pin \"B1\[3\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|B1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[2\] VCC " "Pin \"B1\[2\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|B1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[1\] VCC " "Pin \"B1\[1\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|B1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1\[0\] VCC " "Pin \"B1\[0\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 288 904 1080 304 "B1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|B1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[5\] VCC " "Pin \"SINAL\[5\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|SINAL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[4\] VCC " "Pin \"SINAL\[4\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|SINAL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[3\] VCC " "Pin \"SINAL\[3\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|SINAL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[2\] VCC " "Pin \"SINAL\[2\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|SINAL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[1\] VCC " "Pin \"SINAL\[1\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|SINAL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SINAL\[0\] VCC " "Pin \"SINAL\[0\]\" is stuck at VCC" {  } { { "teste.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teste.bdf" { { 424 896 1072 440 "SINAL\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543962149707 "|teste|SINAL[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543962149707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543962150488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543962150488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543962150582 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543962150582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543962150582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543962150582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543962150629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 20:22:30 2018 " "Processing ended: Tue Dec 04 20:22:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543962150629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543962150629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543962150629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543962150629 ""}
