.version 7.5
.target sm_86
.address_size 64

.visible .entry _Z19elementwiseAdditionPfS_S_i(
.param .u64 _Z19elementwiseAdditionPfS_S_i_param_0,
.param .u64 _Z19elementwiseAdditionPfS_S_i_param_1,
.param .u64 _Z19elementwiseAdditionPfS_S_i_param_2,
.param .u32 _Z19elementwiseAdditionPfS_S_i_param_3,
.param .align 4 .b8 _Z19elementwiseAdditionPfS_S_i_param_4[12]
)
{
.reg .pred %p<2>;
.reg .f32 %f<4>;
.reg .b32 %r<8>;
.reg .b64 %rd<11>;


ld.param.u64 %rd1, [_Z19elementwiseAdditionPfS_S_i_param_0];
ld.param.u64 %rd2, [_Z19elementwiseAdditionPfS_S_i_param_1];
ld.param.u64 %rd3, [_Z19elementwiseAdditionPfS_S_i_param_2];
ld.param.u32 %r2, [_Z19elementwiseAdditionPfS_S_i_param_3];
ld.param.u32 %r6, [_Z19elementwiseAdditionPfS_S_i_param_4];
mov.u32 %r3, %tid.x;
mov.u32 %r4, %ntid.x;
mov.u32 %r5, %ctaid.x;
add.u32 %r7, %r5, %r6;
mad.lo.s32 %r1, %r7, %r4, %r3;
setp.ge.s32 %p1, %r1, %r2;
@%p1 bra $L__BB0_2;

cvta.to.global.u64 %rd4, %rd1;
mul.wide.s32 %rd5, %r1, 4;
add.s64 %rd6, %rd4, %rd5;
cvta.to.global.u64 %rd7, %rd2;
add.s64 %rd8, %rd7, %rd5;
ld.global.f32 %f1, [%rd8];
ld.global.f32 %f2, [%rd6];
add.f32 %f3, %f2, %f1;
cvta.to.global.u64 %rd9, %rd3;
add.s64 %rd10, %rd9, %rd5;
st.global.f32 [%rd10], %f3;

$L__BB0_2:
ret;

}