{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574564803704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574564803710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 00:06:43 2019 " "Processing started: Sun Nov 24 00:06:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574564803710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574564803710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PO-PC -c PO-PC " "Command: quartus_sta PO-PC -c PO-PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574564803710 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574564803898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574564804982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574564804982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564805048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564805048 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574564805701 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PO-PC.sdc " "Synopsys Design Constraints File file not found: 'PO-PC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574564805867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564805867 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574564805868 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fte:ft\|state_reg\[0\] fte:ft\|state_reg\[0\] " "create_clock -period 1.000 -name fte:ft\|state_reg\[0\] fte:ft\|state_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574564805868 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574564805868 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: datab  to: combout " "Cell: pc1\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: datad  to: combout " "Cell: pc1\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: dataa  to: combout " "Cell: pc1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datac  to: combout " "Cell: pc1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datac  to: combout " "Cell: pc1\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: datac  to: combout " "Cell: pc1\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: dataa  to: combout " "Cell: pc1\|Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: dataa  to: combout " "Cell: pc1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datad  to: combout " "Cell: pc1\|Mux27~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datae  to: combout " "Cell: pc1\|Mux29~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux31~0  from: datad  to: combout " "Cell: pc1\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux33~0  from: datac  to: combout " "Cell: pc1\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: datac  to: combout " "Cell: pc1\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564805870 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574564805870 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574564805871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574564805871 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574564805872 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574564805885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574564805917 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574564805917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.758 " "Worst-case setup slack is -12.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564805998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564805998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.758            -285.187 clock  " "  -12.758            -285.187 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564805998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.426             -87.853 fte:ft\|state_reg\[0\]  " "   -6.426             -87.853 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564805998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564805998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564806030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564806030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 clock  " "    0.212               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564806030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 fte:ft\|state_reg\[0\]  " "    0.278               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564806030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564806030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574564806043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574564806053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564806064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564806064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -83.521 clock  " "   -0.724             -83.521 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564806064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 fte:ft\|state_reg\[0\]  " "    0.366               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564806064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564806064 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574564806099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574564806152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574564808301 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: datab  to: combout " "Cell: pc1\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: datad  to: combout " "Cell: pc1\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: dataa  to: combout " "Cell: pc1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datac  to: combout " "Cell: pc1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datac  to: combout " "Cell: pc1\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: datac  to: combout " "Cell: pc1\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: dataa  to: combout " "Cell: pc1\|Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: dataa  to: combout " "Cell: pc1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datad  to: combout " "Cell: pc1\|Mux27~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datae  to: combout " "Cell: pc1\|Mux29~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux31~0  from: datad  to: combout " "Cell: pc1\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux33~0  from: datac  to: combout " "Cell: pc1\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: datac  to: combout " "Cell: pc1\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564808658 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574564808658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574564808659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574564808690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574564808690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.797 " "Worst-case setup slack is -13.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.797            -276.083 clock  " "  -13.797            -276.083 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.714             -90.539 fte:ft\|state_reg\[0\]  " "   -6.714             -90.539 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564808698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.103 " "Worst-case hold slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.124 clock  " "   -0.103              -0.124 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 fte:ft\|state_reg\[0\]  " "    0.269               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564808711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574564808720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574564808729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -84.437 clock  " "   -0.724             -84.437 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 fte:ft\|state_reg\[0\]  " "    0.324               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564808737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564808737 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574564808760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574564809094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574564810061 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: datab  to: combout " "Cell: pc1\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: datad  to: combout " "Cell: pc1\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: dataa  to: combout " "Cell: pc1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datac  to: combout " "Cell: pc1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datac  to: combout " "Cell: pc1\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: datac  to: combout " "Cell: pc1\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: dataa  to: combout " "Cell: pc1\|Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: dataa  to: combout " "Cell: pc1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datad  to: combout " "Cell: pc1\|Mux27~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datae  to: combout " "Cell: pc1\|Mux29~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux31~0  from: datad  to: combout " "Cell: pc1\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux33~0  from: datac  to: combout " "Cell: pc1\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: datac  to: combout " "Cell: pc1\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810175 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574564810175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574564810176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574564810178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574564810178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.040 " "Worst-case setup slack is -4.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.040            -107.065 clock  " "   -4.040            -107.065 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.309             -30.363 fte:ft\|state_reg\[0\]  " "   -2.309             -30.363 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564810186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 fte:ft\|state_reg\[0\]  " "    0.108               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clock  " "    0.180               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564810195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574564810204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574564810268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -6.434 clock  " "   -0.089              -6.434 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 fte:ft\|state_reg\[0\]  " "    0.364               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564810326 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574564810371 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux13~0  from: datab  to: combout " "Cell: pc1\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux15~0  from: datad  to: combout " "Cell: pc1\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux17~0  from: dataa  to: combout " "Cell: pc1\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux19~0  from: datac  to: combout " "Cell: pc1\|Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux1~0  from: datac  to: combout " "Cell: pc1\|Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux21~0  from: datac  to: combout " "Cell: pc1\|Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux23~0  from: dataa  to: combout " "Cell: pc1\|Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux25~0  from: dataa  to: combout " "Cell: pc1\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux27~0  from: datad  to: combout " "Cell: pc1\|Mux27~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux29~0  from: datae  to: combout " "Cell: pc1\|Mux29~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux31~0  from: datad  to: combout " "Cell: pc1\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux33~0  from: datac  to: combout " "Cell: pc1\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pc1\|Mux5~0  from: datac  to: combout " "Cell: pc1\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574564810619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574564810619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574564810619 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574564810621 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574564810621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.875 " "Worst-case setup slack is -3.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.875             -84.342 clock  " "   -3.875             -84.342 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205             -28.794 fte:ft\|state_reg\[0\]  " "   -2.205             -28.794 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564810665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 fte:ft\|state_reg\[0\]  " "    0.096               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clock  " "    0.163               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564810718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574564810762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574564810793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -6.306 clock  " "   -0.086              -6.306 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 fte:ft\|state_reg\[0\]  " "    0.386               0.000 fte:ft\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574564810861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574564810861 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574564812777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574564812777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5194 " "Peak virtual memory: 5194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574564813066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 00:06:53 2019 " "Processing ended: Sun Nov 24 00:06:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574564813066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574564813066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574564813066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574564813066 ""}
