#include "redirect_memory.h"
#include "simulator.h"
#include "core_manager.h"
#include "core.h"
#include "pin_memory_manager.h"
#include "performance_model.h"
#include "toolreg.h"

// FIXME
// Only need this function because some memory accesses are made before cores have
// been initialized. Should not evnentually need this

void memOp (IntPtr eip, Core::lock_signal_t lock_signal, Core::mem_op_t mem_op_type, IntPtr d_addr, char *data_buffer, UInt32 data_size)
{
   assert (lock_signal == Core::NONE);

   Core *core = Sim()->getCoreManager()->getCurrentCore();
   LOG_ASSERT_ERROR(core, "Could not find Core object for current thread");
   core->accessMemory (lock_signal, mem_op_type, d_addr, data_buffer, data_size, Core::MEM_MODELED_DYNINFO, eip);
}

bool rewriteStringOp (INS ins)
{
   if (! (INS_RepPrefix(ins) || INS_RepnePrefix(ins)))
   {
      // No REP prefix
      return false;
   }

   if (INS_Opcode(ins) == XED_ICLASS_SCASB)
   {
      INS_InsertCall(ins, IPOINT_BEFORE,
            AFUNPTR (emuSCASBIns),
            IARG_ADDRINT, INS_Address(ins),
            IARG_CONTEXT,
            IARG_ADDRINT, INS_NextAddress(ins),
            IARG_BOOL, INS_RepPrefix(ins),
            IARG_FIRST_REP_ITERATION,
            IARG_END);

      INS_Delete(ins);

      return true;
   }

   else if (INS_Opcode(ins) == XED_ICLASS_CMPSB)
   {
      INS_InsertCall(ins, IPOINT_BEFORE,
            AFUNPTR (emuCMPSBIns),
            IARG_ADDRINT, INS_Address(ins),
            IARG_CONTEXT,
            IARG_ADDRINT, INS_NextAddress(ins),
            IARG_BOOL, INS_RepPrefix(ins),
            IARG_FIRST_REP_ITERATION,
            IARG_END);

      INS_Delete(ins);

      return true;
   }

   else
   {
      // Has a REP or REPNE prefix
      if (  (INS_Opcode(ins) == XED_ICLASS_MOVSB) ||
            (INS_Opcode(ins) == XED_ICLASS_MOVSW) ||
            (INS_Opcode(ins) == XED_ICLASS_MOVSS) ||
            (INS_Opcode(ins) == XED_ICLASS_MOVSD) ||
            (INS_Opcode(ins) == XED_ICLASS_MOVSQ) ||
            (INS_Opcode(ins) == XED_ICLASS_MOVSD_XMM) ||
            (INS_Opcode(ins) == XED_ICLASS_STOSB) ||
            (INS_Opcode(ins) == XED_ICLASS_STOSW) ||
            (INS_Opcode(ins) == XED_ICLASS_STOSD) ||
            (INS_Opcode(ins) == XED_ICLASS_STOSQ) ||
            (INS_Opcode(ins) == XED_ICLASS_MOVQ) ||
            (INS_Opcode(ins) == XED_ICLASS_MOVDQU) ||
            (INS_Opcode(ins) == XED_ICLASS_RET_NEAR) ||
            (INS_Opcode(ins) == XED_ICLASS_CVTSI2SS) ||
            (INS_Opcode(ins) == XED_ICLASS_CVTSI2SD) ||
            (INS_Opcode(ins) == XED_ICLASS_CVTSS2SD) ||
            (INS_Opcode(ins) == XED_ICLASS_CVTTSD2SI) ||
            (INS_Opcode(ins) == XED_ICLASS_SQRTSS) ||
            (INS_Opcode(ins) == XED_ICLASS_SQRTSD) ||
            (INS_Opcode(ins) == XED_ICLASS_MULSS) ||
            (INS_Opcode(ins) == XED_ICLASS_MULSD) ||
            (INS_Opcode(ins) == XED_ICLASS_DIVSS) ||
            (INS_Opcode(ins) == XED_ICLASS_DIVSD) ||
            (INS_Opcode(ins) == XED_ICLASS_ADDSS) ||
            (INS_Opcode(ins) == XED_ICLASS_ADDSD) ||
            (INS_Opcode(ins) == XED_ICLASS_SUBSS) ||
            (INS_Opcode(ins) == XED_ICLASS_SUBSD) ||
            (INS_Opcode(ins) == XED_ICLASS_MAXSS) ||
            (INS_Opcode(ins) == XED_ICLASS_MAXSD) ||
            (INS_Opcode(ins) == XED_ICLASS_MINSS) ||
            (INS_Opcode(ins) == XED_ICLASS_MINSD) ||
            (INS_Opcode(ins) == XED_ICLASS_CMPSD_XMM) ||
            (INS_Opcode(ins) == XED_ICLASS_CMPSS)
         )
      {
         return false;
      }

      LOG_ASSERT_ERROR(! (INS_IsMemoryRead(ins) || INS_IsMemoryWrite(ins)), "Ins: %s (0x%x) not currently supported", INS_Disassemble(ins).c_str(), INS_Address (ins));

      return false;
   }
}


void emuCMPSBIns(ADDRINT eip, CONTEXT *ctxt, ADDRINT next_gip, bool has_rep_prefix)
{
   __attribute(__unused__) ADDRINT reg_gip = PIN_GetContextReg(ctxt, REG_INST_PTR);
   LOG_PRINT("REP CMPSB Instruction: EIP(0x%x)", reg_gip);

   assert(has_rep_prefix == true);

   ADDRINT reg_gcx = PIN_GetContextReg(ctxt, REG_GCX);
   ADDRINT reg_gsi = PIN_GetContextReg(ctxt, REG_GSI);
   ADDRINT reg_gdi = PIN_GetContextReg(ctxt, REG_GDI);
   ADDRINT reg_gflags = PIN_GetContextReg(ctxt, REG_GFLAGS);

   bool direction_flag;

   // Direction Flag
   if( (reg_gflags & (1 << 10)) == 0 )
   {
      // Forward
      direction_flag = false;
   }
   else
   {
      // Backward
      direction_flag = true;
   }

   bool found = false;
   UInt32 num_mem_ops = 0;

   while (reg_gcx > 0)
   {
      Byte byte_buf1;
      Byte byte_buf2;

      memOp (eip, Core::NONE, Core::READ, reg_gsi, (char*) &byte_buf1, sizeof(byte_buf1));
      memOp (eip, Core::NONE, Core::READ, reg_gdi, (char*) &byte_buf2, sizeof(byte_buf2));
      num_mem_ops += 2;

      // Decrement the counter
      reg_gcx --;
      // Increment/Decrement EDI to show that we are moving forward
      if (!direction_flag)
      {
         reg_gsi ++;
         reg_gdi ++;
      }
      else
      {
         reg_gsi --;
         reg_gdi --;
      }

      if (byte_buf1 != byte_buf2)
      {
         found = true;
         break;
      }
   }

   PerformanceModel *perf = Sim()->getCoreManager()->getCurrentCore()->getPerformanceModel();
   DynamicInstructionInfo info = DynamicInstructionInfo::createStringInfo(eip, num_mem_ops);
   perf->pushDynamicInstructionInfo(info);

   if (! found)
   {
      // Set the 'zero' flag
      reg_gflags |= (1 << 6);
      // reg_gflags |= "Whatever is Zero Flag";
   }
   else
   {
      // Clear the 'zero' flag
      reg_gflags &= (~(1 << 6));
   }

   PIN_SetContextReg(ctxt, REG_INST_PTR, next_gip);
   PIN_SetContextReg(ctxt, REG_GCX, reg_gcx);
   PIN_SetContextReg(ctxt, REG_GSI, reg_gsi);
   PIN_SetContextReg(ctxt, REG_GDI, reg_gdi);
   PIN_SetContextReg(ctxt, REG_GFLAGS, reg_gflags);

   PIN_ExecuteAt(ctxt);

}

void emuSCASBIns(ADDRINT eip, CONTEXT *ctxt, ADDRINT next_gip, bool has_rep_prefix)
{
   __attribute(__unused__) ADDRINT reg_gip = PIN_GetContextReg(ctxt, REG_INST_PTR);
   LOG_PRINT("REP SCASB Instruction: EIP(0x%x)", reg_gip);

   assert(has_rep_prefix == false);

   ADDRINT reg_gcx = PIN_GetContextReg(ctxt, REG_GCX);
   ADDRINT reg_gdi = PIN_GetContextReg(ctxt, REG_GDI);
   ADDRINT reg_gax = PIN_GetContextReg(ctxt, REG_GAX);
   ADDRINT reg_gflags = PIN_GetContextReg(ctxt, REG_GFLAGS);

   Byte reg_al = (Byte) (reg_gax & 0xff);

   bool direction_flag;

   // Direction Flag
   if( (reg_gflags & (1 << 10)) == 0 )
   {
      // Forward
      direction_flag = false;
   }
   else
   {
      // Backward
      direction_flag = true;
   }

   bool found = false;
   UInt32 num_mem_ops = 0;

   while (reg_gcx > 0)
   {
      Byte byte_buf;
      ++num_mem_ops;
      memOp (eip, Core::NONE, Core::READ, reg_gdi, (char*) &byte_buf, sizeof(byte_buf));

      // Decrement the counter
      reg_gcx --;
      // Increment/Decrement EDI to show that we are moving forward
      if (!direction_flag)
      {
         reg_gdi ++;
      }
      else
      {
         reg_gdi --;
      }

      if (byte_buf == reg_al)
      {
         found = true;
         break;
      }
   }

   PerformanceModel *perf = Sim()->getCoreManager()->getCurrentCore()->getPerformanceModel();
   DynamicInstructionInfo info = DynamicInstructionInfo::createStringInfo(eip, num_mem_ops);
   perf->pushDynamicInstructionInfo(info);

   if (found)
   {
      // Set the 'zero' flag
      reg_gflags |= (1 << 6);
      // reg_gflags |= "Whatever is Zero Flag";
   }
   else
   {
      // Clear the 'zero' flag
      reg_gflags &= (~(1 << 6));
   }

   PIN_SetContextReg(ctxt, REG_INST_PTR, next_gip);
   PIN_SetContextReg(ctxt, REG_GCX, reg_gcx);
   PIN_SetContextReg(ctxt, REG_GDI, reg_gdi);
   PIN_SetContextReg(ctxt, REG_GFLAGS, reg_gflags);

   PIN_ExecuteAt(ctxt);
}

bool rewriteStackOp (INS ins)
{
   if (INS_Opcode (ins) == XED_ICLASS_PUSH)
   {
      if (INS_OperandIsImmediate (ins, 0))
      {
         ADDRINT value = INS_OperandImmediate (ins, 0);
         INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
               AFUNPTR (emuPushValue),
               IARG_ADDRINT, INS_Address(ins),
               IARG_REG_VALUE, REG_STACK_PTR,
               IARG_ADDRINT, value,
               IARG_MEMORYWRITE_SIZE,
               IARG_RETURN_REGS, REG_STACK_PTR,
               IARG_END);

         INS_Delete (ins);
         return true;
      }

      else if (INS_OperandIsReg (ins, 0))
      {
         REG reg = INS_OperandReg (ins, 0);
         INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
               AFUNPTR (emuPushValue),
               IARG_ADDRINT, INS_Address(ins),
               IARG_REG_VALUE, REG_STACK_PTR,
               IARG_REG_VALUE, reg,
               IARG_MEMORYWRITE_SIZE,
               IARG_RETURN_REGS, REG_STACK_PTR,
               IARG_END);

         INS_Delete (ins);
         return true;
      }

      else if (INS_OperandIsMemory (ins, 0))
      {
         INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
               AFUNPTR (emuPushMem),
               IARG_ADDRINT, INS_Address(ins),
               IARG_REG_VALUE, REG_STACK_PTR,
               IARG_MEMORYREAD_EA,
               IARG_MEMORYWRITE_SIZE,
               IARG_RETURN_REGS, REG_STACK_PTR,
               IARG_END);

         INS_Delete (ins);
         return true;
      }
   }

   else if (INS_Opcode (ins) == XED_ICLASS_POP)
   {
      if (INS_OperandIsReg (ins, 0))
      {
         REG reg = INS_OperandReg (ins, 0);
         INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
               AFUNPTR (emuPopReg),
               IARG_ADDRINT, INS_Address(ins),
               IARG_REG_VALUE, REG_STACK_PTR,
               IARG_REG_REFERENCE, reg,
               IARG_MEMORYREAD_SIZE,
               IARG_RETURN_REGS, REG_STACK_PTR,
               IARG_END);

         INS_Delete (ins);
         return true;
      }

      else if (INS_OperandIsMemory (ins, 0))
      {
         INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
               AFUNPTR (emuPopMem),
               IARG_ADDRINT, INS_Address(ins),
               IARG_MEMORYWRITE_EA,
               IARG_MEMORYREAD_SIZE,
               IARG_RETURN_REGS, REG_STACK_PTR,
               IARG_END);

         INS_Delete (ins);
         return true;
      }
   }

   else if (INS_IsCall (ins))
   {
      ADDRINT next_ip = INS_NextAddress (ins);

      if (INS_OperandIsMemory (ins, 0))
      {
         INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
               AFUNPTR (emuCallMem),
               IARG_ADDRINT, INS_Address(ins),
               IARG_REG_REFERENCE, REG_STACK_PTR,
               IARG_REG_REFERENCE, REG_GAX,
               IARG_ADDRINT, next_ip,
               IARG_MEMORYREAD_EA,
               IARG_MEMORYREAD_SIZE,
               IARG_MEMORYWRITE_SIZE,
               IARG_RETURN_REGS, g_toolregs[TOOLREG_TEMP],
               IARG_END);
      }

      else
      {
         INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
               AFUNPTR (emuCallRegOrImm),
               IARG_ADDRINT, INS_Address(ins),
               IARG_REG_REFERENCE, REG_STACK_PTR,
               IARG_REG_REFERENCE, REG_GAX,
               IARG_ADDRINT, next_ip,
               IARG_BRANCH_TARGET_ADDR,
               IARG_MEMORYWRITE_SIZE,
               IARG_RETURN_REGS, g_toolregs[TOOLREG_TEMP],
               IARG_END);
      }

      INS_InsertIndirectJump (ins, IPOINT_AFTER, g_toolregs[TOOLREG_TEMP]);

      INS_Delete (ins);
      return true;
   }

   else if (INS_IsRet (ins))
   {
      UINT32 imm = 0;
      if ((INS_OperandCount (ins) > 0) && (INS_OperandIsImmediate (ins, 0)))
      {
         imm = INS_OperandImmediate (ins, 0);
      }

      INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
            AFUNPTR (emuRet),
            IARG_ADDRINT, INS_Address(ins),
            IARG_REG_REFERENCE, REG_STACK_PTR,
            IARG_UINT32, imm,
            IARG_MEMORYREAD_SIZE,
            IARG_UINT32, (UInt32) Core::MEM_MODELED_DYNINFO,
            IARG_RETURN_REGS, g_toolregs[TOOLREG_TEMP],
            IARG_END);

      INS_InsertIndirectJump (ins, IPOINT_AFTER, g_toolregs[TOOLREG_TEMP]);

      INS_Delete (ins);
      return true;
   }

   else if (INS_Opcode (ins) == XED_ICLASS_LEAVE)
   {
      INS_InsertPredicatedCall (ins, IPOINT_BEFORE, AFUNPTR (emuLeave),
            IARG_ADDRINT, INS_Address(ins),
            IARG_REG_VALUE, REG_STACK_PTR,
            IARG_REG_REFERENCE, REG_GBP,
            IARG_MEMORYREAD_SIZE,
            IARG_RETURN_REGS, REG_STACK_PTR,
            IARG_END);

      INS_Delete (ins);
      return true;
   }

   else if ((INS_Opcode (ins) == XED_ICLASS_PUSHF) || (INS_Opcode (ins) == XED_ICLASS_PUSHFD))
   {
      INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
            AFUNPTR (redirectPushf),
            IARG_ADDRINT, INS_Address(ins),
            IARG_REG_VALUE, REG_STACK_PTR,
            IARG_MEMORYWRITE_SIZE,
            IARG_RETURN_REGS, REG_STACK_PTR,
            IARG_END);

      INS_InsertPredicatedCall (ins, IPOINT_AFTER,
            AFUNPTR (completePushf),
            IARG_ADDRINT, INS_Address(ins),
            IARG_REG_VALUE, REG_STACK_PTR,
            IARG_MEMORYWRITE_SIZE,
            IARG_RETURN_REGS, REG_STACK_PTR,
            IARG_END);

      return true;
   }

   else if ((INS_Opcode (ins) == XED_ICLASS_POPF) || (INS_Opcode (ins) == XED_ICLASS_POPFD))
   {
      INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
            AFUNPTR (redirectPopf),
            IARG_ADDRINT, INS_Address(ins),
            IARG_REG_VALUE, REG_STACK_PTR,
            IARG_MEMORYREAD_SIZE,
            IARG_RETURN_REGS, REG_STACK_PTR,
            IARG_END);

      INS_InsertPredicatedCall (ins, IPOINT_AFTER,
            AFUNPTR (completePopf),
            IARG_ADDRINT, INS_Address(ins),
            IARG_REG_VALUE, REG_STACK_PTR,
            IARG_MEMORYREAD_SIZE,
            IARG_RETURN_REGS, REG_STACK_PTR,
            IARG_END);

      return true;
   }

   return false;
}

void rewriteMemOp (INS ins)
{
   if (INS_IsMemoryRead (ins) || INS_IsMemoryWrite (ins))
   {
      REG reg = g_toolregs[TOOLREG_MEM0];
      unsigned int num_writes = 0;

      for (unsigned int i = 0; i < INS_MemoryOperandCount(ins); i++)
      {
         INS_RewriteMemoryOperand(ins, i, reg);

         INS_InsertCall (ins, IPOINT_BEFORE,
               AFUNPTR (redirectMemOp),
               IARG_ADDRINT, INS_Address(ins),
               IARG_BOOL, INS_MemoryOperandIsWritten(ins, i) ? INS_IsAtomicUpdate(ins) : false,
               IARG_EXECUTING,
               IARG_MEMORYOP_EA, i,
               IARG_MEMORYREAD_SIZE,
               IARG_UINT32, i,
               IARG_UINT32, INS_MemoryOperandIsRead(ins, i),
               IARG_REG_VALUE, reg,
               IARG_RETURN_REGS, reg,
               IARG_END);

         if (INS_MemoryOperandIsWritten(ins, i))
         {
            num_writes ++;
            assert(num_writes <= 1);

            INS_InsertPredicatedCall (ins, IPOINT_BEFORE,
                  AFUNPTR (redirectMemOpSaveEa),
                  IARG_MEMORYOP_EA, i,
                  IARG_RETURN_REGS, g_toolregs[TOOLREG_WRITEADDR],
                  IARG_END);

            IPOINT ipoint = INS_HasFallThrough (ins) ? IPOINT_AFTER : IPOINT_TAKEN_BRANCH;
            assert (ipoint == IPOINT_AFTER);

            INS_InsertCall (ins, ipoint,
                  AFUNPTR (completeMemWrite),
                  IARG_ADDRINT, INS_Address(ins),
                  IARG_BOOL, INS_IsAtomicUpdate(ins),
                  IARG_EXECUTING,
                  IARG_REG_VALUE, g_toolregs[TOOLREG_WRITEADDR], // Is IARG_MEMORYWRITE_EA,
                  IARG_MEMORYWRITE_SIZE,
                  IARG_UINT32, i,
                  IARG_END);
         }

      }
   }
}

ADDRINT emuPushValue (ADDRINT eip, ADDRINT tgt_esp, ADDRINT value, ADDRINT write_size)
{
   assert (write_size != 0);
   assert ( write_size == sizeof ( ADDRINT ) );

   tgt_esp -= write_size;

   memOp (eip, Core::NONE, Core::WRITE, (IntPtr) tgt_esp, (char*) &value, (UInt32) write_size);

   return tgt_esp;
}

ADDRINT emuPushMem(ADDRINT eip, ADDRINT tgt_esp, ADDRINT operand_ea, ADDRINT size)
{
   assert (size != 0);
   assert ( size == sizeof ( ADDRINT ) );

   tgt_esp -= sizeof(ADDRINT);

   ADDRINT buf;

   memOp (eip, Core::NONE, Core::READ, (IntPtr) operand_ea, (char*) &buf, (UInt32) size);
   memOp (eip, Core::NONE, Core::WRITE, (IntPtr) tgt_esp, (char*) &buf, (UInt32) size);

   return tgt_esp;
}

ADDRINT emuPopReg(ADDRINT eip, ADDRINT tgt_esp, ADDRINT *reg, ADDRINT read_size)
{
   assert (read_size != 0);
   assert ( read_size == sizeof ( ADDRINT ) );

   memOp (eip, Core::NONE, Core::READ, (IntPtr) tgt_esp, (char*) reg, (UInt32) read_size);

   return tgt_esp + read_size;
}

ADDRINT emuPopMem(ADDRINT eip, ADDRINT tgt_esp, ADDRINT operand_ea, ADDRINT size)
{
   assert ( size == sizeof ( ADDRINT ) );

   ADDRINT buf;

   memOp (eip, Core::NONE, Core::READ, (IntPtr) tgt_esp, (char*) &buf, (UInt32) size);
   memOp (eip, Core::NONE, Core::WRITE, (IntPtr) operand_ea, (char*) &buf, (UInt32) size);

   return tgt_esp + size;
}

ADDRINT emuCallMem(ADDRINT eip, ADDRINT *tgt_esp, ADDRINT *tgt_eax, ADDRINT next_ip, ADDRINT operand_ea, ADDRINT read_size, ADDRINT write_size)
{
   assert (read_size == sizeof(ADDRINT));
   assert (write_size == sizeof(ADDRINT));

   ADDRINT called_ip;
   memOp (eip, Core::NONE, Core::READ, (IntPtr) operand_ea, (char*) &called_ip, (UInt32) read_size);

   *tgt_esp = *tgt_esp - sizeof(ADDRINT);
   memOp (eip, Core::NONE, Core::WRITE, (IntPtr) *tgt_esp, (char*) &next_ip, (UInt32) write_size);

   return called_ip;
}

ADDRINT emuCallRegOrImm(ADDRINT eip, ADDRINT *tgt_esp, ADDRINT *tgt_eax, ADDRINT next_ip, ADDRINT br_tgt_ip, ADDRINT write_size)
{
   assert (write_size == sizeof(ADDRINT));

   *tgt_esp = *tgt_esp - sizeof(ADDRINT);

   memOp (eip, Core::NONE, Core::WRITE, (IntPtr) *tgt_esp, (char*) &next_ip, (UInt32) write_size);

   return br_tgt_ip;
}

ADDRINT emuRet(ADDRINT eip, ADDRINT *tgt_esp, UINT32 imm, ADDRINT read_size, UInt32 modeled)
{
   assert ( read_size == sizeof ( ADDRINT ) );

   ADDRINT next_ip;

   Sim()->getCoreManager()->getCurrentCore()->accessMemory(Core::NONE, Core::READ, (IntPtr) *tgt_esp, (char*) &next_ip, (UInt32) read_size, (Core::MemModeled)modeled, eip);

   *tgt_esp = *tgt_esp + read_size;
   *tgt_esp = *tgt_esp + imm;

   return next_ip;
}

ADDRINT emuLeave(ADDRINT eip, ADDRINT tgt_esp, ADDRINT *tgt_ebp, ADDRINT read_size)
{
   assert ( read_size == sizeof ( ADDRINT ) );

   tgt_esp = *tgt_ebp;

   memOp (eip, Core::NONE, Core::READ, (IntPtr) tgt_esp, (char*) tgt_ebp, (UInt32) read_size);

   tgt_esp += read_size;

   return tgt_esp;
}

ADDRINT redirectPushf (ADDRINT eip, ADDRINT tgt_esp, ADDRINT size )
{
   assert (size == sizeof (ADDRINT));

   Core *core = Sim()->getCoreManager()->getCurrentCore();

   if (core)
   {
      return core->getPinMemoryManager()->redirectPushf (eip, tgt_esp, size);
   }
   else
   {
      return tgt_esp;
   }
}

ADDRINT completePushf (ADDRINT eip, ADDRINT esp, ADDRINT size )
{
   assert (size == sizeof(ADDRINT));

   Core *core = Sim()->getCoreManager()->getCurrentCore();

   if (core)
   {
      return core->getPinMemoryManager()->completePushf (eip, esp, size);
   }
   else
   {
      return esp;
   }
}

ADDRINT redirectPopf (ADDRINT eip, ADDRINT tgt_esp, ADDRINT size)
{
   assert (size == sizeof (ADDRINT));

   Core *core = Sim()->getCoreManager()->getCurrentCore();

   if (core)
   {
      return core->getPinMemoryManager()->redirectPopf (eip, tgt_esp, size);
   }
   else
   {
      return tgt_esp;
   }
}

ADDRINT completePopf (ADDRINT eip, ADDRINT esp, ADDRINT size)
{
   assert (size == sizeof (ADDRINT));

   Core *core = Sim()->getCoreManager()->getCurrentCore();

   if (core)
   {
      return core->getPinMemoryManager()->completePopf (eip, esp, size);
   }
   else
   {
      return esp;
   }
}

// FIXME:
// Memory accesses with a LOCK prefix made by cores are not handled correctly at the moment
// Once the memory accesses go through the coherent shared memory system, all LOCK'ed
// memory accesses from the cores would be handled correctly.

ADDRINT redirectMemOp (ADDRINT eip, bool has_lock_prefix, bool executing, ADDRINT tgt_ea, ADDRINT size, UInt32 op_num, UInt32 is_read, ADDRINT reg_orig)
{
   Core *core = Sim()->getCoreManager()->getCurrentCore();

   if (core)
   {
      if (executing)
      {
         PinMemoryManager *mem_manager = core->getPinMemoryManager ();
         assert (mem_manager != NULL);

         return (ADDRINT) mem_manager->redirectMemOp (eip, has_lock_prefix, (IntPtr) tgt_ea, (IntPtr) size, op_num, is_read);
      }
      else
      {
         DynamicInstructionInfo info = DynamicInstructionInfo::createMemoryInfo(eip, false, SubsecondTime::Zero(), tgt_ea, size, Operand::READ, 0, HitWhere::UNKNOWN);
         core->getPerformanceModel()->pushDynamicInstructionInfo(info);

         // Don't do the load, instead write the original value back into the target register
         return reg_orig;
      }
   }
   else
   {
      // Make sure that no instructions with the
      // LOCK prefix execute in a non-core
      // assert (!has_lock_prefix);
      // cerr << "ins with LOCK prefix in a non-core" << endl;

      return tgt_ea;
   }
}

ADDRINT redirectMemOpSaveEa(ADDRINT ea)
{
   return ea;
}

VOID completeMemWrite (ADDRINT eip, bool has_lock_prefix, bool executing, ADDRINT tgt_ea, ADDRINT size, UInt32 op_num)
{
   Core *core = Sim()->getCoreManager()->getCurrentCore();

   if (core)
   {
      if (executing)
      {
         core->getPinMemoryManager()->completeMemWrite (eip, has_lock_prefix, (IntPtr) tgt_ea, (IntPtr) size, op_num);
      }
      else
      {
         DynamicInstructionInfo info = DynamicInstructionInfo::createMemoryInfo(eip, false, SubsecondTime::Zero(), tgt_ea, size, Operand::WRITE, 0, HitWhere::UNKNOWN);
         core->getPerformanceModel()->pushDynamicInstructionInfo(info);
      }
   }
   else
   {
      // Make sure that no instructions with the
      // LOCK prefix execute in a non-core
      // assert (!has_lock_prefix);
      // cerr << "ins with LOCK prefix in a non-core" << endl;
   }

   return;
}