-	Test Bench Code:

module testbed();
reg [3:0]a;
reg [3:0]x;
reg c_in;
wire [3:0]sum;
wire c_out;

fouraddsub AS1(sum, c_out, a, x, c_in);
initial
begin
a= 4'b0000; x= 4'b0001;  c_in=1'b0;
#25; a= 4'b0011; x= 4'b0100; c_in=1'b0;
#25; a= 4'b0110; x= 4'b0111; c_in=1'b1;
#25; a= 4'b1000; x= 4'b0001; c_in=1'b1;
#25; a= 4'b1101; x= 4'b1001; c_in=1'b1;
#25; a= 4'b1010; x= 4'b1100; c_in=1'b1;
#25;
end
initial
#150 $finish;
Endmodule
