{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 73.3824,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 321.754,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 505.21,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 9,
	"finish__design__instance__area__class:sequential_cell": 863.654,
	"finish__design__instance__count__class:multi_input_combinational_cell": 14,
	"finish__design__instance__area__class:multi_input_combinational_cell": 683.021,
	"finish__design__instance__count": 43,
	"finish__design__instance__area": 2475.24,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.22869,
	"finish__clock__skew__setup": 0.000512396,
	"finish__clock__skew__hold": 0.000512396,
	"finish__timing__drv__max_slew_limit": 0.915891,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 1,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00466778,
	"finish__power__switching__total": 0.0010371,
	"finish__power__leakage__total": 1.89829e-07,
	"finish__power__total": 0.00570507,
	"finish__design__io": 13,
	"finish__design__die__area": 287462,
	"finish__design__core__area": 282423,
	"finish__design__instance__count": 520,
	"finish__design__instance__area": 5167.81,
	"finish__design__instance__count__stdcell": 520,
	"finish__design__instance__area__stdcell": 5167.81,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0182981,
	"finish__design__instance__utilization__stdcell": 0.0182981,
	"finish__design__rows": 105,
	"finish__design__rows:GF018hv5v_green_sc9": 105,
	"finish__design__sites": 100065,
	"finish__design__sites:GF018hv5v_green_sc9": 100065,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}