<stg><name>scurve_adder36</name>


<trans_list>

<trans id="292" from="1" to="2">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="3">
<condition id="63">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="2" to="2">
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="3" to="4">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="4" to="9">
<condition id="65">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="4" to="5">
<condition id="70">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="7">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="7" to="8">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="8" to="4">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="9" to="10">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="10" to="13">
<condition id="71">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="10" to="11">
<condition id="74">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="11" to="12">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="12" to="10">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.preheader172:0  call void (...)* @_ssdm_op_SpecBitsMap(i128* %in_stream0_V_data_V), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader172:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_stream0_V_keep_V), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader172:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_stream0_V_strb_V), !map !75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader172:3  call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream0_V_user_V), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader172:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream0_V_last_V), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader172:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream0_V_id_V), !map !87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader172:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream0_V_dest_V), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.preheader172:7  call void (...)* @_ssdm_op_SpecBitsMap(i512* %out_stream_V_data_V), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader172:8  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_keep_V), !map !99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.preheader172:9  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_strb_V), !map !103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader172:10  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_user_V), !map !107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader172:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader172:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_V_id_V), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader172:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_dest_V), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader172:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %N_ADDS), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader172:15  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @scurve_adder36_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader172:16  %N_ADDS_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %N_ADDS)

]]></Node>
<StgValue><ssdm name="N_ADDS_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:17  %sum_pix_ch0_0 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:18  %sum_pix_ch0_1 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:19  %sum_pix_ch0_2 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:20  %sum_pix_ch0_3 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:21  %sum_pix_ch0_4 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:22  %sum_pix_ch0_5 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:23  %sum_pix_ch0_6 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:24  %sum_pix_ch0_7 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:25  %sum_pix_ch0_8 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_8"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:26  %sum_pix_ch0_9 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:27  %sum_pix_ch0_10 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:28  %sum_pix_ch0_11 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:29  %sum_pix_ch0_12 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_12"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:30  %sum_pix_ch0_13 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_13"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:31  %sum_pix_ch0_14 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_14"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
.preheader172:32  %sum_pix_ch0_15 = alloca [144 x i32], align 16

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_15"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="6" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
.preheader172:33  call void (...)* @_ssdm_op_SpecInterface(i128* %in_stream0_V_data_V, i16* %in_stream0_V_keep_V, i16* %in_stream0_V_strb_V, i6* %in_stream0_V_user_V, i1* %in_stream0_V_last_V, i5* %in_stream0_V_id_V, i6* %in_stream0_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="6" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
.preheader172:34  call void (...)* @_ssdm_op_SpecInterface(i512* %out_stream_V_data_V, i64* %out_stream_V_keep_V, i64* %out_stream_V_strb_V, i6* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader172:35  call void (...)* @_ssdm_op_SpecInterface(i16 %N_ADDS, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader172:36  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader172:37  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i = phi i8 [ %i_3, %1 ], [ 0, %.preheader172 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond1 = icmp eq i8 %i, -112

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_3 = add i8 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader1.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_1 = zext i8 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sum_pix_ch0_0_addr = getelementptr [144 x i32]* %sum_pix_ch0_0, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store i32 0, i32* %sum_pix_ch0_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sum_pix_ch0_1_addr = getelementptr [144 x i32]* %sum_pix_ch0_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_1_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store i32 0, i32* %sum_pix_ch0_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sum_pix_ch0_2_addr = getelementptr [144 x i32]* %sum_pix_ch0_2, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_2_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store i32 0, i32* %sum_pix_ch0_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %sum_pix_ch0_3_addr = getelementptr [144 x i32]* %sum_pix_ch0_3, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:10  store i32 0, i32* %sum_pix_ch0_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sum_pix_ch0_4_addr = getelementptr [144 x i32]* %sum_pix_ch0_4, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_4_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:12  store i32 0, i32* %sum_pix_ch0_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %sum_pix_ch0_5_addr = getelementptr [144 x i32]* %sum_pix_ch0_5, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_5_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:14  store i32 0, i32* %sum_pix_ch0_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %sum_pix_ch0_6_addr = getelementptr [144 x i32]* %sum_pix_ch0_6, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_6_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:16  store i32 0, i32* %sum_pix_ch0_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %sum_pix_ch0_7_addr = getelementptr [144 x i32]* %sum_pix_ch0_7, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_7_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:18  store i32 0, i32* %sum_pix_ch0_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %sum_pix_ch0_8_addr = getelementptr [144 x i32]* %sum_pix_ch0_8, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_8_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:20  store i32 0, i32* %sum_pix_ch0_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sum_pix_ch0_9_addr = getelementptr [144 x i32]* %sum_pix_ch0_9, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_9_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:22  store i32 0, i32* %sum_pix_ch0_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sum_pix_ch0_10_addr = getelementptr [144 x i32]* %sum_pix_ch0_10, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_10_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:24  store i32 0, i32* %sum_pix_ch0_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %sum_pix_ch0_11_addr = getelementptr [144 x i32]* %sum_pix_ch0_11, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_11_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:26  store i32 0, i32* %sum_pix_ch0_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %sum_pix_ch0_12_addr = getelementptr [144 x i32]* %sum_pix_ch0_12, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_12_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:28  store i32 0, i32* %sum_pix_ch0_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sum_pix_ch0_13_addr = getelementptr [144 x i32]* %sum_pix_ch0_13, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_13_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:30  store i32 0, i32* %sum_pix_ch0_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sum_pix_ch0_14_addr = getelementptr [144 x i32]* %sum_pix_ch0_14, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_14_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:32  store i32 0, i32* %sum_pix_ch0_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %sum_pix_ch0_15_addr = getelementptr [144 x i32]* %sum_pix_ch0_15, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_15_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:34  store i32 0, i32* %sum_pix_ch0_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
.preheader1.preheader:0  %tmp = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %N_ADDS_read, i7 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="23">
<![CDATA[
.preheader1.preheader:1  %p_shl = zext i23 %tmp to i24

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader1.preheader:2  %tmp_7 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %N_ADDS_read, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="20">
<![CDATA[
.preheader1.preheader:3  %p_shl2 = zext i20 %tmp_7 to i24

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader1.preheader:4  %bound = add i24 %p_shl, %p_shl2

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:5  br label %.preheader129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.preheader129:0  %indvar_flatten = phi i24 [ 0, %.preheader1.preheader ], [ %indvar_flatten_next, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader129:1  %i_1 = phi i8 [ 0, %.preheader1.preheader ], [ %i_5, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader129:2  %exitcond_flatten = icmp eq i24 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader129:3  %indvar_flatten_next = add i24 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader129:4  br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:0  %exitcond = icmp eq i8 %i_1, -112

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader1:1  %i_1_mid2 = select i1 %exitcond, i8 0, i8 %i_1

]]></Node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="178" op_0_bw="178" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="6" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.preheader1:5  %empty_6 = call { i128, i16, i16, i6, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i6P.i1P.i5P.i6P(i128* %in_stream0_V_data_V, i16* %in_stream0_V_keep_V, i16* %in_stream0_V_strb_V, i6* %in_stream0_V_user_V, i1* %in_stream0_V_last_V, i5* %in_stream0_V_id_V, i6* %in_stream0_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:104  %i_5 = add i8 1, %i_1_mid2

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:4  %tmp_8 = zext i8 %i_1_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="178" op_0_bw="178" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="6" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.preheader1:5  %empty_6 = call { i128, i16, i16, i6, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i6P.i1P.i5P.i6P(i128* %in_stream0_V_data_V, i16* %in_stream0_V_keep_V, i16* %in_stream0_V_strb_V, i6* %in_stream0_V_user_V, i1* %in_stream0_V_last_V, i5* %in_stream0_V_id_V, i6* %in_stream0_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="128" op_0_bw="178">
<![CDATA[
.preheader1:6  %tmp_data_V = extractvalue { i128, i16, i16, i6, i1, i5, i6 } %empty_6, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="128">
<![CDATA[
.preheader1:7  %tmp_9 = trunc i128 %tmp_data_V to i8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:9  %sum_pix_ch0_0_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_0_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:10  %sum_pix_ch0_0_load_1 = load i32* %sum_pix_ch0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_0_load_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:13  %phitmp_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="phitmp_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:15  %sum_pix_ch0_1_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_1_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:16  %sum_pix_ch0_1_load_1 = load i32* %sum_pix_ch0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_1_load_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:19  %phitmp_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="phitmp_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:21  %sum_pix_ch0_2_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_2_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:22  %sum_pix_ch0_2_load_1 = load i32* %sum_pix_ch0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_2_load_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:25  %phitmp_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="phitmp_3"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:27  %sum_pix_ch0_3_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_3, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_3_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:28  %sum_pix_ch0_3_load_1 = load i32* %sum_pix_ch0_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_3_load_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:31  %phitmp_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="phitmp_4"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:33  %sum_pix_ch0_4_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_4, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_4_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:34  %sum_pix_ch0_4_load_1 = load i32* %sum_pix_ch0_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_4_load_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:37  %phitmp_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="phitmp_5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:39  %sum_pix_ch0_5_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_5, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_5_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:40  %sum_pix_ch0_5_load_1 = load i32* %sum_pix_ch0_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_5_load_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:43  %phitmp_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="phitmp_6"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:45  %sum_pix_ch0_6_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_6, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_6_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:46  %sum_pix_ch0_6_load_1 = load i32* %sum_pix_ch0_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_6_load_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:49  %phitmp_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="phitmp_7"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:51  %sum_pix_ch0_7_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_7, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_7_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:52  %sum_pix_ch0_7_load_1 = load i32* %sum_pix_ch0_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_7_load_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:55  %phitmp_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="phitmp_8"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:57  %sum_pix_ch0_8_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_8, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_8_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:58  %sum_pix_ch0_8_load_1 = load i32* %sum_pix_ch0_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_8_load_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:61  %phitmp_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="phitmp_9"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:63  %sum_pix_ch0_9_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_9, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_9_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:64  %sum_pix_ch0_9_load_1 = load i32* %sum_pix_ch0_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_9_load_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:67  %phitmp_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="phitmp_s"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:69  %sum_pix_ch0_10_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_10, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_10_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:70  %sum_pix_ch0_10_load_1 = load i32* %sum_pix_ch0_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_10_load_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:73  %phitmp_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="phitmp_10"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:75  %sum_pix_ch0_11_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_11, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_11_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:76  %sum_pix_ch0_11_load_1 = load i32* %sum_pix_ch0_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_11_load_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:79  %phitmp_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="phitmp_11"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:81  %sum_pix_ch0_12_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_12, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_12_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:82  %sum_pix_ch0_12_load_1 = load i32* %sum_pix_ch0_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_12_load_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:85  %phitmp_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="phitmp_12"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:87  %sum_pix_ch0_13_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_13, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_13_addr_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:88  %sum_pix_ch0_13_load_1 = load i32* %sum_pix_ch0_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_13_load_1"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:91  %phitmp_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="phitmp_13"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:93  %sum_pix_ch0_14_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_14, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_14_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:94  %sum_pix_ch0_14_load_1 = load i32* %sum_pix_ch0_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_14_load_1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1:97  %phitmp_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="phitmp_14"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:99  %sum_pix_ch0_15_addr_2 = getelementptr [144 x i32]* %sum_pix_ch0_15, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_15_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:100  %sum_pix_ch0_15_load_1 = load i32* %sum_pix_ch0_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_15_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:10  %sum_pix_ch0_0_load_1 = load i32* %sum_pix_ch0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_0_load_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:16  %sum_pix_ch0_1_load_1 = load i32* %sum_pix_ch0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_1_load_1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:22  %sum_pix_ch0_2_load_1 = load i32* %sum_pix_ch0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_2_load_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:28  %sum_pix_ch0_3_load_1 = load i32* %sum_pix_ch0_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_3_load_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:34  %sum_pix_ch0_4_load_1 = load i32* %sum_pix_ch0_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_4_load_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:40  %sum_pix_ch0_5_load_1 = load i32* %sum_pix_ch0_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_5_load_1"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:46  %sum_pix_ch0_6_load_1 = load i32* %sum_pix_ch0_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_6_load_1"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:52  %sum_pix_ch0_7_load_1 = load i32* %sum_pix_ch0_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_7_load_1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:58  %sum_pix_ch0_8_load_1 = load i32* %sum_pix_ch0_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_8_load_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:64  %sum_pix_ch0_9_load_1 = load i32* %sum_pix_ch0_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_9_load_1"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:70  %sum_pix_ch0_10_load_1 = load i32* %sum_pix_ch0_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_10_load_1"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:76  %sum_pix_ch0_11_load_1 = load i32* %sum_pix_ch0_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_11_load_1"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:82  %sum_pix_ch0_12_load_1 = load i32* %sum_pix_ch0_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_12_load_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:88  %sum_pix_ch0_13_load_1 = load i32* %sum_pix_ch0_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_13_load_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:94  %sum_pix_ch0_14_load_1 = load i32* %sum_pix_ch0_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_14_load_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:100  %sum_pix_ch0_15_load_1 = load i32* %sum_pix_ch0_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_15_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:8  %tmp_s = zext i8 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:11  %tmp_5 = add i32 %sum_pix_ch0_0_load_1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:14  %tmp_20_1 = zext i8 %phitmp_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:17  %tmp_21_1 = add i32 %sum_pix_ch0_1_load_1, %tmp_20_1

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:20  %tmp_20_2 = zext i8 %phitmp_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:23  %tmp_21_2 = add i32 %sum_pix_ch0_2_load_1, %tmp_20_2

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:26  %tmp_20_3 = zext i8 %phitmp_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:29  %tmp_21_3 = add i32 %sum_pix_ch0_3_load_1, %tmp_20_3

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:32  %tmp_20_4 = zext i8 %phitmp_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:35  %tmp_21_4 = add i32 %sum_pix_ch0_4_load_1, %tmp_20_4

]]></Node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:38  %tmp_20_5 = zext i8 %phitmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:41  %tmp_21_5 = add i32 %sum_pix_ch0_5_load_1, %tmp_20_5

]]></Node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:44  %tmp_20_6 = zext i8 %phitmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:47  %tmp_21_6 = add i32 %sum_pix_ch0_6_load_1, %tmp_20_6

]]></Node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:50  %tmp_20_7 = zext i8 %phitmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:53  %tmp_21_7 = add i32 %sum_pix_ch0_7_load_1, %tmp_20_7

]]></Node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:56  %tmp_20_8 = zext i8 %phitmp_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:59  %tmp_21_8 = add i32 %sum_pix_ch0_8_load_1, %tmp_20_8

]]></Node>
<StgValue><ssdm name="tmp_21_8"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:62  %tmp_20_9 = zext i8 %phitmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:65  %tmp_21_9 = add i32 %sum_pix_ch0_9_load_1, %tmp_20_9

]]></Node>
<StgValue><ssdm name="tmp_21_9"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:68  %tmp_20_s = zext i8 %phitmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:71  %tmp_21_s = add i32 %sum_pix_ch0_10_load_1, %tmp_20_s

]]></Node>
<StgValue><ssdm name="tmp_21_s"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:74  %tmp_20_10 = zext i8 %phitmp_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:77  %tmp_21_10 = add i32 %sum_pix_ch0_11_load_1, %tmp_20_10

]]></Node>
<StgValue><ssdm name="tmp_21_10"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:80  %tmp_20_11 = zext i8 %phitmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:83  %tmp_21_11 = add i32 %sum_pix_ch0_12_load_1, %tmp_20_11

]]></Node>
<StgValue><ssdm name="tmp_21_11"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:86  %tmp_20_12 = zext i8 %phitmp_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:89  %tmp_21_12 = add i32 %sum_pix_ch0_13_load_1, %tmp_20_12

]]></Node>
<StgValue><ssdm name="tmp_21_12"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:92  %tmp_20_13 = zext i8 %phitmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:95  %tmp_21_13 = add i32 %sum_pix_ch0_14_load_1, %tmp_20_13

]]></Node>
<StgValue><ssdm name="tmp_21_13"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
.preheader1:98  %tmp_20_14 = zext i8 %phitmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:101  %tmp_21_14 = add i32 %sum_pix_ch0_15_load_1, %tmp_20_14

]]></Node>
<StgValue><ssdm name="tmp_21_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:12  store i32 %tmp_5, i32* %sum_pix_ch0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:18  store i32 %tmp_21_1, i32* %sum_pix_ch0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:24  store i32 %tmp_21_2, i32* %sum_pix_ch0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:30  store i32 %tmp_21_3, i32* %sum_pix_ch0_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:36  store i32 %tmp_21_4, i32* %sum_pix_ch0_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:42  store i32 %tmp_21_5, i32* %sum_pix_ch0_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:48  store i32 %tmp_21_6, i32* %sum_pix_ch0_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:54  store i32 %tmp_21_7, i32* %sum_pix_ch0_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:60  store i32 %tmp_21_8, i32* %sum_pix_ch0_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:66  store i32 %tmp_21_9, i32* %sum_pix_ch0_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:72  store i32 %tmp_21_s, i32* %sum_pix_ch0_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:78  store i32 %tmp_21_10, i32* %sum_pix_ch0_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:84  store i32 %tmp_21_11, i32* %sum_pix_ch0_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:90  store i32 %tmp_21_12, i32* %sum_pix_ch0_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:96  store i32 %tmp_21_13, i32* %sum_pix_ch0_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:102  store i32 %tmp_21_14, i32* %sum_pix_ch0_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader1:103  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:105  br label %.preheader129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i8 [ %i_4, %_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1  %exitcond4 = icmp eq i8 %i_2, -112

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %i_4 = add i8 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond4, label %2, label %_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:2  %tmp_last_V = icmp eq i8 %i_2, -113

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:3  %tmp_6 = zext i8 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:4  %sum_pix_ch0_0_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_0, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_0_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:5  %sum_pix_ch0_0_load = load i32* %sum_pix_ch0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_0_load"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:6  %sum_pix_ch0_1_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_1, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_1_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:7  %sum_pix_ch0_1_load = load i32* %sum_pix_ch0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_1_load"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:8  %sum_pix_ch0_2_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_2, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_2_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:9  %sum_pix_ch0_2_load = load i32* %sum_pix_ch0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_2_load"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:10  %sum_pix_ch0_3_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_3, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_3_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %sum_pix_ch0_3_load = load i32* %sum_pix_ch0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_3_load"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:12  %sum_pix_ch0_4_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_4, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_4_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:13  %sum_pix_ch0_4_load = load i32* %sum_pix_ch0_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_4_load"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:14  %sum_pix_ch0_5_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_5, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_5_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:15  %sum_pix_ch0_5_load = load i32* %sum_pix_ch0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_5_load"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:16  %sum_pix_ch0_6_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_6, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_6_addr_1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:17  %sum_pix_ch0_6_load = load i32* %sum_pix_ch0_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_6_load"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %sum_pix_ch0_7_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_7, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_7_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:19  %sum_pix_ch0_7_load = load i32* %sum_pix_ch0_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_7_load"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:20  %sum_pix_ch0_8_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_8, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_8_addr_1"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:21  %sum_pix_ch0_8_load = load i32* %sum_pix_ch0_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_8_load"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:22  %sum_pix_ch0_9_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_9, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_9_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:23  %sum_pix_ch0_9_load = load i32* %sum_pix_ch0_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_9_load"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:24  %sum_pix_ch0_10_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_10, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_10_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:25  %sum_pix_ch0_10_load = load i32* %sum_pix_ch0_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_10_load"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:26  %sum_pix_ch0_11_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_11, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_11_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:27  %sum_pix_ch0_11_load = load i32* %sum_pix_ch0_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_11_load"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:28  %sum_pix_ch0_12_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_12, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_12_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:29  %sum_pix_ch0_12_load = load i32* %sum_pix_ch0_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_12_load"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:30  %sum_pix_ch0_13_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_13, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_13_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:31  %sum_pix_ch0_13_load = load i32* %sum_pix_ch0_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_13_load"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:32  %sum_pix_ch0_14_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_14, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_14_addr_1"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:33  %sum_pix_ch0_14_load = load i32* %sum_pix_ch0_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_14_load"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:34  %sum_pix_ch0_15_addr_1 = getelementptr [144 x i32]* %sum_pix_ch0_15, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_15_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:35  %sum_pix_ch0_15_load = load i32* %sum_pix_ch0_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_15_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="268" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:5  %sum_pix_ch0_0_load = load i32* %sum_pix_ch0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_0_load"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:7  %sum_pix_ch0_1_load = load i32* %sum_pix_ch0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_1_load"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:9  %sum_pix_ch0_2_load = load i32* %sum_pix_ch0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_2_load"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %sum_pix_ch0_3_load = load i32* %sum_pix_ch0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_3_load"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:13  %sum_pix_ch0_4_load = load i32* %sum_pix_ch0_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_4_load"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:15  %sum_pix_ch0_5_load = load i32* %sum_pix_ch0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_5_load"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:17  %sum_pix_ch0_6_load = load i32* %sum_pix_ch0_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_6_load"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:19  %sum_pix_ch0_7_load = load i32* %sum_pix_ch0_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_7_load"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:21  %sum_pix_ch0_8_load = load i32* %sum_pix_ch0_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_8_load"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:23  %sum_pix_ch0_9_load = load i32* %sum_pix_ch0_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_9_load"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:25  %sum_pix_ch0_10_load = load i32* %sum_pix_ch0_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_10_load"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:27  %sum_pix_ch0_11_load = load i32* %sum_pix_ch0_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_11_load"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:29  %sum_pix_ch0_12_load = load i32* %sum_pix_ch0_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_12_load"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:31  %sum_pix_ch0_13_load = load i32* %sum_pix_ch0_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_13_load"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:33  %sum_pix_ch0_14_load = load i32* %sum_pix_ch0_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_14_load"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:35  %sum_pix_ch0_15_load = load i32* %sum_pix_ch0_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_pix_ch0_15_load"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:36  %tmp_data_V_1 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %sum_pix_ch0_15_load, i32 %sum_pix_ch0_14_load, i32 %sum_pix_ch0_13_load, i32 %sum_pix_ch0_12_load, i32 %sum_pix_ch0_11_load, i32 %sum_pix_ch0_10_load, i32 %sum_pix_ch0_9_load, i32 %sum_pix_ch0_8_load, i32 %sum_pix_ch0_7_load, i32 %sum_pix_ch0_6_load, i32 %sum_pix_ch0_5_load, i32 %sum_pix_ch0_4_load, i32 %sum_pix_ch0_3_load, i32 %sum_pix_ch0_2_load, i32 %sum_pix_ch0_1_load, i32 %sum_pix_ch0_0_load)

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="6" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="512" op_9_bw="64" op_10_bw="64" op_11_bw="6" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:37  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i64P.i6P.i1P.i5P.i6P(i512* %out_stream_V_data_V, i64* %out_stream_V_keep_V, i64* %out_stream_V_strb_V, i6* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i512 %tmp_data_V_1, i64 -1, i64 -1, i6 0, i1 %tmp_last_V, i5 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="6" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="512" op_9_bw="64" op_10_bw="64" op_11_bw="6" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:37  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i64P.i6P.i1P.i5P.i6P(i512* %out_stream_V_data_V, i64* %out_stream_V_keep_V, i64* %out_stream_V_strb_V, i6* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i512 %tmp_data_V_1, i64 -1, i64 -1, i6 0, i1 %tmp_last_V, i5 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:38  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi512ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:39  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
