// Seed: 3702781411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wor id_5;
  input wire id_4;
  assign module_1.id_0 = 0;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = -1;
  localparam id_7 = "";
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    output tri1  id_2
    , id_7,
    input  wand  id_3,
    output tri0  id_4,
    output tri   id_5
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  id_8 :
  assert property (@(posedge id_7 ~^ 1) id_8)
  else $clog2(79);
  ;
endmodule
