EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V
#
DEF +5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# ADP5070
#
DEF ADP5070 U 0 40 Y Y 1 F N
F0 "U" -300 800 60 H V C CNN
F1 "ADP5070" 150 800 60 H V C CNN
F2 "" 1350 -1250 60 H V C CNN
F3 "" 1350 -1250 60 H V C CNN
DRAW
S -350 750 350 -650 0 1 0 N
X PGND 1 550 0 200 L 50 50 1 1 I
X SW1 2 550 350 200 L 50 50 1 1 I
X INDB 3 550 650 200 L 50 50 1 1 I
X SYNC 4 -550 -350 200 R 50 50 1 1 I
X SEQ 5 -550 -550 200 R 50 50 1 1 I
X SLEW 6 -550 -450 200 R 50 50 1 1 I
X FB1 7 550 150 200 L 50 50 1 1 I
X COMP1 8 -550 550 200 R 50 50 1 1 I
X EN1 9 -550 450 200 R 50 50 1 1 I
X SS 10 -550 650 200 R 50 50 1 1 I
X SW2 20 550 -550 200 L 50 50 1 1 I
X EN2 11 -550 50 200 R 50 50 1 1 I
X COMP2 12 -550 -250 200 R 50 50 1 1 I
X FB2 13 550 -350 200 L 50 50 1 1 I
X VREF 14 550 -150 200 L 50 50 1 1 I
X AGND 15 0 -850 200 U 50 50 1 1 I
X VREG 16 -550 -150 200 R 50 50 1 1 I
X PVIN1 17 -550 350 200 R 50 50 1 1 I
X PVINSYS 18 -550 150 200 R 50 50 1 1 I
X PVIN2 19 -550 250 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# ADP7142
#
DEF ADP7142 U 0 40 Y Y 1 F N
F0 "U" -150 -150 60 H V C CNN
F1 "ADP7142" 0 450 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 400 200 -100 0 1 0 N
X VIN 1 -400 300 200 R 50 50 1 1 I
X GND 2 0 -300 200 U 50 50 1 1 I
X EN 3 -400 150 200 R 50 50 1 1 I
X ADJ 4 400 50 200 L 50 50 1 1 I
X VOUT 5 400 300 200 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# ADP7182
#
DEF ADP7182 U 0 40 Y Y 1 F N
F0 "U" -150 -150 60 H V C CNN
F1 "ADP7182" 0 450 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 400 200 -100 0 1 0 N
X GND 1 0 -300 200 U 50 50 1 1 I
X VIN 2 -400 300 200 R 50 50 1 1 I
X EN 3 -400 150 200 R 50 50 1 1 I
X ADJ 4 400 50 200 L 50 50 1 1 I
X VOUT 5 400 300 200 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# CONN_01X16
#
DEF CONN_01X16 P 0 40 Y N 1 F N
F0 "P" 0 850 50 H V C CNN
F1 "CONN_01X16" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Pin_Header_Straight_1X16
 Pin_Header_Angled_1X16
 Socket_Strip_Straight_1X16
 Socket_Strip_Angled_1X16
$ENDFPLIST
DRAW
S -50 -745 10 -755 0 1 0 N
S -50 -645 10 -655 0 1 0 N
S -50 -545 10 -555 0 1 0 N
S -50 -445 10 -455 0 1 0 N
S -50 -345 10 -355 0 1 0 N
S -50 -245 10 -255 0 1 0 N
S -50 -145 10 -155 0 1 0 N
S -50 -45 10 -55 0 1 0 N
S -50 55 10 45 0 1 0 N
S -50 155 10 145 0 1 0 N
S -50 255 10 245 0 1 0 N
S -50 355 10 345 0 1 0 N
S -50 455 10 445 0 1 0 N
S -50 555 10 545 0 1 0 N
S -50 655 10 645 0 1 0 N
S -50 755 10 745 0 1 0 N
S -50 800 50 -800 0 1 0 N
X P1 1 -200 750 150 R 50 50 1 1 P
X P2 2 -200 650 150 R 50 50 1 1 P
X P3 3 -200 550 150 R 50 50 1 1 P
X P4 4 -200 450 150 R 50 50 1 1 P
X P5 5 -200 350 150 R 50 50 1 1 P
X P6 6 -200 250 150 R 50 50 1 1 P
X P7 7 -200 150 150 R 50 50 1 1 P
X P8 8 -200 50 150 R 50 50 1 1 P
X P9 9 -200 -50 150 R 50 50 1 1 P
X P10 10 -200 -150 150 R 50 50 1 1 P
X P11 11 -200 -250 150 R 50 50 1 1 P
X P12 12 -200 -350 150 R 50 50 1 1 P
X P13 13 -200 -450 150 R 50 50 1 1 P
X P14 14 -200 -550 150 R 50 50 1 1 P
X P15 15 -200 -650 150 R 50 50 1 1 P
X P16 16 -200 -750 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CP
#
DEF CP C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "CP" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 CP*
 C_Axial*
 C_Radial*
 TantalC*
 C*elec
 c_elec*
 SMD*_Pol
$ENDFPLIST
DRAW
S -90 20 -90 40 0 1 0 N
S -90 20 90 20 0 1 0 N
S 90 -20 -90 -40 0 1 0 F
S 90 40 -90 40 0 1 0 N
S 90 40 90 20 0 1 0 N
P 2 0 1 0 -70 90 -30 90 N
P 2 0 1 0 -50 110 -50 70 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# C_Small
#
DEF C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 75 D 40 40 1 1 P
X ~ 2 0 -100 80 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# Crystal_Small
#
DEF Crystal_Small Y 0 40 N N 1 F N
F0 "Y" 0 100 50 H V C CNN
F1 "Crystal_Small" 0 -100 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Crystal_
$ENDFPLIST
DRAW
S -30 -60 30 60 0 1 0 N
P 2 0 1 0 -50 -30 -50 30 N
P 2 0 1 0 50 -30 50 30 N
X 1 1 -100 0 50 R 40 40 1 1 P
X 2 2 100 0 50 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# D_Small
#
DEF D_Small D 0 10 N N 1 F N
F0 "D" -50 80 50 H V L CNN
F1 "D_Small" -150 -80 50 H V L CNN
F2 "" 0 0 50 V V C CNN
F3 "" 0 0 50 V V C CNN
$FPLIST
 Diode_*
 D-Pak_TO252AA
 *SingleDiode
 *SingleDiode*
 *_Diode_*
$ENDFPLIST
DRAW
P 2 0 1 0 -30 -40 -30 40 N
P 4 0 1 0 30 -40 -30 0 30 40 30 -40 F
X K 1 -100 0 70 R 50 50 1 1 P
X A 2 100 0 70 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# IS64WV102416
#
DEF IS64WV102416 U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "IS64WV102416" -100 0 60 V V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -500 1150 500 -1150 0 1 0 N
X A4 1 -800 700 300 R 50 50 1 1 I
X A3 2 -800 800 300 R 50 50 1 1 I
X A2 3 -800 900 300 R 50 50 1 1 I
X A1 4 -800 1000 300 R 50 50 1 1 I
X A0 5 -800 1100 300 R 50 50 1 1 I
X NC 6 -800 -900 300 R 50 50 1 1 I
X _CE 7 800 -700 300 L 50 50 1 1 I
X DQ0 8 800 1100 300 L 50 50 1 1 I
X DQ1 9 800 1000 300 L 50 50 1 1 I
X DQ2 10 800 900 300 L 50 50 1 1 I
X A19 20 -800 -800 300 R 50 50 1 1 I
X A9 30 -800 200 300 R 50 50 1 1 I
X DQ14 40 800 -300 300 L 50 50 1 1 I
X DQ3 11 800 800 300 L 50 50 1 1 I
X A18 21 -800 -700 300 R 50 50 1 1 I
X NC 31 -800 -1100 300 R 50 50 1 1 I
X DQ15 41 800 -400 300 L 50 50 1 1 I
X VDD 12 -50 1450 300 D 50 50 1 1 W
X A17 22 -800 -600 300 R 50 50 1 1 I
X DQ8 32 800 300 300 L 50 50 1 1 I
X _LB 42 800 -1100 300 L 50 50 1 1 I
X VSS 13 -50 -1450 300 U 50 50 1 1 W
X A16 23 -800 -500 300 R 50 50 1 1 I
X DQ9 33 800 200 300 L 50 50 1 1 I
X _UB 43 800 -1000 300 L 50 50 1 1 I
X DQ4 14 800 700 300 L 50 50 1 1 I
X A15 24 -800 -400 300 R 50 50 1 1 I
X DQ10 34 800 100 300 L 50 50 1 1 I
X _OE 44 800 -900 300 L 50 50 1 1 I
X DQ5 15 800 600 300 L 50 50 1 1 I
X A14 25 -800 -300 300 R 50 50 1 1 I
X DQ11 35 800 0 300 L 50 50 1 1 I
X A8 45 -800 300 300 R 50 50 1 1 I
X DQ6 16 800 500 300 L 50 50 1 1 I
X A13 26 -800 -200 300 R 50 50 1 1 I
X VDDQ 36 50 1450 300 D 50 50 1 1 W
X A7 46 -800 400 300 R 50 50 1 1 I
X DQ7 17 800 400 300 L 50 50 1 1 I
X A12 27 -800 -100 300 R 50 50 1 1 I
X VSSQ 37 50 -1450 300 U 50 50 1 1 W
X A6 47 -800 500 300 R 50 50 1 1 I
X _WE 18 800 -800 300 L 50 50 1 1 I
X A11 28 -800 0 300 R 50 50 1 1 I
X DQ12 38 800 -100 300 L 50 50 1 1 I
X A5 48 -800 600 300 R 50 50 1 1 I
X NC 19 -800 -1000 300 R 50 50 1 1 I
X A10 29 -800 100 300 R 50 50 1 1 I
X DQ13 39 800 -200 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# LM1117-ADJ
#
DEF LM1117-ADJ U 0 30 Y Y 1 F N
F0 "U" 100 -250 50 H V C CNN
F1 "LM1117-ADJ" 0 250 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS LM1117-1.8 LM1117-2.5 LM1117-3.3 LM1117-5.0
$FPLIST
 SOT-223*
 TO-263*
 TO-252*
$ENDFPLIST
DRAW
S -200 -200 200 200 0 1 10 f
X GND/ADJ 1 0 -300 100 U 50 50 1 1 W
X VO 2 300 0 100 L 50 50 1 1 w
X VI 3 -300 0 100 R 50 50 1 1 W
X VO 4 300 0 100 L 50 50 1 1 w N
ENDDRAW
ENDDEF
#
# L_Small
#
DEF L_Small L 0 10 N N 1 F N
F0 "L" 30 40 50 H V L CNN
F1 "L_Small" 30 -40 50 H V L CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Choke_*
 *Coil*
$ENDFPLIST
DRAW
A 0 -60 20 -899 899 0 1 0 N 0 -80 0 -40
A 0 -20 20 -899 899 0 1 0 N 0 -40 0 0
A 0 20 20 -899 899 0 1 0 N 0 0 0 40
A 0 60 20 -899 899 0 1 0 N 0 40 0 80
X ~ 1 0 100 20 D 40 40 1 1 P
X ~ 2 0 -100 20 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# RJ12
#
DEF RJ12 J 0 40 Y Y 1 F N
F0 "J" 200 500 50 H V C CNN
F1 "RJ12" -150 500 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
S 350 -300 -300 450 0 1 0 N
P 3 0 1 0 -100 250 -100 200 -100 200 N
P 3 0 1 0 -50 250 -50 200 -50 200 N
P 3 0 1 0 0 250 0 200 0 200 N
P 3 0 1 0 50 250 50 200 50 200 N
P 3 0 1 0 100 250 100 200 100 200 N
P 3 0 1 0 150 200 150 250 150 250 N
P 14 0 1 0 -200 250 250 250 250 -150 150 -150 150 -200 100 -200 100 -250 -50 -250 -50 -200 -100 -200 -100 -150 -200 -150 -200 250 -200 250 N
X ~ 1 -200 -450 150 U 50 50 1 1 P
X ~ 2 -100 -450 150 U 50 50 1 1 P
X ~ 3 0 -450 150 U 50 50 1 1 P
X ~ 4 100 -450 150 U 50 50 1 1 P
X ~ 5 200 -450 150 U 50 50 1 1 P
X ~ 6 300 -450 150 U 50 50 1 1 P
X SHIELD_1 7 500 400 150 L 50 30 1 1 P
X SHIELD_2 8 500 300 150 L 50 30 1 1 P
ENDDRAW
ENDDEF
#
# R_Small
#
DEF R_Small R 0 10 N N 1 F N
F0 "R" 30 20 50 H V L CNN
F1 "R_Small" 30 -40 50 H V L CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Resistor_*
 R_*
$ENDFPLIST
DRAW
S -30 70 30 -70 0 1 8 N
X ~ 1 0 100 30 D 40 40 1 1 P
X ~ 2 0 -100 30 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# STM32F407IETx
#
DEF STM32F407IETx U 0 40 Y N 1 F N
F0 "U" -1100 4525 50 H V L BNN
F1 "STM32F407IETx" 1050 4525 50 H V R BNN
F2 "LQFP176" 1050 4475 50 H V R TNN
F3 "" 0 0 50 H V C CNN
ALIAS stm32f429igt6
DRAW
S -1100 -4400 1050 4500 0 1 10 f
X ETH_TXD3/FSMC_A23/SYS_TRACECLK/PE2 1 1250 -2800 200 L 50 50 1 1 B
X FSMC_A19/SYS_TRACED0/PE3 2 1250 -2900 200 L 50 50 1 1 B
X DCMI_D4/FSMC_A20/SYS_TRACED1/PE4 3 1250 -3000 200 L 50 50 1 1 B
X DCMI_D6/FSMC_A21/SYS_TRACED2/TIM9_CH1/PE5 4 1250 -3100 200 L 50 50 1 1 B
X DCMI_D7/FSMC_A22/SYS_TRACED3/TIM9_CH2/PE6 5 1250 -3200 200 L 50 50 1 1 B
X VBAT 6 -1300 3700 200 R 50 50 1 1 W
X PI8/RTC_AF2 7 -1300 1300 200 R 50 50 1 1 B
X ANTI_TAMP/RTC_AF1/PC13 8 1250 -500 200 L 50 50 1 1 B
X RCC_OSC32_IN/PC14 9 1250 -600 200 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/RCC_OSC32_OUT/PC15 10 1250 -700 200 L 50 50 1 1 B
X PF4/ADC3_IN14/FSMC_A4 20 -1300 -3000 200 R 50 50 1 1 B
X PH1/RCC_OSC_OUT 30 -1300 700 200 R 50 50 1 1 I
X ADC1_IN0/ADC2_IN0/ADC3_IN0/ETH_CRS/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/UART4_TX/USART2_CTS/PA0 40 1250 4200 200 L 50 50 1 1 B
X ADC1_IN4/ADC2_IN4/DAC_OUT1/DCMI_HSYNC/I2S3_WS/SPI1_NSS/SPI3_NSS/USART2_CK/USB_OTG_HS_SOF/PA4 50 1250 3800 200 L 50 50 1 1 B
X PF12/FSMC_A6 60 -1300 -3800 200 R 50 50 1 1 B
X DAC_EXTI9/FSMC_D6/FSMC_DA6/TIM1_CH1/PE9 70 1250 -3500 200 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/ETH_TX_EN/I2C2_SDA/TIM2_CH4/USART3_RX/USB_OTG_HS_ULPI_D4/PB11 80 1250 1400 200 L 50 50 1 1 B
X VSS 90 -100 -4600 200 U 50 50 1 1 W
X PI9/CAN1_RX/DAC_EXTI9 11 -1300 1200 200 R 50 50 1 1 B
X PF5/ADC3_IN15/FSMC_A5 21 -1300 -3100 200 R 50 50 1 1 B
X NRST 31 -1300 4200 200 R 50 50 1 1 I
X ADC1_IN1/ADC2_IN1/ADC3_IN1/ETH_REF_CLK/ETH_RX_CLK/TIM2_CH2/TIM5_CH2/UART4_RX/USART2_RTS/PA1 41 1250 4100 200 L 50 50 1 1 B
X ADC1_IN5/ADC2_IN5/DAC_OUT2/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIM8_CH1N/USB_OTG_HS_ULPI_CK/PA5 51 1250 3700 200 L 50 50 1 1 B
X VSS 61 -300 -4600 200 U 50 50 1 1 W
X VSS 71 -200 -4600 200 U 50 50 1 1 W
X VCAP_1 81 -1300 3500 200 R 50 50 1 1 W
X VDD 91 -100 4700 200 D 50 50 1 1 W
X PI10/ETH_RX_ER 12 -1300 1100 200 R 50 50 1 1 B
X VSS 22 -500 -4600 200 U 50 50 1 1 W
X ADC1_IN10/ADC2_IN10/ADC3_IN10/USB_OTG_HS_ULPI_STP/PC0 32 1250 800 200 L 50 50 1 1 B
X ADC1_IN2/ADC2_IN2/ADC3_IN2/ETH_MDIO/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/PA2 42 1250 4000 200 L 50 50 1 1 B
X ADC1_IN6/ADC2_IN6/DCMI_PIXCK/SPI1_MISO/TIM13_CH1/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/PA6 52 1250 3600 200 L 50 50 1 1 B
X VDD 62 -400 4700 200 D 50 50 1 1 W
X VDD 72 -300 4700 200 D 50 50 1 1 W
X VDD 82 -200 4700 200 D 50 50 1 1 W
X CAN2_RX/ETH_TXD0/I2C2_SMBA/I2S2_WS/SPI2_NSS/TIM1_BKIN/USART3_CK/USB_OTG_HS_ID/USB_OTG_HS_ULPI_D5/PB12 92 1250 1300 200 L 50 50 1 1 B
X PI11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/USB_OTG_HS_ULPI_DIR 13 -1300 1000 200 R 50 50 1 1 B
X VDD 23 -700 4700 200 D 50 50 1 1 W
X ADC1_IN11/ADC2_IN11/ADC3_IN11/ETH_MDC/PC1 33 1250 700 200 L 50 50 1 1 B
X PH2/ETH_CRS 43 -1300 600 200 R 50 50 1 1 B
X ADC1_IN7/ADC2_IN7/ETH_CRS_DV/ETH_RX_DV/SPI1_MOSI/TIM14_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/PA7 53 1250 3500 200 L 50 50 1 1 B
X PF13/FSMC_A7 63 -1300 -3900 200 R 50 50 1 1 B
X FSMC_D7/FSMC_DA7/TIM1_CH2N/PE10 73 1250 -3600 200 L 50 50 1 1 B
X PH6/ETH_RXD2/I2C2_SMBA/TIM12_CH1 83 -1300 200 200 R 50 50 1 1 B
X CAN2_TX/ETH_TXD1/I2S2_CK/SPI2_SCK/TIM1_CH1N/USART3_CTS/USB_OTG_HS_ULPI_D6/USB_OTG_HS_VBUS/PB13 93 1250 1200 200 L 50 50 1 1 B
X VSS 14 -600 -4600 200 U 50 50 1 1 W
X PF6/ADC3_IN4/FSMC_NIORD/TIM10_CH1 24 -1300 -3200 200 R 50 50 1 1 B
X ADC1_IN12/ADC2_IN12/ADC3_IN12/ETH_TXD2/I2S2_ext_SD/SPI2_MISO/USB_OTG_HS_ULPI_DIR/PC2 34 1250 600 200 L 50 50 1 1 B
X PH3/ETH_COL 44 -1300 500 200 R 50 50 1 1 B
X ADC1_IN14/ADC2_IN14/ETH_RXD0/PC4 54 1250 400 200 L 50 50 1 1 B
X PF14/FSMC_A8 64 -1300 -4000 200 R 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/FSMC_D8/FSMC_DA8/TIM1_CH2/PE11 74 1250 -3700 200 L 50 50 1 1 B
X PH7/ETH_RXD3/I2C3_SCL 84 -1300 100 200 R 50 50 1 1 B
X I2S2_ext_SD/SPI2_MISO/TIM12_CH1/TIM1_CH2N/TIM8_CH2N/USART3_RTS/USB_OTG_HS_DM/PB14 94 1250 1100 200 L 50 50 1 1 B
X VDD 15 -800 4700 200 D 50 50 1 1 W
X PF7/ADC3_IN5/FSMC_NREG/TIM11_CH1 25 -1300 -3300 200 R 50 50 1 1 B
X ADC1_IN13/ADC2_IN13/ADC3_IN13/ETH_TX_CLK/I2S2_SD/SPI2_MOSI/USB_OTG_HS_ULPI_NXT/PC3 35 1250 500 200 L 50 50 1 1 B
X PH4/I2C2_SCL/USB_OTG_HS_ULPI_NXT 45 -1300 400 200 R 50 50 1 1 B
X ADC1_IN15/ADC2_IN15/ETH_RXD1/PC5 55 1250 300 200 L 50 50 1 1 B
X PF15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/FSMC_A9 65 -1300 -4100 200 R 50 50 1 1 B
X FSMC_D9/FSMC_DA9/TIM1_CH3N/PE12 75 1250 -3800 200 L 50 50 1 1 B
X PH8/DCMI_HSYNC/I2C3_SDA 85 -1300 0 200 R 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S2_SD/RTC_REFIN/SPI2_MOSI/TIM12_CH2/TIM1_CH3N/TIM8_CH3N/USB_OTG_HS_DP/PB15 95 1250 1000 200 L 50 50 1 1 B
X PF0/FSMC_A0/I2C2_SDA 16 -1300 -2600 200 R 50 50 1 1 B
X PF8/ADC3_IN6/FSMC_NIOWR/TIM13_CH1 26 -1300 -3400 200 R 50 50 1 1 B
X VDD 36 -600 4700 200 D 50 50 1 1 W
X PH5/I2C2_SDA 46 -1300 300 200 R 50 50 1 1 B
X ADC1_IN8/ADC2_IN8/ETH_RXD2/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/USB_OTG_HS_ULPI_D1/PB0 56 1250 2500 200 L 50 50 1 1 B
X PG0/FSMC_A10 66 -1300 -900 200 R 50 50 1 1 B
X FSMC_D10/FSMC_DA10/TIM1_CH3/PE13 76 1250 -3900 200 L 50 50 1 1 B
X PH9/DAC_EXTI9/DCMI_D0/I2C3_SMBA/TIM12_CH2 86 -1300 -100 200 R 50 50 1 1 B
X FSMC_D13/FSMC_DA13/USART3_TX/PD8 96 1250 -1700 200 L 50 50 1 1 B
X PF1/FSMC_A1/I2C2_SCL 17 -1300 -2700 200 R 50 50 1 1 B
X PF9/ADC3_IN7/DAC_EXTI9/FSMC_CD/TIM14_CH1 27 -1300 -3500 200 R 50 50 1 1 B
X VSSA 37 600 -4600 200 U 50 50 1 1 W
X ADC1_IN3/ADC2_IN3/ADC3_IN3/ETH_COL/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/USB_OTG_HS_ULPI_D0/PA3 47 1250 3900 200 L 50 50 1 1 B
X ADC1_IN9/ADC2_IN9/ETH_RXD3/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/USB_OTG_HS_ULPI_D2/PB1 57 1250 2400 200 L 50 50 1 1 B
X PG1/FSMC_A11 67 -1300 -1000 200 R 50 50 1 1 B
X FSMC_D11/FSMC_DA11/TIM1_CH4/PE14 77 1250 -4000 200 L 50 50 1 1 B
X PH10/DCMI_D1/TIM5_CH1 87 -1300 -200 200 R 50 50 1 1 B
X DAC_EXTI9/FSMC_D14/FSMC_DA14/USART3_RX/PD9 97 1250 -1800 200 L 50 50 1 1 B
X PF2/FSMC_A2/I2C2_SMBA 18 -1300 -2800 200 R 50 50 1 1 B
X PF10/ADC3_IN8/FSMC_INTR 28 -1300 -3600 200 R 50 50 1 1 B
X VREF+ 38 -1300 3600 200 R 50 50 1 1 W
X VSS 48 -400 -4600 200 U 50 50 1 1 W
X BOOT1/PB2 58 1250 2300 200 L 50 50 1 1 B
X FSMC_D4/FSMC_DA4/TIM1_ETR/PE7 68 1250 -3300 200 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/FSMC_D12/FSMC_DA12/TIM1_BKIN/PE15 78 1250 -4100 200 L 50 50 1 1 B
X PH11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/DCMI_D2/TIM5_CH2 88 -1300 -300 200 R 50 50 1 1 B
X FSMC_D15/FSMC_DA15/USART3_CK/PD10 98 1250 -1900 200 L 50 50 1 1 B
X PF3/ADC3_IN9/FSMC_A3 19 -1300 -2900 200 R 50 50 1 1 B
X PH0/RCC_OSC_IN 29 -1300 800 200 R 50 50 1 1 I
X VDDA 39 700 4700 200 D 50 50 1 1 W
X VDD 49 -500 4700 200 D 50 50 1 1 W
X PF11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/DCMI_D12 59 -1300 -3700 200 R 50 50 1 1 B
X FSMC_D5/FSMC_DA5/TIM1_CH1N/PE8 69 1250 -3400 200 L 50 50 1 1 B
X ETH_RX_ER/I2C2_SCL/I2S2_CK/SPI2_SCK/TIM2_CH3/USART3_TX/USB_OTG_HS_ULPI_D3/PB10 79 1250 1500 200 L 50 50 1 1 B
X PH12/DCMI_D3/TIM5_CH3 89 -1300 -400 200 R 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/FSMC_A16/FSMC_CLE/USART3_CTS/PD11 99 1250 -2000 200 L 50 50 1 1 B
X FSMC_A17/FSMC_ALE/TIM4_CH1/USART3_RTS/PD12 100 1250 -2100 200 L 50 50 1 1 B
X PG6/FSMC_INT2 110 -1300 -1500 200 R 50 50 1 1 B
X DAC_EXTI9/DCMI_D0/I2C3_SMBA/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUS/PA9 120 1250 3300 200 L 50 50 1 1 B
X PH15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/DCMI_D11/TIM8_CH3N 130 -1300 -700 200 R 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/DCMI_D4/I2S3_ext_SD/SDIO_D3/SPI3_MISO/UART4_RX/USART3_RX/PC11 140 1250 -300 200 L 50 50 1 1 B
X FSMC_NWAIT/USART2_RX/PD6 150 1250 -1500 200 L 50 50 1 1 B
X PG15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/DCMI_D13/USART6_CTS 160 -1300 -2400 200 R 50 50 1 1 B
X DCMI_D3/FSMC_NBL1/PE1 170 1250 -2700 200 L 50 50 1 1 B
X FSMC_A18/TIM4_CH2/PD13 101 1250 -2200 200 L 50 50 1 1 B
X PG7/FSMC_INT3/USART6_CK 111 -1300 -1600 200 R 50 50 1 1 B
X DCMI_D1/TIM1_CH3/USART1_RX/USB_OTG_FS_ID/PA10 121 1250 3200 200 L 50 50 1 1 B
X PI0/DCMI_D13/I2S2_WS/SPI2_NSS/TIM5_CH4 131 -1300 2100 200 R 50 50 1 1 B
X DCMI_D9/I2S3_SD/SDIO_CK/SPI3_MOSI/UART5_TX/USART3_CK/PC12 141 1250 -400 200 L 50 50 1 1 B
X FSMC_NCE2/FSMC_NE1/USART2_CK/PD7 151 1250 -1600 200 L 50 50 1 1 B
X I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2/PB3 161 1250 2200 200 L 50 50 1 1 B
X PDR_ON 171 -1300 4100 200 R 50 50 1 1 I
X VSS 102 0 -4600 200 U 50 50 1 1 W
X PG8/ETH_PPS_OUT/USART6_RTS 112 -1300 -1700 200 R 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/CAN1_RX/TIM1_CH4/USART1_CTS/USB_OTG_FS_DM/PA11 122 1250 3100 200 L 50 50 1 1 B
X PI1/DCMI_D8/I2S2_CK/SPI2_SCK 132 -1300 2000 200 R 50 50 1 1 B
X CAN1_RX/FSMC_D2/FSMC_DA2/PD0 142 1250 -900 200 L 50 50 1 1 B
X PG9/DAC_EXTI9/FSMC_NCE3/FSMC_NE2/USART6_RX 152 -1300 -1800 200 R 50 50 1 1 B
X I2S3_ext_SD/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1/PB4 162 1250 2100 200 L 50 50 1 1 B
X VDD 172 600 4700 200 D 50 50 1 1 W
X VDD 103 0 4700 200 D 50 50 1 1 W
X VSS 113 100 -4600 200 U 50 50 1 1 W
X CAN1_TX/TIM1_ETR/USART1_RTS/USB_OTG_FS_DP/PA12 123 1250 3000 200 L 50 50 1 1 B
X PI2/DCMI_D9/I2S2_ext_SD/SPI2_MISO/TIM8_CH4 133 -1300 1900 200 R 50 50 1 1 B
X CAN1_TX/FSMC_D3/FSMC_DA3/PD1 143 1250 -1000 200 L 50 50 1 1 B
X PG10/FSMC_NCE4_1/FSMC_NE3 153 -1300 -1900 200 R 50 50 1 1 B
X CAN2_RX/DCMI_D10/ETH_PPS_OUT/I2C1_SMBA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/USB_OTG_HS_ULPI_D7/PB5 163 1250 2000 200 L 50 50 1 1 B
X PI4/DCMI_D5/TIM8_BKIN 173 -1300 1700 200 R 50 50 1 1 B
X FSMC_D0/FSMC_DA0/TIM4_CH3/PD14 104 1250 -2300 200 L 50 50 1 1 B
X VDD 114 100 4700 200 D 50 50 1 1 W
X SYS_JTMS-SWDIO/PA13 124 1250 2900 200 L 50 50 1 1 B
X PI3/DCMI_D10/I2S2_SD/SPI2_MOSI/TIM8_ETR 134 -1300 1800 200 R 50 50 1 1 B
X DCMI_D11/SDIO_CMD/TIM3_ETR/UART5_RX/PD2 144 1250 -1100 200 L 50 50 1 1 B
X PG11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/ETH_TX_EN/FSMC_NCE4_2 154 -1300 -2000 200 R 50 50 1 1 B
X CAN2_TX/DCMI_D5/I2C1_SCL/TIM4_CH1/USART1_TX/PB6 164 1250 1900 200 L 50 50 1 1 B
X PI5/DCMI_VSYNC/TIM8_CH1 174 -1300 1600 200 R 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/FSMC_D1/FSMC_DA1/TIM4_CH4/PD15 105 1250 -2400 200 L 50 50 1 1 B
X DCMI_D0/I2S2_MCK/SDIO_D6/TIM3_CH1/TIM8_CH1/USART6_TX/PC6 115 1250 200 200 L 50 50 1 1 B
X VCAP_2 125 -1300 3400 200 R 50 50 1 1 W
X VSS 135 300 -4600 200 U 50 50 1 1 W
X FSMC_CLK/USART2_CTS/PD3 145 1250 -1200 200 L 50 50 1 1 B
X PG12/FSMC_NE4/USART6_RTS 155 -1300 -2100 200 R 50 50 1 1 B
X DCMI_VSYNC/FSMC_NL/I2C1_SDA/TIM4_CH2/USART1_RX/PB7 165 1250 1800 200 L 50 50 1 1 B
X PI6/DCMI_D6/TIM8_CH2 175 -1300 1500 200 R 50 50 1 1 B
X PG2/FSMC_A12 106 -1300 -1100 200 R 50 50 1 1 B
X DCMI_D1/I2S3_MCK/SDIO_D7/TIM3_CH2/TIM8_CH2/USART6_RX/PC7 116 1250 100 200 L 50 50 1 1 B
X VSS 126 200 -4600 200 U 50 50 1 1 W
X VDD 136 300 4700 200 D 50 50 1 1 W
X FSMC_NOE/USART2_RTS/PD4 146 1250 -1300 200 L 50 50 1 1 B
X PG13/ETH_TXD0/FSMC_A24/USART6_CTS 156 -1300 -2200 200 R 50 50 1 1 B
X BOOT0 166 -1300 3900 200 R 50 50 1 1 I
X PI7/DCMI_D7/TIM8_CH3 176 -1300 1400 200 R 50 50 1 1 B
X PG3/FSMC_A13 107 -1300 -1200 200 R 50 50 1 1 B
X DCMI_D2/SDIO_D0/TIM3_CH3/TIM8_CH3/USART6_CK/PC8 117 1250 0 200 L 50 50 1 1 B
X VDD 127 200 4700 200 D 50 50 1 1 W
X SYS_JTCK-SWCLK/PA14 137 1250 2800 200 L 50 50 1 1 B
X FSMC_NWE/USART2_TX/PD5 147 1250 -1400 200 L 50 50 1 1 B
X PG14/ETH_TXD1/FSMC_A25/USART6_TX 157 -1300 -2300 200 R 50 50 1 1 B
X CAN1_RX/DCMI_D6/ETH_TXD3/I2C1_SCL/SDIO_D4/TIM10_CH1/TIM4_CH3/PB8 167 1250 1700 200 L 50 50 1 1 B
X PG4/FSMC_A14 108 -1300 -1300 200 R 50 50 1 1 B
X DAC_EXTI9/DCMI_D3/I2C3_SDA/I2S_CKIN/RCC_MCO_2/SDIO_D1/TIM3_CH4/TIM8_CH4/PC9 118 1250 -100 200 L 50 50 1 1 B
X PH13/CAN1_TX/TIM8_CH1N 128 -1300 -500 200 R 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/PA15 138 1250 2700 200 L 50 50 1 1 B
X VSS 148 400 -4600 200 U 50 50 1 1 W
X VSS 158 500 -4600 200 U 50 50 1 1 W
X CAN1_TX/DAC_EXTI9/DCMI_D7/I2C1_SDA/I2S2_WS/SDIO_D5/SPI2_NSS/TIM11_CH1/TIM4_CH4/PB9 168 1250 1600 200 L 50 50 1 1 B
X PG5/FSMC_A15 109 -1300 -1400 200 R 50 50 1 1 B
X I2C3_SCL/RCC_MCO_1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOF/PA8 119 1250 3400 200 L 50 50 1 1 B
X PH14/DCMI_D4/TIM8_CH2N 129 -1300 -600 200 R 50 50 1 1 B
X DCMI_D8/I2S3_CK/SDIO_D2/SPI3_SCK/UART4_TX/USART3_TX/PC10 139 1250 -200 200 L 50 50 1 1 B
X VDD 149 400 4700 200 D 50 50 1 1 W
X VDD 159 500 4700 200 D 50 50 1 1 W
X DCMI_D2/FSMC_NBL0/TIM4_ETR/PE0 169 1250 -2600 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# TEST_1P
#
DEF TEST_1P W 0 30 N N 1 F N
F0 "W" 0 270 50 H V C CNN
F1 "TEST_1P" 0 200 50 H V C CNN
F2 "" 200 0 50 H V C CNN
F3 "" 200 0 50 H V C CNN
DRAW
C 0 130 30 0 1 0 N
X 1 1 0 0 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# TLP291-4
#
DEF TLP291-4 U 0 40 Y Y 4 F N
F0 "U" -200 200 50 H V L CNN
F1 "TLP291-4" 0 200 50 H V L CNN
F2 "SOP-16" -200 -200 50 H V L CIN
F3 "" 0 0 50 H V L CNN
DRAW
S -200 150 200 -150 0 1 10 f
P 2 0 1 10 -125 -25 -75 -25 N
P 2 0 1 0 100 25 175 100 N
P 2 0 1 0 175 -100 100 -25 F
P 2 0 1 0 175 -100 200 -100 N
P 2 0 1 0 175 100 200 100 N
P 3 0 1 0 -200 100 -100 100 -100 25 N
P 3 0 1 0 -100 -25 -100 -100 -200 -100 N
P 3 0 1 20 100 75 100 -75 100 -75 N
P 4 0 1 10 -100 -25 -125 25 -75 25 -100 -25 F
P 4 0 1 0 -20 10 1 30 1 10 31 40 N
P 4 0 1 0 31 40 11 30 21 20 31 40 N
P 5 0 1 0 120 -65 140 -45 160 -85 120 -65 120 -65 F
P 7 0 1 0 -20 -30 1 -10 1 -30 31 0 11 -10 21 -20 31 0 N
X ~ 1 -300 100 100 R 50 50 1 1 P
X ~ 2 -300 -100 100 R 50 50 1 1 P
X ~ 15 300 -100 100 L 50 50 1 1 P
X ~ 16 300 100 100 L 50 50 1 1 P
X ~ 3 -300 100 100 R 50 50 2 1 P
X ~ 4 -300 -100 100 R 50 50 2 1 P
X ~ 13 300 -100 100 L 50 50 2 1 P
X ~ 14 300 100 100 L 50 50 2 1 P
X ~ 5 -300 100 100 R 50 50 3 1 P
X ~ 6 -300 -100 100 R 50 50 3 1 P
X ~ 11 300 -100 100 L 50 50 3 1 P
X ~ 12 300 100 100 L 50 50 3 1 P
X ~ 7 -300 100 100 R 50 50 4 1 P
X ~ 8 -300 -100 100 R 50 50 4 1 P
X ~ 9 300 -100 100 L 50 50 4 1 P
X ~ 10 300 100 100 L 50 50 4 1 P
ENDDRAW
ENDDEF
#
# USB3300
#
DEF USB3300 U 0 40 Y Y 1 F N
F0 "U" 0 50 50 H V C CNN
F1 "USB3300" 0 -50 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 *QFN*32*
$ENDFPLIST
DRAW
S 650 -950 -650 950 0 1 0 f
X GND 1 -100 -1100 150 U 50 50 1 1 W
X GND 2 0 -1100 150 U 50 50 1 1 W
X CPEN 3 -800 -200 150 R 50 50 1 1 O
X VBUS 4 -800 700 150 R 50 50 1 1 W
X ID 5 -800 400 150 R 50 50 1 1 I
X VDD3.3 6 -200 1100 150 D 50 50 1 1 W
X DP 7 -800 500 150 R 50 50 1 1 B
X DM 8 -800 600 150 R 50 50 1 1 B
X RESET 9 800 -800 150 L 50 50 1 1 I
X EXTVBUS 10 -800 -300 150 R 50 50 1 1 I
X DATA4 20 800 100 150 L 50 50 1 1 B
X VDD3.3 30 100 1100 150 D 50 50 1 1 W
X NXT 11 800 -400 150 L 50 50 1 1 O
X DATA3 21 800 0 150 L 50 50 1 1 B
X REG_EN 31 -800 -500 150 R 50 50 1 1 B
X DIR 12 800 -500 150 L 50 50 1 1 O
X DATA2 22 800 -100 150 L 50 50 1 1 B
X RBIAS 32 -800 -700 150 R 50 50 1 1 P
X STP 13 800 -600 150 L 50 50 1 1 I
X DATA1 23 800 -200 150 L 50 50 1 1 B
X GND 33 100 -1100 150 U 50 50 1 1 W
X CLKOUT 14 800 -700 150 L 50 50 1 1 O
X DATA0 24 800 -300 150 L 50 50 1 1 B
X VDD1.8 15 800 800 150 L 50 50 1 1 w
X VDD3.3 25 0 1100 150 D 50 50 1 1 W
X VDD3.3 16 -100 1100 150 D 50 50 1 1 W
X VDD1.8 26 800 700 150 L 50 50 1 1 w
X DATA7 17 800 400 150 L 50 50 1 1 B
X XO 27 -800 200 150 R 50 50 1 1 O
X DATA6 18 800 300 150 L 50 50 1 1 B
X XI 28 -800 0 150 R 50 50 1 1 I
X DATA5 19 800 200 150 L 50 50 1 1 B
X VDDA1.8 29 800 600 150 L 50 50 1 1 w
ENDDRAW
ENDDEF
#
# USB_B
#
DEF USB_B P 0 40 Y Y 1 F N
F0 "P" 200 -200 50 H V C CNN
F1 "USB_B" -50 200 50 H V C CNN
F2 "" -50 -100 50 V V C CNN
F3 "" -50 -100 50 V V C CNN
$FPLIST
 USB*
$ENDFPLIST
DRAW
S -250 -150 150 150 0 1 0 N
S -205 -150 -195 -120 0 1 0 N
S -105 -150 -95 -120 0 1 0 N
S -5 -150 5 -120 0 1 0 N
S 95 -150 105 -120 0 1 0 N
X VCC 1 -200 -300 150 U 50 50 1 1 w
X D- 2 -100 -300 150 U 50 50 1 1 P
X D+ 3 0 -300 150 U 50 50 1 1 P
X GND 4 100 -300 150 U 50 50 1 1 W
X shield 5 300 100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
