<stg><name>relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:0 %data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:10 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:11 %icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13 %trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_0_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:14 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:16 %trunc_ln46 = trunc i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:17 %icmp_ln46 = icmp_ne  i3 %trunc_ln46, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %or_ln46 = or i1 %tmp_79, i1 %icmp_ln46

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %and_ln46 = and i1 %or_ln46, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:21 %zext_ln46 = zext i1 %and_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:22 %add_ln46 = add i6 %trunc_ln3, i6 %zext_ln46

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_41" val="1"/>
<literal name="tmp" val="1"/>
<literal name="or_ln46_30" val="1"/>
<literal name="or_ln46_31" val="1"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:23 %trunc_ln46_29 = trunc i6 %add_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln46_29"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %tmp_6 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_0_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:25 %icmp_ln46_30 = icmp_eq  i6 %tmp_6, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_30"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:26 %icmp_ln46_31 = icmp_eq  i6 %tmp_6, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_31"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:27 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46, i32 5

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %xor_ln46_39 = xor i1 %tmp_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_39"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:29 %select_ln46 = select i1 %tmp_82, i1 %icmp_ln46_31, i1 %icmp_ln46_30

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:30 %select_ln46_79 = select i1 %tmp_81, i1 %select_ln46, i1 %icmp_ln46_31

]]></Node>
<StgValue><ssdm name="select_ln46_79"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %or_ln46_30 = or i1 %select_ln46_79, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln46_30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %xor_ln46 = xor i1 %or_ln46_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:33 %and_ln46_40 = and i1 %icmp_ln46_30, i1 %xor_ln46_39

]]></Node>
<StgValue><ssdm name="and_ln46_40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %and_ln46_41 = and i1 %and_ln46_40, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="and_ln46_41"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:35 %xor_ln46_20 = xor i1 %and_ln46_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_20"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_ln46_30" val="1"/>
<literal name="or_ln46_31" val="1"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:36 %select_ln46_40 = select i1 %and_ln46_41, i5 %trunc_ln46_29, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_40"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_ln46_30" val="1"/>
<literal name="or_ln46_31" val="1"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:37 %zext_ln46_20 = zext i5 %select_ln46_40

]]></Node>
<StgValue><ssdm name="zext_ln46_20"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38 %and_ln46_42 = and i1 %tmp, i1 %xor_ln46_20

]]></Node>
<StgValue><ssdm name="and_ln46_42"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:39 %or_ln46_31 = or i1 %and_ln46_42, i1 %xor_ln46

]]></Node>
<StgValue><ssdm name="or_ln46_31"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_30" val="1"/>
<literal name="or_ln46_31" val="1"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:40 %select_ln46_80 = select i1 %tmp, i6 %zext_ln46_20, i6 %add_ln46

]]></Node>
<StgValue><ssdm name="select_ln46_80"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_31" val="1"/>
<literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:41 %select_ln46_41 = select i1 %or_ln46_30, i6 %select_ln46_80, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_41"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:42 %select_ln46_42 = select i1 %or_ln46_31, i6 %select_ln46_41, i6 %add_ln46

]]></Node>
<StgValue><ssdm name="select_ln46_42"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:43 %select_ln45 = select i1 %icmp_ln45, i6 %select_ln46_42, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:44 %icmp_ln45_10 = icmp_sgt  i16 %data_1_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:45 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:46 %trunc_ln46_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_1_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:47 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:48 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:49 %trunc_ln46_30 = trunc i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_30"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:50 %icmp_ln46_32 = icmp_ne  i3 %trunc_ln46_30, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_32"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:51 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:52 %or_ln46_32 = or i1 %tmp_84, i1 %icmp_ln46_32

]]></Node>
<StgValue><ssdm name="or_ln46_32"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %and_ln46_43 = and i1 %or_ln46_32, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln46_43"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:54 %zext_ln46_10 = zext i1 %and_ln46_43

]]></Node>
<StgValue><ssdm name="zext_ln46_10"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:55 %add_ln46_10 = add i6 %trunc_ln46_s, i6 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="add_ln46_10"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_45" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="or_ln46_33" val="1"/>
<literal name="or_ln46_34" val="1"/>
<literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:56 %trunc_ln46_31 = trunc i6 %add_ln46_10

]]></Node>
<StgValue><ssdm name="trunc_ln46_31"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:57 %tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_1_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:58 %icmp_ln46_33 = icmp_eq  i6 %tmp_s, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_33"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:59 %icmp_ln46_34 = icmp_eq  i6 %tmp_s, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_34"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:60 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_10, i32 5

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %xor_ln46_40 = xor i1 %tmp_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_40"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:62 %select_ln46_43 = select i1 %tmp_87, i1 %icmp_ln46_34, i1 %icmp_ln46_33

]]></Node>
<StgValue><ssdm name="select_ln46_43"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:63 %select_ln46_81 = select i1 %tmp_86, i1 %select_ln46_43, i1 %icmp_ln46_34

]]></Node>
<StgValue><ssdm name="select_ln46_81"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:64 %or_ln46_33 = or i1 %select_ln46_81, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="or_ln46_33"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %xor_ln46_21 = xor i1 %or_ln46_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_21"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %and_ln46_44 = and i1 %icmp_ln46_33, i1 %xor_ln46_40

]]></Node>
<StgValue><ssdm name="and_ln46_44"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %and_ln46_45 = and i1 %and_ln46_44, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="and_ln46_45"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %xor_ln46_22 = xor i1 %and_ln46_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_22"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
<literal name="or_ln46_33" val="1"/>
<literal name="or_ln46_34" val="1"/>
<literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:69 %select_ln46_44 = select i1 %and_ln46_45, i5 %trunc_ln46_31, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_44"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
<literal name="or_ln46_33" val="1"/>
<literal name="or_ln46_34" val="1"/>
<literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:70 %zext_ln46_21 = zext i5 %select_ln46_44

]]></Node>
<StgValue><ssdm name="zext_ln46_21"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:71 %and_ln46_46 = and i1 %tmp_83, i1 %xor_ln46_22

]]></Node>
<StgValue><ssdm name="and_ln46_46"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:72 %or_ln46_34 = or i1 %and_ln46_46, i1 %xor_ln46_21

]]></Node>
<StgValue><ssdm name="or_ln46_34"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_33" val="1"/>
<literal name="or_ln46_34" val="1"/>
<literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:73 %select_ln46_82 = select i1 %tmp_83, i6 %zext_ln46_21, i6 %add_ln46_10

]]></Node>
<StgValue><ssdm name="select_ln46_82"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_34" val="1"/>
<literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:74 %select_ln46_45 = select i1 %or_ln46_33, i6 %select_ln46_82, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_45"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:75 %select_ln46_46 = select i1 %or_ln46_34, i6 %select_ln46_45, i6 %add_ln46_10

]]></Node>
<StgValue><ssdm name="select_ln46_46"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:76 %select_ln45_10 = select i1 %icmp_ln45_10, i6 %select_ln46_46, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_10"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:77 %icmp_ln45_11 = icmp_sgt  i16 %data_2_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_11"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:78 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:79 %trunc_ln46_1 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_2_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:80 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:81 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:82 %trunc_ln46_32 = trunc i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_32"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:83 %icmp_ln46_35 = icmp_ne  i3 %trunc_ln46_32, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_35"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:84 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %or_ln46_35 = or i1 %tmp_89, i1 %icmp_ln46_35

]]></Node>
<StgValue><ssdm name="or_ln46_35"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %and_ln46_47 = and i1 %or_ln46_35, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln46_47"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:87 %zext_ln46_11 = zext i1 %and_ln46_47

]]></Node>
<StgValue><ssdm name="zext_ln46_11"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:88 %add_ln46_11 = add i6 %trunc_ln46_1, i6 %zext_ln46_11

]]></Node>
<StgValue><ssdm name="add_ln46_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_49" val="1"/>
<literal name="tmp_88" val="1"/>
<literal name="or_ln46_36" val="1"/>
<literal name="or_ln46_37" val="1"/>
<literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:89 %trunc_ln46_33 = trunc i6 %add_ln46_11

]]></Node>
<StgValue><ssdm name="trunc_ln46_33"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:90 %tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_2_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:91 %icmp_ln46_36 = icmp_eq  i6 %tmp_10, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_36"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:92 %icmp_ln46_37 = icmp_eq  i6 %tmp_10, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_37"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:93 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_11, i32 5

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %xor_ln46_41 = xor i1 %tmp_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_41"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:95 %select_ln46_47 = select i1 %tmp_92, i1 %icmp_ln46_37, i1 %icmp_ln46_36

]]></Node>
<StgValue><ssdm name="select_ln46_47"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:96 %select_ln46_83 = select i1 %tmp_91, i1 %select_ln46_47, i1 %icmp_ln46_37

]]></Node>
<StgValue><ssdm name="select_ln46_83"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:97 %or_ln46_36 = or i1 %select_ln46_83, i1 %tmp_88

]]></Node>
<StgValue><ssdm name="or_ln46_36"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %xor_ln46_23 = xor i1 %or_ln46_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_23"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %and_ln46_48 = and i1 %icmp_ln46_36, i1 %xor_ln46_41

]]></Node>
<StgValue><ssdm name="and_ln46_48"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %and_ln46_49 = and i1 %and_ln46_48, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="and_ln46_49"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %xor_ln46_24 = xor i1 %and_ln46_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_24"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="or_ln46_36" val="1"/>
<literal name="or_ln46_37" val="1"/>
<literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:102 %select_ln46_48 = select i1 %and_ln46_49, i5 %trunc_ln46_33, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_48"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
<literal name="or_ln46_36" val="1"/>
<literal name="or_ln46_37" val="1"/>
<literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:103 %zext_ln46_22 = zext i5 %select_ln46_48

]]></Node>
<StgValue><ssdm name="zext_ln46_22"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:104 %and_ln46_50 = and i1 %tmp_88, i1 %xor_ln46_24

]]></Node>
<StgValue><ssdm name="and_ln46_50"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:105 %or_ln46_37 = or i1 %and_ln46_50, i1 %xor_ln46_23

]]></Node>
<StgValue><ssdm name="or_ln46_37"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_36" val="1"/>
<literal name="or_ln46_37" val="1"/>
<literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:106 %select_ln46_84 = select i1 %tmp_88, i6 %zext_ln46_22, i6 %add_ln46_11

]]></Node>
<StgValue><ssdm name="select_ln46_84"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_37" val="1"/>
<literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:107 %select_ln46_49 = select i1 %or_ln46_36, i6 %select_ln46_84, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_49"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:108 %select_ln46_50 = select i1 %or_ln46_37, i6 %select_ln46_49, i6 %add_ln46_11

]]></Node>
<StgValue><ssdm name="select_ln46_50"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:109 %select_ln45_11 = select i1 %icmp_ln45_11, i6 %select_ln46_50, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_11"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:110 %icmp_ln45_12 = icmp_sgt  i16 %data_3_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_12"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:111 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:112 %trunc_ln46_2 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_3_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:113 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:114 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:115 %trunc_ln46_34 = trunc i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_34"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:116 %icmp_ln46_38 = icmp_ne  i3 %trunc_ln46_34, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_38"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:117 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:118 %or_ln46_38 = or i1 %tmp_94, i1 %icmp_ln46_38

]]></Node>
<StgValue><ssdm name="or_ln46_38"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:119 %and_ln46_51 = and i1 %or_ln46_38, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln46_51"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:120 %zext_ln46_12 = zext i1 %and_ln46_51

]]></Node>
<StgValue><ssdm name="zext_ln46_12"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:121 %add_ln46_12 = add i6 %trunc_ln46_2, i6 %zext_ln46_12

]]></Node>
<StgValue><ssdm name="add_ln46_12"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_53" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="or_ln46_39" val="1"/>
<literal name="or_ln46_40" val="1"/>
<literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:122 %trunc_ln46_35 = trunc i6 %add_ln46_12

]]></Node>
<StgValue><ssdm name="trunc_ln46_35"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:123 %tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_3_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:124 %icmp_ln46_39 = icmp_eq  i6 %tmp_11, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_39"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:125 %icmp_ln46_40 = icmp_eq  i6 %tmp_11, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_40"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:126 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_12, i32 5

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %xor_ln46_42 = xor i1 %tmp_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_42"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:128 %select_ln46_51 = select i1 %tmp_97, i1 %icmp_ln46_40, i1 %icmp_ln46_39

]]></Node>
<StgValue><ssdm name="select_ln46_51"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:129 %select_ln46_85 = select i1 %tmp_96, i1 %select_ln46_51, i1 %icmp_ln46_40

]]></Node>
<StgValue><ssdm name="select_ln46_85"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:130 %or_ln46_39 = or i1 %select_ln46_85, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="or_ln46_39"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %xor_ln46_25 = xor i1 %or_ln46_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_25"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %and_ln46_52 = and i1 %icmp_ln46_39, i1 %xor_ln46_42

]]></Node>
<StgValue><ssdm name="and_ln46_52"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:133 %and_ln46_53 = and i1 %and_ln46_52, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln46_53"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %xor_ln46_26 = xor i1 %and_ln46_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_26"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="or_ln46_39" val="1"/>
<literal name="or_ln46_40" val="1"/>
<literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:135 %select_ln46_52 = select i1 %and_ln46_53, i5 %trunc_ln46_35, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_52"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
<literal name="or_ln46_39" val="1"/>
<literal name="or_ln46_40" val="1"/>
<literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:136 %zext_ln46_23 = zext i5 %select_ln46_52

]]></Node>
<StgValue><ssdm name="zext_ln46_23"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %and_ln46_54 = and i1 %tmp_93, i1 %xor_ln46_26

]]></Node>
<StgValue><ssdm name="and_ln46_54"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %or_ln46_40 = or i1 %and_ln46_54, i1 %xor_ln46_25

]]></Node>
<StgValue><ssdm name="or_ln46_40"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_39" val="1"/>
<literal name="or_ln46_40" val="1"/>
<literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:139 %select_ln46_86 = select i1 %tmp_93, i6 %zext_ln46_23, i6 %add_ln46_12

]]></Node>
<StgValue><ssdm name="select_ln46_86"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_40" val="1"/>
<literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:140 %select_ln46_53 = select i1 %or_ln46_39, i6 %select_ln46_86, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_53"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:141 %select_ln46_54 = select i1 %or_ln46_40, i6 %select_ln46_53, i6 %add_ln46_12

]]></Node>
<StgValue><ssdm name="select_ln46_54"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:142 %select_ln45_12 = select i1 %icmp_ln45_12, i6 %select_ln46_54, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_12"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:143 %icmp_ln45_13 = icmp_sgt  i16 %data_4_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_13"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:144 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:145 %trunc_ln46_3 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_4_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:146 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:147 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:148 %trunc_ln46_36 = trunc i16 %data_4_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_36"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:149 %icmp_ln46_41 = icmp_ne  i3 %trunc_ln46_36, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_41"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:150 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:151 %or_ln46_41 = or i1 %tmp_99, i1 %icmp_ln46_41

]]></Node>
<StgValue><ssdm name="or_ln46_41"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:152 %and_ln46_55 = and i1 %or_ln46_41, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln46_55"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:153 %zext_ln46_13 = zext i1 %and_ln46_55

]]></Node>
<StgValue><ssdm name="zext_ln46_13"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:154 %add_ln46_13 = add i6 %trunc_ln46_3, i6 %zext_ln46_13

]]></Node>
<StgValue><ssdm name="add_ln46_13"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_57" val="1"/>
<literal name="tmp_98" val="1"/>
<literal name="or_ln46_42" val="1"/>
<literal name="or_ln46_43" val="1"/>
<literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:155 %trunc_ln46_37 = trunc i6 %add_ln46_13

]]></Node>
<StgValue><ssdm name="trunc_ln46_37"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:156 %tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_4_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:157 %icmp_ln46_42 = icmp_eq  i6 %tmp_12, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_42"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:158 %icmp_ln46_43 = icmp_eq  i6 %tmp_12, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_43"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:159 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_13, i32 5

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:160 %xor_ln46_43 = xor i1 %tmp_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_43"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:161 %select_ln46_55 = select i1 %tmp_102, i1 %icmp_ln46_43, i1 %icmp_ln46_42

]]></Node>
<StgValue><ssdm name="select_ln46_55"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:162 %select_ln46_87 = select i1 %tmp_101, i1 %select_ln46_55, i1 %icmp_ln46_43

]]></Node>
<StgValue><ssdm name="select_ln46_87"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:163 %or_ln46_42 = or i1 %select_ln46_87, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="or_ln46_42"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:164 %xor_ln46_27 = xor i1 %or_ln46_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_27"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:165 %and_ln46_56 = and i1 %icmp_ln46_42, i1 %xor_ln46_43

]]></Node>
<StgValue><ssdm name="and_ln46_56"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:166 %and_ln46_57 = and i1 %and_ln46_56, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln46_57"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:167 %xor_ln46_28 = xor i1 %and_ln46_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_28"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="or_ln46_42" val="1"/>
<literal name="or_ln46_43" val="1"/>
<literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:168 %select_ln46_56 = select i1 %and_ln46_57, i5 %trunc_ln46_37, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_56"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
<literal name="or_ln46_42" val="1"/>
<literal name="or_ln46_43" val="1"/>
<literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:169 %zext_ln46_24 = zext i5 %select_ln46_56

]]></Node>
<StgValue><ssdm name="zext_ln46_24"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:170 %and_ln46_58 = and i1 %tmp_98, i1 %xor_ln46_28

]]></Node>
<StgValue><ssdm name="and_ln46_58"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:171 %or_ln46_43 = or i1 %and_ln46_58, i1 %xor_ln46_27

]]></Node>
<StgValue><ssdm name="or_ln46_43"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_42" val="1"/>
<literal name="or_ln46_43" val="1"/>
<literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:172 %select_ln46_88 = select i1 %tmp_98, i6 %zext_ln46_24, i6 %add_ln46_13

]]></Node>
<StgValue><ssdm name="select_ln46_88"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_43" val="1"/>
<literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:173 %select_ln46_57 = select i1 %or_ln46_42, i6 %select_ln46_88, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_57"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:174 %select_ln46_58 = select i1 %or_ln46_43, i6 %select_ln46_57, i6 %add_ln46_13

]]></Node>
<StgValue><ssdm name="select_ln46_58"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:175 %select_ln45_13 = select i1 %icmp_ln45_13, i6 %select_ln46_58, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_13"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:176 %icmp_ln45_14 = icmp_sgt  i16 %data_5_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_14"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:177 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:178 %trunc_ln46_4 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_5_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_4"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:179 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:180 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:181 %trunc_ln46_38 = trunc i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_38"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:182 %icmp_ln46_44 = icmp_ne  i3 %trunc_ln46_38, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_44"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:183 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %or_ln46_44 = or i1 %tmp_104, i1 %icmp_ln46_44

]]></Node>
<StgValue><ssdm name="or_ln46_44"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %and_ln46_59 = and i1 %or_ln46_44, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln46_59"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:186 %zext_ln46_14 = zext i1 %and_ln46_59

]]></Node>
<StgValue><ssdm name="zext_ln46_14"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:187 %add_ln46_14 = add i6 %trunc_ln46_4, i6 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="add_ln46_14"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_61" val="1"/>
<literal name="tmp_103" val="1"/>
<literal name="or_ln46_45" val="1"/>
<literal name="or_ln46_46" val="1"/>
<literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:188 %trunc_ln46_39 = trunc i6 %add_ln46_14

]]></Node>
<StgValue><ssdm name="trunc_ln46_39"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:189 %tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_5_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:190 %icmp_ln46_45 = icmp_eq  i6 %tmp_13, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_45"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:191 %icmp_ln46_46 = icmp_eq  i6 %tmp_13, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_46"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:192 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_14, i32 5

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:193 %xor_ln46_44 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_44"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:194 %select_ln46_59 = select i1 %tmp_107, i1 %icmp_ln46_46, i1 %icmp_ln46_45

]]></Node>
<StgValue><ssdm name="select_ln46_59"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:195 %select_ln46_89 = select i1 %tmp_106, i1 %select_ln46_59, i1 %icmp_ln46_46

]]></Node>
<StgValue><ssdm name="select_ln46_89"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:196 %or_ln46_45 = or i1 %select_ln46_89, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="or_ln46_45"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:197 %xor_ln46_29 = xor i1 %or_ln46_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_29"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %and_ln46_60 = and i1 %icmp_ln46_45, i1 %xor_ln46_44

]]></Node>
<StgValue><ssdm name="and_ln46_60"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %and_ln46_61 = and i1 %and_ln46_60, i1 %tmp_106

]]></Node>
<StgValue><ssdm name="and_ln46_61"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:200 %xor_ln46_30 = xor i1 %and_ln46_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_30"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="or_ln46_45" val="1"/>
<literal name="or_ln46_46" val="1"/>
<literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:201 %select_ln46_60 = select i1 %and_ln46_61, i5 %trunc_ln46_39, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_60"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
<literal name="or_ln46_45" val="1"/>
<literal name="or_ln46_46" val="1"/>
<literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:202 %zext_ln46_25 = zext i5 %select_ln46_60

]]></Node>
<StgValue><ssdm name="zext_ln46_25"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:203 %and_ln46_62 = and i1 %tmp_103, i1 %xor_ln46_30

]]></Node>
<StgValue><ssdm name="and_ln46_62"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:204 %or_ln46_46 = or i1 %and_ln46_62, i1 %xor_ln46_29

]]></Node>
<StgValue><ssdm name="or_ln46_46"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_45" val="1"/>
<literal name="or_ln46_46" val="1"/>
<literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:205 %select_ln46_90 = select i1 %tmp_103, i6 %zext_ln46_25, i6 %add_ln46_14

]]></Node>
<StgValue><ssdm name="select_ln46_90"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_46" val="1"/>
<literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:206 %select_ln46_61 = select i1 %or_ln46_45, i6 %select_ln46_90, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_61"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:207 %select_ln46_62 = select i1 %or_ln46_46, i6 %select_ln46_61, i6 %add_ln46_14

]]></Node>
<StgValue><ssdm name="select_ln46_62"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:208 %select_ln45_14 = select i1 %icmp_ln45_14, i6 %select_ln46_62, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_14"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:209 %icmp_ln45_15 = icmp_sgt  i16 %data_6_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_15"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:210 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:211 %trunc_ln46_5 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_6_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_5"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:212 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:213 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:214 %trunc_ln46_40 = trunc i16 %data_6_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_40"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:215 %icmp_ln46_47 = icmp_ne  i3 %trunc_ln46_40, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_47"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:216 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:217 %or_ln46_47 = or i1 %tmp_109, i1 %icmp_ln46_47

]]></Node>
<StgValue><ssdm name="or_ln46_47"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:218 %and_ln46_63 = and i1 %or_ln46_47, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln46_63"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:219 %zext_ln46_15 = zext i1 %and_ln46_63

]]></Node>
<StgValue><ssdm name="zext_ln46_15"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:220 %add_ln46_15 = add i6 %trunc_ln46_5, i6 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="add_ln46_15"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_65" val="1"/>
<literal name="tmp_108" val="1"/>
<literal name="or_ln46_48" val="1"/>
<literal name="or_ln46_49" val="1"/>
<literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:221 %trunc_ln46_41 = trunc i6 %add_ln46_15

]]></Node>
<StgValue><ssdm name="trunc_ln46_41"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:222 %tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_6_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:223 %icmp_ln46_48 = icmp_eq  i6 %tmp_14, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_48"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:224 %icmp_ln46_49 = icmp_eq  i6 %tmp_14, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_49"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:225 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_15, i32 5

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:226 %xor_ln46_45 = xor i1 %tmp_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_45"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:227 %select_ln46_63 = select i1 %tmp_112, i1 %icmp_ln46_49, i1 %icmp_ln46_48

]]></Node>
<StgValue><ssdm name="select_ln46_63"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:228 %select_ln46_91 = select i1 %tmp_111, i1 %select_ln46_63, i1 %icmp_ln46_49

]]></Node>
<StgValue><ssdm name="select_ln46_91"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:229 %or_ln46_48 = or i1 %select_ln46_91, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="or_ln46_48"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:230 %xor_ln46_31 = xor i1 %or_ln46_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_31"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:231 %and_ln46_64 = and i1 %icmp_ln46_48, i1 %xor_ln46_45

]]></Node>
<StgValue><ssdm name="and_ln46_64"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %and_ln46_65 = and i1 %and_ln46_64, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="and_ln46_65"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:233 %xor_ln46_32 = xor i1 %and_ln46_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_32"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
<literal name="or_ln46_48" val="1"/>
<literal name="or_ln46_49" val="1"/>
<literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:234 %select_ln46_64 = select i1 %and_ln46_65, i5 %trunc_ln46_41, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_64"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
<literal name="or_ln46_48" val="1"/>
<literal name="or_ln46_49" val="1"/>
<literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:235 %zext_ln46_26 = zext i5 %select_ln46_64

]]></Node>
<StgValue><ssdm name="zext_ln46_26"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %and_ln46_66 = and i1 %tmp_108, i1 %xor_ln46_32

]]></Node>
<StgValue><ssdm name="and_ln46_66"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %or_ln46_49 = or i1 %and_ln46_66, i1 %xor_ln46_31

]]></Node>
<StgValue><ssdm name="or_ln46_49"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_48" val="1"/>
<literal name="or_ln46_49" val="1"/>
<literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:238 %select_ln46_92 = select i1 %tmp_108, i6 %zext_ln46_26, i6 %add_ln46_15

]]></Node>
<StgValue><ssdm name="select_ln46_92"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_49" val="1"/>
<literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:239 %select_ln46_65 = select i1 %or_ln46_48, i6 %select_ln46_92, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_65"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:240 %select_ln46_66 = select i1 %or_ln46_49, i6 %select_ln46_65, i6 %add_ln46_15

]]></Node>
<StgValue><ssdm name="select_ln46_66"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:241 %select_ln45_15 = select i1 %icmp_ln45_15, i6 %select_ln46_66, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_15"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:242 %icmp_ln45_16 = icmp_sgt  i16 %data_7_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_16"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:243 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:244 %trunc_ln46_6 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_7_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_6"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:245 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:246 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:247 %trunc_ln46_42 = trunc i16 %data_7_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_42"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:248 %icmp_ln46_50 = icmp_ne  i3 %trunc_ln46_42, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_50"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:249 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:250 %or_ln46_50 = or i1 %tmp_114, i1 %icmp_ln46_50

]]></Node>
<StgValue><ssdm name="or_ln46_50"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:251 %and_ln46_67 = and i1 %or_ln46_50, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln46_67"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:252 %zext_ln46_16 = zext i1 %and_ln46_67

]]></Node>
<StgValue><ssdm name="zext_ln46_16"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:253 %add_ln46_16 = add i6 %trunc_ln46_6, i6 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="add_ln46_16"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_69" val="1"/>
<literal name="tmp_113" val="1"/>
<literal name="or_ln46_51" val="1"/>
<literal name="or_ln46_52" val="1"/>
<literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:254 %trunc_ln46_43 = trunc i6 %add_ln46_16

]]></Node>
<StgValue><ssdm name="trunc_ln46_43"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:255 %tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_7_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:256 %icmp_ln46_51 = icmp_eq  i6 %tmp_15, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_51"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:257 %icmp_ln46_52 = icmp_eq  i6 %tmp_15, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_52"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:258 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_16, i32 5

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:259 %xor_ln46_46 = xor i1 %tmp_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_46"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:260 %select_ln46_67 = select i1 %tmp_117, i1 %icmp_ln46_52, i1 %icmp_ln46_51

]]></Node>
<StgValue><ssdm name="select_ln46_67"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:261 %select_ln46_93 = select i1 %tmp_116, i1 %select_ln46_67, i1 %icmp_ln46_52

]]></Node>
<StgValue><ssdm name="select_ln46_93"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:262 %or_ln46_51 = or i1 %select_ln46_93, i1 %tmp_113

]]></Node>
<StgValue><ssdm name="or_ln46_51"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:263 %xor_ln46_33 = xor i1 %or_ln46_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_33"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:264 %and_ln46_68 = and i1 %icmp_ln46_51, i1 %xor_ln46_46

]]></Node>
<StgValue><ssdm name="and_ln46_68"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:265 %and_ln46_69 = and i1 %and_ln46_68, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln46_69"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:266 %xor_ln46_34 = xor i1 %and_ln46_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_34"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
<literal name="or_ln46_51" val="1"/>
<literal name="or_ln46_52" val="1"/>
<literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:267 %select_ln46_68 = select i1 %and_ln46_69, i5 %trunc_ln46_43, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_68"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
<literal name="or_ln46_51" val="1"/>
<literal name="or_ln46_52" val="1"/>
<literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:268 %zext_ln46_27 = zext i5 %select_ln46_68

]]></Node>
<StgValue><ssdm name="zext_ln46_27"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:269 %and_ln46_70 = and i1 %tmp_113, i1 %xor_ln46_34

]]></Node>
<StgValue><ssdm name="and_ln46_70"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:270 %or_ln46_52 = or i1 %and_ln46_70, i1 %xor_ln46_33

]]></Node>
<StgValue><ssdm name="or_ln46_52"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_51" val="1"/>
<literal name="or_ln46_52" val="1"/>
<literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:271 %select_ln46_94 = select i1 %tmp_113, i6 %zext_ln46_27, i6 %add_ln46_16

]]></Node>
<StgValue><ssdm name="select_ln46_94"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_52" val="1"/>
<literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:272 %select_ln46_69 = select i1 %or_ln46_51, i6 %select_ln46_94, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_69"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:273 %select_ln46_70 = select i1 %or_ln46_52, i6 %select_ln46_69, i6 %add_ln46_16

]]></Node>
<StgValue><ssdm name="select_ln46_70"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:274 %select_ln45_16 = select i1 %icmp_ln45_16, i6 %select_ln46_70, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_16"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:275 %icmp_ln45_17 = icmp_sgt  i16 %data_8_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_17"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:276 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_8_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:277 %trunc_ln46_7 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_8_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_7"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:278 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_8_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:279 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_8_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:280 %trunc_ln46_44 = trunc i16 %data_8_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_44"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:281 %icmp_ln46_53 = icmp_ne  i3 %trunc_ln46_44, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_53"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:282 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_8_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:283 %or_ln46_53 = or i1 %tmp_119, i1 %icmp_ln46_53

]]></Node>
<StgValue><ssdm name="or_ln46_53"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:284 %and_ln46_71 = and i1 %or_ln46_53, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="and_ln46_71"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:285 %zext_ln46_17 = zext i1 %and_ln46_71

]]></Node>
<StgValue><ssdm name="zext_ln46_17"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:286 %add_ln46_17 = add i6 %trunc_ln46_7, i6 %zext_ln46_17

]]></Node>
<StgValue><ssdm name="add_ln46_17"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_73" val="1"/>
<literal name="tmp_118" val="1"/>
<literal name="or_ln46_54" val="1"/>
<literal name="or_ln46_55" val="1"/>
<literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:287 %trunc_ln46_45 = trunc i6 %add_ln46_17

]]></Node>
<StgValue><ssdm name="trunc_ln46_45"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:288 %tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_8_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:289 %icmp_ln46_54 = icmp_eq  i6 %tmp_16, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_54"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:290 %icmp_ln46_55 = icmp_eq  i6 %tmp_16, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_55"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:291 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_17, i32 5

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:292 %xor_ln46_47 = xor i1 %tmp_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_47"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:293 %select_ln46_71 = select i1 %tmp_122, i1 %icmp_ln46_55, i1 %icmp_ln46_54

]]></Node>
<StgValue><ssdm name="select_ln46_71"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:294 %select_ln46_95 = select i1 %tmp_121, i1 %select_ln46_71, i1 %icmp_ln46_55

]]></Node>
<StgValue><ssdm name="select_ln46_95"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:295 %or_ln46_54 = or i1 %select_ln46_95, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="or_ln46_54"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %xor_ln46_35 = xor i1 %or_ln46_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_35"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %and_ln46_72 = and i1 %icmp_ln46_54, i1 %xor_ln46_47

]]></Node>
<StgValue><ssdm name="and_ln46_72"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %and_ln46_73 = and i1 %and_ln46_72, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln46_73"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %xor_ln46_36 = xor i1 %and_ln46_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_36"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
<literal name="or_ln46_54" val="1"/>
<literal name="or_ln46_55" val="1"/>
<literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:300 %select_ln46_72 = select i1 %and_ln46_73, i5 %trunc_ln46_45, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_72"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
<literal name="or_ln46_54" val="1"/>
<literal name="or_ln46_55" val="1"/>
<literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:301 %zext_ln46_28 = zext i5 %select_ln46_72

]]></Node>
<StgValue><ssdm name="zext_ln46_28"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %and_ln46_74 = and i1 %tmp_118, i1 %xor_ln46_36

]]></Node>
<StgValue><ssdm name="and_ln46_74"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:303 %or_ln46_55 = or i1 %and_ln46_74, i1 %xor_ln46_35

]]></Node>
<StgValue><ssdm name="or_ln46_55"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_54" val="1"/>
<literal name="or_ln46_55" val="1"/>
<literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:304 %select_ln46_96 = select i1 %tmp_118, i6 %zext_ln46_28, i6 %add_ln46_17

]]></Node>
<StgValue><ssdm name="select_ln46_96"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_55" val="1"/>
<literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:305 %select_ln46_73 = select i1 %or_ln46_54, i6 %select_ln46_96, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_73"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:306 %select_ln46_74 = select i1 %or_ln46_55, i6 %select_ln46_73, i6 %add_ln46_17

]]></Node>
<StgValue><ssdm name="select_ln46_74"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:307 %select_ln45_17 = select i1 %icmp_ln45_17, i6 %select_ln46_74, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_17"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:308 %icmp_ln45_18 = icmp_sgt  i16 %data_9_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_18"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:309 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_9_val_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:310 %trunc_ln46_8 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_9_val_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln46_8"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:311 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_9_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:312 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_9_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="16">
<![CDATA[
entry_ifconv:313 %trunc_ln46_46 = trunc i16 %data_9_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_46"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:314 %icmp_ln46_56 = icmp_ne  i3 %trunc_ln46_46, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_56"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:315 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_9_val_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %or_ln46_56 = or i1 %tmp_124, i1 %icmp_ln46_56

]]></Node>
<StgValue><ssdm name="or_ln46_56"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:317 %and_ln46_75 = and i1 %or_ln46_56, i1 %tmp_125

]]></Node>
<StgValue><ssdm name="and_ln46_75"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:318 %zext_ln46_18 = zext i1 %and_ln46_75

]]></Node>
<StgValue><ssdm name="zext_ln46_18"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:319 %add_ln46_18 = add i6 %trunc_ln46_8, i6 %zext_ln46_18

]]></Node>
<StgValue><ssdm name="add_ln46_18"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln46_77" val="1"/>
<literal name="tmp_123" val="1"/>
<literal name="or_ln46_57" val="1"/>
<literal name="or_ln46_58" val="1"/>
<literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="6">
<![CDATA[
entry_ifconv:320 %trunc_ln46_47 = trunc i6 %add_ln46_18

]]></Node>
<StgValue><ssdm name="trunc_ln46_47"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:321 %tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_9_val_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:322 %icmp_ln46_57 = icmp_eq  i6 %tmp_17, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln46_57"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:323 %icmp_ln46_58 = icmp_eq  i6 %tmp_17, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_58"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:324 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_18, i32 5

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:325 %xor_ln46_48 = xor i1 %tmp_127, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_48"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:326 %select_ln46_75 = select i1 %tmp_127, i1 %icmp_ln46_58, i1 %icmp_ln46_57

]]></Node>
<StgValue><ssdm name="select_ln46_75"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:327 %select_ln46_97 = select i1 %tmp_126, i1 %select_ln46_75, i1 %icmp_ln46_58

]]></Node>
<StgValue><ssdm name="select_ln46_97"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:328 %or_ln46_57 = or i1 %select_ln46_97, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="or_ln46_57"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %xor_ln46_37 = xor i1 %or_ln46_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_37"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:330 %and_ln46_76 = and i1 %icmp_ln46_57, i1 %xor_ln46_48

]]></Node>
<StgValue><ssdm name="and_ln46_76"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:331 %and_ln46_77 = and i1 %and_ln46_76, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln46_77"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:332 %xor_ln46_38 = xor i1 %and_ln46_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_38"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="or_ln46_57" val="1"/>
<literal name="or_ln46_58" val="1"/>
<literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry_ifconv:333 %select_ln46_76 = select i1 %and_ln46_77, i5 %trunc_ln46_47, i5 0

]]></Node>
<StgValue><ssdm name="select_ln46_76"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="or_ln46_57" val="1"/>
<literal name="or_ln46_58" val="1"/>
<literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="5">
<![CDATA[
entry_ifconv:334 %zext_ln46_29 = zext i5 %select_ln46_76

]]></Node>
<StgValue><ssdm name="zext_ln46_29"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:335 %and_ln46_78 = and i1 %tmp_123, i1 %xor_ln46_38

]]></Node>
<StgValue><ssdm name="and_ln46_78"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:336 %or_ln46_58 = or i1 %and_ln46_78, i1 %xor_ln46_37

]]></Node>
<StgValue><ssdm name="or_ln46_58"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_57" val="1"/>
<literal name="or_ln46_58" val="1"/>
<literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:337 %select_ln46_98 = select i1 %tmp_123, i6 %zext_ln46_29, i6 %add_ln46_18

]]></Node>
<StgValue><ssdm name="select_ln46_98"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln46_58" val="1"/>
<literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:338 %select_ln46_77 = select i1 %or_ln46_57, i6 %select_ln46_98, i6 63

]]></Node>
<StgValue><ssdm name="select_ln46_77"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:339 %select_ln46_78 = select i1 %or_ln46_58, i6 %select_ln46_77, i6 %add_ln46_18

]]></Node>
<StgValue><ssdm name="select_ln46_78"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:340 %select_ln45_18 = select i1 %icmp_ln45_18, i6 %select_ln46_78, i6 0

]]></Node>
<StgValue><ssdm name="select_ln45_18"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:341 %mrv = insertvalue i60 <undef>, i6 %select_ln45

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:342 %mrv_1 = insertvalue i60 %mrv, i6 %select_ln45_10

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:343 %mrv_2 = insertvalue i60 %mrv_1, i6 %select_ln45_11

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:344 %mrv_3 = insertvalue i60 %mrv_2, i6 %select_ln45_12

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:345 %mrv_4 = insertvalue i60 %mrv_3, i6 %select_ln45_13

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:346 %mrv_5 = insertvalue i60 %mrv_4, i6 %select_ln45_14

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:347 %mrv_6 = insertvalue i60 %mrv_5, i6 %select_ln45_15

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:348 %mrv_7 = insertvalue i60 %mrv_6, i6 %select_ln45_16

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:349 %mrv_8 = insertvalue i60 %mrv_7, i6 %select_ln45_17

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="60" op_0_bw="60" op_1_bw="6">
<![CDATA[
entry_ifconv:350 %mrv_9 = insertvalue i60 %mrv_8, i6 %select_ln45_18

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="60">
<![CDATA[
entry_ifconv:351 %ret_ln50 = ret i60 %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
