Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "stage2.v" in library work
Compiling verilog file "RX_STAGE1_V2.v" in library work
Module <stage2> compiled
Compiling verilog file "MOUSE_FSM_CMD.v" in library work
Module <RX_V2> compiled
Compiling verilog file "clkgen.v" in library work
Module <MOUSE_FSM_CMD> compiled
Compiling verilog file "main.v" in library work
Module <clkgen> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clkgen> in library <work>.

Analyzing hierarchy for module <MOUSE_FSM_CMD> in library <work>.

Analyzing hierarchy for module <stage2> in library <work> with parameters.
	ACK_CLK_LOW = "1110"
	ACK_DATA_LOW = "1101"
	DATA0 = "0011"
	DATA1 = "0100"
	DATA2 = "0101"
	DATA3 = "0110"
	DATA4 = "0111"
	DATA5 = "1000"
	DATA6 = "1001"
	DATA7 = "1010"
	HOLD_CLK = "0001"
	IDLE = "0000"
	PARITY = "1011"
	START_BIT = "0010"
	STOP = "1100"
	TX_END = "1111"

Analyzing hierarchy for module <RX_V2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clkgen> in library <work>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
Analyzing module <MOUSE_FSM_CMD> in library <work>.
Module <MOUSE_FSM_CMD> is correct for synthesis.
 
Analyzing module <stage2> in library <work>.
	ACK_CLK_LOW = 4'b1110
	ACK_DATA_LOW = 4'b1101
	DATA0 = 4'b0011
	DATA1 = 4'b0100
	DATA2 = 4'b0101
	DATA3 = 4'b0110
	DATA4 = 4'b0111
	DATA5 = 4'b1000
	DATA6 = 4'b1001
	DATA7 = 4'b1010
	HOLD_CLK = 4'b0001
	IDLE = 4'b0000
	PARITY = 4'b1011
	START_BIT = 4'b0010
	STOP = 4'b1100
	TX_END = 4'b1111
Module <stage2> is correct for synthesis.
 
Analyzing module <RX_V2> in library <work>.
Module <RX_V2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MOUSE_FSM_CMD>.
    Related source file is "MOUSE_FSM_CMD.v".
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 28                                             |
    | Inputs             | 7                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <curr_cmd_buf>.
    Found 1-bit register for signal <curr_rx_buf>.
    Found 1-bit register for signal <curr_rx_en>.
    Found 1-bit register for signal <curr_trig_send>.
    Found 16-bit register for signal <curr_wait_count>.
    Found 8-bit register for signal <curr_Xbuf>.
    Found 8-bit register for signal <curr_Ybuf>.
    Found 8-bit register for signal <curr_Zbuf>.
    Found 16-bit adder for signal <next_wait_count$addsub0000> created at line 97.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <MOUSE_FSM_CMD> synthesized.


Synthesizing Unit <stage2>.
    Related source file is "stage2.v".
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 33                                             |
    | Inputs             | 6                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | locked                    (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2data>.
    Found 1-bit tristate buffer for signal <ps2clk>.
    Found 1-bit register for signal <curr_data_sent>.
    Found 8-bit register for signal <curr_data_to_send>.
    Found 1-bit register for signal <curr_dout>.
    Found 1-bit register for signal <curr_hold_ps2clk_en>.
    Found 1-bit register for signal <curr_ps2clk_en>.
    Found 1-bit register for signal <curr_ps2data_en>.
    Found 12-bit up counter for signal <hold_count>.
    Found 1-bit xor8 for signal <next_dout$xor0000>.
    Found 1-bit register for signal <ps2clk_in>.
    Found 1-bit register for signal <ps2data_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Xor(s).
	inferred   2 Tristate(s).
Unit <stage2> synthesized.


Synthesizing Unit <RX_V2>.
    Related source file is "RX_STAGE1_V2.v".
    Found finite state machine <FSM_2> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | Locked                    (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <curr_bitcount>.
    Found 2-bit register for signal <curr_errorcode>.
    Found 1-bit register for signal <curr_rx_complete>.
    Found 8-bit register for signal <curr_rxbuf>.
    Found 16-bit register for signal <curr_timeoutcount>.
    Found 4-bit adder for signal <next_bitcount$addsub0000> created at line 117.
    Found 1-bit xor8 for signal <next_errorcode_0$xor0000>.
    Found 1-bit xor2 for signal <next_errorcode_0$xor0001> created at line 127.
    Found 1-bit register for signal <ps2clk_in>.
    Found 1-bit register for signal <ps2data_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <RX_V2> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "clkgen.v".
Unit <clkgen> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:1780 - Signal <rx_complete_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_sent_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 4-bit adder                                           : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 20
 1-bit register                                        : 12
 16-bit register                                       : 2
 2-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 1
 1-bit xor8                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <V2/curr_state/FSM> on signal <curr_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <S2/curr_state/FSM> on signal <curr_state[1:16]> with one-hot encoding.
---------------------------
 State | Encoding
---------------------------
 0000  | 0000000000000001
 0001  | 0000000000000010
 0010  | 0000000000000100
 0011  | 0000000000001000
 0100  | 0000000000010000
 0101  | 0000000000100000
 0110  | 0000000001000000
 0111  | 0000000010000000
 1000  | 0000000100000000
 1001  | 0000001000000000
 1010  | 0000010000000000
 1011  | 0000100000000000
 1100  | 0001000000000000
 1101  | 0010000000000000
 1110  | 0100000000000000
 1111  | 1000000000000000
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_TEST/curr_state/FSM> on signal <curr_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
INFO:Xst:2261 - The FF/Latch <curr_hold_ps2clk_en> in Unit <S2> is equivalent to the following FF/Latch, which will be removed : <curr_ps2clk_en> 
WARNING:Xst:2677 - Node <curr_errorcode_1> of sequential type is unconnected in block <V2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 4-bit adder                                           : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 82
 Flip-Flops                                            : 82
# Xors                                                 : 3
 1-bit xor2                                            : 1
 1-bit xor8                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <curr_ps2clk_en> in Unit <stage2> is equivalent to the following FF/Latch, which will be removed : <curr_hold_ps2clk_en> 

Optimizing unit <main> ...

Optimizing unit <MOUSE_FSM_CMD> ...

Optimizing unit <RX_V2> ...
WARNING:Xst:2677 - Node <V2/curr_errorcode_1> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <S2/ps2clk_in> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <V2/ps2clk_in> 
INFO:Xst:2261 - The FF/Latch <S2/ps2data_in> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <V2/ps2data_in> 
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 17.
FlipFlop S2/ps2clk_in has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 114
 Flip-Flops                                            : 114

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 315
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 41
#      LUT2                        : 41
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 24
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 84
#      LUT4_D                      : 11
#      LUT4_L                      : 8
#      MUXCY                       : 41
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 114
#      FDR                         : 78
#      FDRE                        : 13
#      FDRS                        : 22
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                      117  out of    704    16%  
 Number of Slice Flip Flops:            114  out of   1408     8%  
 Number of 4 input LUTs:                222  out of   1408    15%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    108    11%  
 Number of GCLKs:                         1  out of     24     4%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk                                | SYS_CLK/DCM_SP_INST:CLK0| 114   |
-----------------------------------+-------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.341ns (Maximum Frequency: 157.704MHz)
   Minimum input arrival time before clock: 6.994ns
   Maximum output required time after clock: 6.937ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.341ns (frequency: 157.704MHz)
  Total number of paths / destination ports: 2100 / 158
-------------------------------------------------------------------------
Delay:               6.341ns (Levels of Logic = 4)
  Source:            V2/curr_timeoutcount_14 (FF)
  Destination:       V2/curr_bitcount_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: V2/curr_timeoutcount_14 to V2/curr_bitcount_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.591   0.590  V2/curr_timeoutcount_14 (V2/curr_timeoutcount_14)
     LUT4:I0->O            1   0.648   0.500  V2/curr_state_cmp_eq000017 (V2/curr_state_cmp_eq000017)
     LUT4:I1->O           10   0.643   0.885  V2/curr_state_cmp_eq000064 (V2/curr_state_cmp_eq0000)
     LUT4_D:I3->O         11   0.648   0.936  V2/next_bitcount<0>21 (V2/N20)
     LUT4:I3->O            1   0.648   0.000  V2/next_rxbuf_7_mux00001 (V2/next_rxbuf<7>)
     FDR:D                     0.252          V2/curr_rxbuf_7
    ----------------------------------------
    Total                      6.341ns (3.430ns logic, 2.911ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 109 / 85
-------------------------------------------------------------------------
Offset:              6.994ns (Levels of Logic = 5)
  Source:            PS2_CLK (PAD)
  Destination:       V2/curr_timeoutcount_13 (FF)
  Destination Clock: clk rising

  Data Path: PS2_CLK to V2/curr_timeoutcount_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          19   0.849   1.228  PS2_CLK_IOBUF (N27)
     LUT2_D:I0->O          8   0.648   0.789  V2/negedge_ps2_clk1 (V2/negedge_ps2_clk)
     LUT4:I2->O            1   0.648   0.452  V2/next_timeoutcount<10>1_SW1 (N46)
     LUT4_D:I2->O          8   0.648   0.837  V2/next_timeoutcount<10>1 (V2/N01)
     LUT2:I1->O            1   0.643   0.000  V2/next_timeoutcount<5>1 (V2/next_timeoutcount<5>)
     FDR:D                     0.252          V2/curr_timeoutcount_5
    ----------------------------------------
    Total                      6.994ns (3.688ns logic, 3.306ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Offset:              6.937ns (Levels of Logic = 2)
  Source:            S2/curr_ps2clk_en (FF)
  Destination:       PS2_CLK (PAD)
  Source Clock:      clk rising

  Data Path: S2/curr_ps2clk_en to PS2_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  S2/curr_ps2clk_en (S2/curr_ps2clk_en)
     INV:I->O             13   0.648   0.983  S2/curr_hold_ps2clk_en_inv1_INV_0 (S2/curr_hold_ps2clk_en_inv)
     IOBUF:T->IO               4.295          PS2_CLK_IOBUF (PS2_CLK)
    ----------------------------------------
    Total                      6.937ns (5.534ns logic, 1.403ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.52 secs
 
--> 

Total memory usage is 4568044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

