

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x1'
================================================================
* Date:           Tue Jun 28 23:04:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    70754|    70754|  0.236 ms|  0.236 ms|  70754|  70754|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x1_loop_2     |     1056|     1056|        66|          -|          -|    16|        no|
        | + A_IO_L2_in_boundary_x1_loop_3    |       64|       64|         2|          -|          -|    32|        no|
        |- A_IO_L2_in_boundary_x1_loop_4     |    69696|    69696|      2178|          -|          -|    32|        no|
        | + A_IO_L2_in_boundary_x1_loop_5    |     2176|     2176|        34|          -|          -|    64|        no|
        |  ++ A_IO_L2_in_boundary_x1_loop_6  |       32|       32|         2|          -|          -|    16|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 6 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_0_x152, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_12_x113, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:7079]   --->   Operation 11 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln7079 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:7079]   --->   Operation 12 'specmemcore' 'specmemcore_ln7079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln7086 = br void" [./dut.cpp:7086]   --->   Operation 13 'br' 'br_ln7086' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 14 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c4_V, i5 1"   --->   Operation 15 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln7091 = trunc i5 %c4_V" [./dut.cpp:7091]   --->   Operation 16 'trunc' 'trunc_ln7091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_330_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln7091, i5 0"   --->   Operation 17 'bitconcatenate' 'tmp_330_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c4_V, i5 16"   --->   Operation 18 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln7086 = br i1 %icmp_ln890, void %.split8, void %.preheader.preheader" [./dut.cpp:7086]   --->   Operation 20 'br' 'br_ln7086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln7086 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1005" [./dut.cpp:7086]   --->   Operation 21 'specloopname' 'specloopname_ln7086' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln7088 = br void" [./dut.cpp:7088]   --->   Operation 22 'br' 'br_ln7088' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 23 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c5_V_5 = phi i6 %add_ln691_709, void %.split6, i6 0, void %.split8"   --->   Operation 24 'phi' 'c5_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln691_709 = add i6 %c5_V_5, i6 1"   --->   Operation 25 'add' 'add_ln691_709' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln7091 = zext i6 %c5_V_5" [./dut.cpp:7091]   --->   Operation 26 'zext' 'zext_ln7091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.71ns)   --->   "%add_ln7091 = add i9 %tmp_330_cast, i9 %zext_ln7091" [./dut.cpp:7091]   --->   Operation 27 'add' 'add_ln7091' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln7091_1 = zext i9 %add_ln7091" [./dut.cpp:7091]   --->   Operation 28 'zext' 'zext_ln7091_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7091_1" [./dut.cpp:7091]   --->   Operation 29 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln890_554 = icmp_eq  i6 %c5_V_5, i6 32"   --->   Operation 30 'icmp' 'icmp_ln890_554' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln7088 = br i1 %icmp_ln890_554, void %.split6, void" [./dut.cpp:7088]   --->   Operation 32 'br' 'br_ln7088' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (icmp_ln890_554)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln7088 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1037" [./dut.cpp:7088]   --->   Operation 34 'specloopname' 'specloopname_ln7088' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_12_x113" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (1.20ns)   --->   "%store_ln7091 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:7091]   --->   Operation 36 'store' 'store_ln7091' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.70>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691_710, void, i6 0, void %.preheader.preheader"   --->   Operation 38 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln691_710 = add i6 %c5_V, i6 1"   --->   Operation 39 'add' 'add_ln691_710' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %c5_V"   --->   Operation 40 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln890_553 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 41 'icmp' 'icmp_ln890_553' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln7095 = br i1 %icmp_ln890_553, void %.split4, void" [./dut.cpp:7095]   --->   Operation 43 'br' 'br_ln7095' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln7095 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1036" [./dut.cpp:7095]   --->   Operation 44 'specloopname' 'specloopname_ln7095' <Predicate = (!icmp_ln890_553)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln7097 = br void" [./dut.cpp:7097]   --->   Operation 45 'br' 'br_ln7097' <Predicate = (!icmp_ln890_553)> <Delay = 0.38>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln7107 = ret" [./dut.cpp:7107]   --->   Operation 46 'ret' 'ret_ln7107' <Predicate = (icmp_ln890_553)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.70>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691_711, void, i7 0, void %.split4"   --->   Operation 47 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691_711 = add i7 %c6_V, i7 1"   --->   Operation 48 'add' 'add_ln691_711' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln890_555 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 49 'icmp' 'icmp_ln890_555' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln7097 = br i1 %icmp_ln890_555, void %.split2, void" [./dut.cpp:7097]   --->   Operation 51 'br' 'br_ln7097' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln7097 = specloopname void @_ssdm_op_SpecLoopName, void @empty_674" [./dut.cpp:7097]   --->   Operation 52 'specloopname' 'specloopname_ln7097' <Predicate = (!icmp_ln890_555)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln7099 = br void" [./dut.cpp:7099]   --->   Operation 53 'br' 'br_ln7099' <Predicate = (!icmp_ln890_555)> <Delay = 0.38>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 54 'br' 'br_ln0' <Predicate = (icmp_ln890_555)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.91>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_712, void %.split, i5 0, void %.split2"   --->   Operation 55 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln691_712 = add i5 %c7_V, i5 1"   --->   Operation 56 'add' 'add_ln691_712' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln7102 = trunc i5 %c7_V" [./dut.cpp:7102]   --->   Operation 57 'trunc' 'trunc_ln7102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln7102, i5 0" [./dut.cpp:7102]   --->   Operation 58 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.71ns)   --->   "%add_ln7102 = add i9 %tmp_cast, i9 %zext_ln890" [./dut.cpp:7102]   --->   Operation 59 'add' 'add_ln7102' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln7102 = zext i9 %add_ln7102" [./dut.cpp:7102]   --->   Operation 60 'zext' 'zext_ln7102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_1 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7102" [./dut.cpp:7102]   --->   Operation 61 'getelementptr' 'local_A_pong_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.63ns)   --->   "%icmp_ln890_556 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 62 'icmp' 'icmp_ln890_556' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln7099 = br i1 %icmp_ln890_556, void %.split, void" [./dut.cpp:7099]   --->   Operation 64 'br' 'br_ln7099' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_1" [./dut.cpp:7102]   --->   Operation 65 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_556)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln890_556)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.41>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln7099 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1003" [./dut.cpp:7099]   --->   Operation 67 'specloopname' 'specloopname_ln7099' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_1" [./dut.cpp:7102]   --->   Operation 68 'load' 'local_A_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 69 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_12_x113]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_12_0_x152]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
local_A_pong_V        (alloca           ) [ 001111111]
specmemcore_ln7079    (specmemcore      ) [ 000000000]
br_ln7086             (br               ) [ 011110000]
c4_V                  (phi              ) [ 001000000]
add_ln691             (add              ) [ 011110000]
trunc_ln7091          (trunc            ) [ 000000000]
tmp_330_cast          (bitconcatenate   ) [ 000110000]
icmp_ln890            (icmp             ) [ 001110000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7086             (br               ) [ 000000000]
specloopname_ln7086   (specloopname     ) [ 000000000]
br_ln7088             (br               ) [ 001110000]
br_ln890              (br               ) [ 001111111]
c5_V_5                (phi              ) [ 000100000]
add_ln691_709         (add              ) [ 001110000]
zext_ln7091           (zext             ) [ 000000000]
add_ln7091            (add              ) [ 000000000]
zext_ln7091_1         (zext             ) [ 000000000]
local_A_pong_V_addr   (getelementptr    ) [ 000010000]
icmp_ln890_554        (icmp             ) [ 001110000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7088             (br               ) [ 000000000]
br_ln0                (br               ) [ 011110000]
specloopname_ln7088   (specloopname     ) [ 000000000]
tmp                   (read             ) [ 000000000]
store_ln7091          (store            ) [ 000000000]
br_ln0                (br               ) [ 001110000]
c5_V                  (phi              ) [ 000001000]
add_ln691_710         (add              ) [ 001001111]
zext_ln890            (zext             ) [ 000000111]
icmp_ln890_553        (icmp             ) [ 000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7095             (br               ) [ 000000000]
specloopname_ln7095   (specloopname     ) [ 000000000]
br_ln7097             (br               ) [ 000001111]
ret_ln7107            (ret              ) [ 000000000]
c6_V                  (phi              ) [ 000000100]
add_ln691_711         (add              ) [ 000001111]
icmp_ln890_555        (icmp             ) [ 000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7097             (br               ) [ 000000000]
specloopname_ln7097   (specloopname     ) [ 000000000]
br_ln7099             (br               ) [ 000001111]
br_ln0                (br               ) [ 001001111]
c7_V                  (phi              ) [ 000000010]
add_ln691_712         (add              ) [ 000001111]
trunc_ln7102          (trunc            ) [ 000000000]
tmp_cast              (bitconcatenate   ) [ 000000000]
add_ln7102            (add              ) [ 000000000]
zext_ln7102           (zext             ) [ 000000000]
local_A_pong_V_addr_1 (getelementptr    ) [ 000000001]
icmp_ln890_556        (icmp             ) [ 000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
br_ln7099             (br               ) [ 000000000]
br_ln0                (br               ) [ 000001111]
specloopname_ln7099   (specloopname     ) [ 000000000]
local_A_pong_V_load   (load             ) [ 000000000]
write_ln174           (write            ) [ 000000000]
br_ln0                (br               ) [ 000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_12_x113">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_12_x113"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_PE_12_0_x152">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_12_0_x152"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1005"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1037"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1036"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_674"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1003"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="local_A_pong_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="256" slack="0"/>
<pin id="74" dir="0" index="1" bw="256" slack="0"/>
<pin id="75" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln174_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="256" slack="0"/>
<pin id="81" dir="0" index="2" bw="256" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="85" class="1004" name="local_A_pong_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="9" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="1"/>
<pin id="96" dir="0" index="4" bw="9" slack="0"/>
<pin id="97" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="256" slack="0"/>
<pin id="99" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln7091/4 local_A_pong_V_load/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="local_A_pong_V_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_1/7 "/>
</bind>
</comp>

<comp id="109" class="1005" name="c4_V_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="1"/>
<pin id="111" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="c4_V_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="c5_V_5_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="1"/>
<pin id="122" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_5 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="c5_V_5_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_5/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="c5_V_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="1"/>
<pin id="133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="c5_V_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/5 "/>
</bind>
</comp>

<comp id="142" class="1005" name="c6_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="c6_V_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/6 "/>
</bind>
</comp>

<comp id="153" class="1005" name="c7_V_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="c7_V_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln691_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln7091_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7091/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_330_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_330_cast/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln890_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln691_709_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_709/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln7091_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7091/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln7091_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="1"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7091/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln7091_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7091_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln890_554_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_554/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln691_710_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_710/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln890_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln890_553_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_553/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln691_711_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_711/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln890_555_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_555/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln691_712_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_712/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln7102_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7102/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln7102_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="6" slack="2"/>
<pin id="263" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7102/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln7102_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7102/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln890_556_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_556/7 "/>
</bind>
</comp>

<comp id="276" class="1005" name="add_ln691_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_330_cast_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="1"/>
<pin id="283" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_330_cast "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln691_709_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_709 "/>
</bind>
</comp>

<comp id="294" class="1005" name="local_A_pong_V_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="1"/>
<pin id="296" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="add_ln691_710_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_710 "/>
</bind>
</comp>

<comp id="307" class="1005" name="zext_ln890_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="2"/>
<pin id="309" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln890 "/>
</bind>
</comp>

<comp id="315" class="1005" name="add_ln691_711_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_711 "/>
</bind>
</comp>

<comp id="323" class="1005" name="add_ln691_712_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_712 "/>
</bind>
</comp>

<comp id="328" class="1005" name="local_A_pong_V_addr_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="100"><net_src comp="72" pin="2"/><net_sink comp="91" pin=4"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="91" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="113" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="113" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="113" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="124" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="124" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="212"><net_src comp="124" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="135" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="135" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="135" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="146" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="146" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="157" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="157" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="274"><net_src comp="157" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="164" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="284"><net_src comp="174" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="292"><net_src comp="188" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="297"><net_src comp="85" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="305"><net_src comp="214" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="310"><net_src comp="220" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="318"><net_src comp="230" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="326"><net_src comp="242" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="331"><net_src comp="101" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_PE_12_0_x152 | {8 }
 - Input state : 
	Port: A_IO_L2_in_boundary_x1 : fifo_A_A_IO_L2_in_12_x113 | {4 }
  - Chain level:
	State 1
		specmemcore_ln7079 : 1
	State 2
		add_ln691 : 1
		trunc_ln7091 : 1
		tmp_330_cast : 2
		icmp_ln890 : 1
		br_ln7086 : 2
	State 3
		add_ln691_709 : 1
		zext_ln7091 : 1
		add_ln7091 : 2
		zext_ln7091_1 : 3
		local_A_pong_V_addr : 4
		icmp_ln890_554 : 1
		br_ln7088 : 2
	State 4
	State 5
		add_ln691_710 : 1
		zext_ln890 : 1
		icmp_ln890_553 : 1
		br_ln7095 : 2
	State 6
		add_ln691_711 : 1
		icmp_ln890_555 : 1
		br_ln7097 : 2
	State 7
		add_ln691_712 : 1
		trunc_ln7102 : 1
		tmp_cast : 2
		add_ln7102 : 3
		zext_ln7102 : 4
		local_A_pong_V_addr_1 : 5
		icmp_ln890_556 : 1
		br_ln7099 : 2
		local_A_pong_V_load : 6
	State 8
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln691_fu_164    |    0    |    12   |
|          |   add_ln691_709_fu_188  |    0    |    13   |
|          |    add_ln7091_fu_198    |    0    |    16   |
|    add   |   add_ln691_710_fu_214  |    0    |    13   |
|          |   add_ln691_711_fu_230  |    0    |    14   |
|          |   add_ln691_712_fu_242  |    0    |    12   |
|          |    add_ln7102_fu_260    |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_182    |    0    |    9    |
|          |  icmp_ln890_554_fu_208  |    0    |    10   |
|   icmp   |  icmp_ln890_553_fu_224  |    0    |    10   |
|          |  icmp_ln890_555_fu_236  |    0    |    10   |
|          |  icmp_ln890_556_fu_270  |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_72     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |   trunc_ln7091_fu_170   |    0    |    0    |
|          |   trunc_ln7102_fu_248   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|   tmp_330_cast_fu_174   |    0    |    0    |
|          |     tmp_cast_fu_252     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln7091_fu_194   |    0    |    0    |
|   zext   |   zext_ln7091_1_fu_203  |    0    |    0    |
|          |    zext_ln890_fu_220    |    0    |    0    |
|          |    zext_ln7102_fu_265   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   144   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    8   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_709_reg_289    |    6   |
|    add_ln691_710_reg_302    |    6   |
|    add_ln691_711_reg_315    |    7   |
|    add_ln691_712_reg_323    |    5   |
|      add_ln691_reg_276      |    5   |
|         c4_V_reg_109        |    5   |
|        c5_V_5_reg_120       |    6   |
|         c5_V_reg_131        |    6   |
|         c6_V_reg_142        |    7   |
|         c7_V_reg_153        |    5   |
|local_A_pong_V_addr_1_reg_328|    9   |
| local_A_pong_V_addr_reg_294 |    9   |
|     tmp_330_cast_reg_281    |    9   |
|      zext_ln890_reg_307     |    9   |
+-----------------------------+--------+
|            Total            |   94   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   144  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   94   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   94   |   153  |
+-----------+--------+--------+--------+--------+
