// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Tue Dec  7 01:05:16 2021
// Host        : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ telemetry_bot_top_level_controller_0_0_sim_netlist.v
// Design      : telemetry_bot_top_level_controller_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_average_filter
   (\accu_reg[7]_0 ,
    E,
    p_1_in__1,
    p_1_in__0,
    p_1_in__0__0,
    i_clk,
    i_reset,
    O,
    \accu_reg[7]_1 ,
    ena,
    Q,
    \FSM_onehot_f_state_reg[0] ,
    \FSM_onehot_f_state_reg[0]_0 ,
    start_filtering_reg__0,
    CO,
    \bram2_d_mux_reg[7]_i_1 ,
    \bram2_d_mux_reg[0]_i_1 ,
    \bram2_a_mux_reg[0]_rep__0_i_1 ,
    \bram2_a_mux_reg[0]_rep__0_i_1_0 ,
    \bram2_d_mux_reg[7]_i_1_0 ,
    \bram1_a_mux_reg[17]_i_1 ,
    \bram1_a_mux_reg[17]_i_1_0 ,
    \bram1_a_mux_reg[17]_i_1_1 ,
    \bram2_a_mux_reg[17]_i_1 ,
    \bram2_a_mux_reg[17]_i_1_0 ,
    \bram2_a_mux_reg[17]_i_1_1 );
  output [7:0]\accu_reg[7]_0 ;
  output [0:0]E;
  output [7:0]p_1_in__1;
  output [17:0]p_1_in__0;
  output [17:0]p_1_in__0__0;
  input i_clk;
  input i_reset;
  input [3:0]O;
  input [3:0]\accu_reg[7]_1 ;
  input ena;
  input [1:0]Q;
  input \FSM_onehot_f_state_reg[0] ;
  input \FSM_onehot_f_state_reg[0]_0 ;
  input start_filtering_reg__0;
  input [0:0]CO;
  input [7:0]\bram2_d_mux_reg[7]_i_1 ;
  input \bram2_d_mux_reg[0]_i_1 ;
  input \bram2_a_mux_reg[0]_rep__0_i_1 ;
  input \bram2_a_mux_reg[0]_rep__0_i_1_0 ;
  input [7:0]\bram2_d_mux_reg[7]_i_1_0 ;
  input [17:0]\bram1_a_mux_reg[17]_i_1 ;
  input [17:0]\bram1_a_mux_reg[17]_i_1_0 ;
  input [17:0]\bram1_a_mux_reg[17]_i_1_1 ;
  input [17:0]\bram2_a_mux_reg[17]_i_1 ;
  input [17:0]\bram2_a_mux_reg[17]_i_1_0 ;
  input [17:0]\bram2_a_mux_reg[17]_i_1_1 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire \FSM_onehot_f_state_reg[0] ;
  wire \FSM_onehot_f_state_reg[0]_0 ;
  wire [3:0]O;
  wire [1:0]Q;
  wire accu;
  wire accu0__12;
  wire accu0_carry__0_i_1_n_0;
  wire accu0_carry__0_i_2_n_0;
  wire accu0_carry__0_i_3_n_0;
  wire accu0_carry__0_i_4_n_0;
  wire accu0_carry__0_i_5_n_0;
  wire accu0_carry__0_i_6_n_0;
  wire accu0_carry__0_n_0;
  wire accu0_carry__0_n_1;
  wire accu0_carry__0_n_2;
  wire accu0_carry__0_n_3;
  wire accu0_carry__1_i_1_n_0;
  wire accu0_carry__1_i_2_n_0;
  wire accu0_carry__1_i_3_n_0;
  wire accu0_carry__1_i_4_n_0;
  wire accu0_carry__1_n_0;
  wire accu0_carry__1_n_1;
  wire accu0_carry__1_n_2;
  wire accu0_carry__1_n_3;
  wire accu0_carry__2_i_1_n_0;
  wire accu0_carry_i_1_n_0;
  wire accu0_carry_i_2_n_0;
  wire accu0_carry_i_3_n_0;
  wire accu0_carry_i_4_n_0;
  wire accu0_carry_i_5_n_0;
  wire accu0_carry_i_6_n_0;
  wire accu0_carry_i_7_n_0;
  wire accu0_carry_i_8_n_0;
  wire accu0_carry_n_0;
  wire accu0_carry_n_1;
  wire accu0_carry_n_2;
  wire accu0_carry_n_3;
  wire accu1__15;
  wire accu1_carry__0_i_1_n_0;
  wire accu1_carry__0_i_2_n_0;
  wire accu1_carry__0_i_3_n_0;
  wire accu1_carry__0_i_4_n_0;
  wire accu1_carry__0_n_0;
  wire accu1_carry__0_n_1;
  wire accu1_carry__0_n_2;
  wire accu1_carry__0_n_3;
  wire accu1_carry__1_i_1_n_0;
  wire accu1_carry__1_i_2_n_0;
  wire accu1_carry__1_i_3_n_0;
  wire accu1_carry__1_i_4_n_0;
  wire accu1_carry__1_n_0;
  wire accu1_carry__1_n_1;
  wire accu1_carry__1_n_2;
  wire accu1_carry__1_n_3;
  wire accu1_carry__2_i_1_n_0;
  wire accu1_carry__2_i_2_n_0;
  wire accu1_carry__2_i_3_n_0;
  wire accu1_carry__2_i_4_n_0;
  wire accu1_carry__2_n_1;
  wire accu1_carry__2_n_2;
  wire accu1_carry__2_n_3;
  wire accu1_carry_i_1_n_0;
  wire accu1_carry_i_2_n_0;
  wire accu1_carry_i_3_n_0;
  wire accu1_carry_i_4_n_0;
  wire accu1_carry_i_5_n_0;
  wire accu1_carry_i_6_n_0;
  wire accu1_carry_n_0;
  wire accu1_carry_n_1;
  wire accu1_carry_n_2;
  wire accu1_carry_n_3;
  wire [11:8]accu_reg;
  wire [7:0]\accu_reg[7]_0 ;
  wire [3:0]\accu_reg[7]_1 ;
  wire \accu_reg[8]_i_1_n_1 ;
  wire \accu_reg[8]_i_1_n_2 ;
  wire \accu_reg[8]_i_1_n_3 ;
  wire \accu_reg[8]_i_1_n_4 ;
  wire \accu_reg[8]_i_1_n_5 ;
  wire \accu_reg[8]_i_1_n_6 ;
  wire \accu_reg[8]_i_1_n_7 ;
  wire [17:0]addr0;
  wire addr00_carry__0_i_1_n_0;
  wire addr00_carry__0_i_2_n_0;
  wire addr00_carry__0_i_3_n_0;
  wire addr00_carry__0_i_4_n_0;
  wire addr00_carry__0_i_5_n_0;
  wire addr00_carry__0_i_6_n_0;
  wire addr00_carry__0_i_7_n_0;
  wire addr00_carry__0_i_8_n_0;
  wire addr00_carry__0_n_0;
  wire addr00_carry__0_n_1;
  wire addr00_carry__0_n_2;
  wire addr00_carry__0_n_3;
  wire addr00_carry__1_i_1_n_0;
  wire addr00_carry__1_i_2_n_0;
  wire addr00_carry__1_i_3_n_0;
  wire addr00_carry__1_i_4_n_0;
  wire addr00_carry__1_i_5_n_0;
  wire addr00_carry__1_i_6_n_0;
  wire addr00_carry__1_i_7_n_0;
  wire addr00_carry__1_i_8_n_0;
  wire addr00_carry__1_n_0;
  wire addr00_carry__1_n_1;
  wire addr00_carry__1_n_2;
  wire addr00_carry__1_n_3;
  wire addr00_carry__2_i_1_n_0;
  wire addr00_carry__2_i_2_n_0;
  wire addr00_carry__2_i_3_n_0;
  wire addr00_carry__2_i_4_n_0;
  wire addr00_carry__2_i_5_n_0;
  wire addr00_carry__2_i_6_n_0;
  wire addr00_carry__2_i_7_n_0;
  wire addr00_carry__2_i_8_n_0;
  wire addr00_carry__2_n_0;
  wire addr00_carry__2_n_1;
  wire addr00_carry__2_n_2;
  wire addr00_carry__2_n_3;
  wire addr00_carry__3_i_1_n_0;
  wire addr00_carry__3_i_2_n_0;
  wire addr00_carry__3_i_3_n_0;
  wire addr00_carry__3_n_3;
  wire addr00_carry_i_1__1_n_0;
  wire addr00_carry_i_2__1_n_0;
  wire addr00_carry_i_3__1_n_0;
  wire addr00_carry_i_4_n_0;
  wire addr00_carry_i_5_n_0;
  wire addr00_carry_n_0;
  wire addr00_carry_n_1;
  wire addr00_carry_n_2;
  wire addr00_carry_n_3;
  wire \addr0[17]_i_1_n_0 ;
  wire avg_done;
  wire [17:0]\bram1_a_mux_reg[17]_i_1 ;
  wire [17:0]\bram1_a_mux_reg[17]_i_1_0 ;
  wire [17:0]\bram1_a_mux_reg[17]_i_1_1 ;
  wire \bram2_a_mux_reg[0]_rep__0_i_1 ;
  wire \bram2_a_mux_reg[0]_rep__0_i_1_0 ;
  wire [17:0]\bram2_a_mux_reg[17]_i_1 ;
  wire [17:0]\bram2_a_mux_reg[17]_i_1_0 ;
  wire [17:0]\bram2_a_mux_reg[17]_i_1_1 ;
  wire \bram2_d_mux_reg[0]_i_1 ;
  wire [7:0]\bram2_d_mux_reg[7]_i_1 ;
  wire [7:0]\bram2_d_mux_reg[7]_i_1_0 ;
  wire \countH[0]_i_1_n_0 ;
  wire \countH[0]_i_3_n_0 ;
  wire [31:2]countH_reg;
  wire \countH_reg[0]_i_2_n_0 ;
  wire \countH_reg[0]_i_2_n_1 ;
  wire \countH_reg[0]_i_2_n_2 ;
  wire \countH_reg[0]_i_2_n_3 ;
  wire \countH_reg[0]_i_2_n_4 ;
  wire \countH_reg[0]_i_2_n_5 ;
  wire \countH_reg[0]_i_2_n_6 ;
  wire \countH_reg[0]_i_2_n_7 ;
  wire \countH_reg[12]_i_1_n_0 ;
  wire \countH_reg[12]_i_1_n_1 ;
  wire \countH_reg[12]_i_1_n_2 ;
  wire \countH_reg[12]_i_1_n_3 ;
  wire \countH_reg[12]_i_1_n_4 ;
  wire \countH_reg[12]_i_1_n_5 ;
  wire \countH_reg[12]_i_1_n_6 ;
  wire \countH_reg[12]_i_1_n_7 ;
  wire \countH_reg[16]_i_1_n_0 ;
  wire \countH_reg[16]_i_1_n_1 ;
  wire \countH_reg[16]_i_1_n_2 ;
  wire \countH_reg[16]_i_1_n_3 ;
  wire \countH_reg[16]_i_1_n_4 ;
  wire \countH_reg[16]_i_1_n_5 ;
  wire \countH_reg[16]_i_1_n_6 ;
  wire \countH_reg[16]_i_1_n_7 ;
  wire \countH_reg[20]_i_1_n_0 ;
  wire \countH_reg[20]_i_1_n_1 ;
  wire \countH_reg[20]_i_1_n_2 ;
  wire \countH_reg[20]_i_1_n_3 ;
  wire \countH_reg[20]_i_1_n_4 ;
  wire \countH_reg[20]_i_1_n_5 ;
  wire \countH_reg[20]_i_1_n_6 ;
  wire \countH_reg[20]_i_1_n_7 ;
  wire \countH_reg[24]_i_1_n_0 ;
  wire \countH_reg[24]_i_1_n_1 ;
  wire \countH_reg[24]_i_1_n_2 ;
  wire \countH_reg[24]_i_1_n_3 ;
  wire \countH_reg[24]_i_1_n_4 ;
  wire \countH_reg[24]_i_1_n_5 ;
  wire \countH_reg[24]_i_1_n_6 ;
  wire \countH_reg[24]_i_1_n_7 ;
  wire \countH_reg[28]_i_1_n_1 ;
  wire \countH_reg[28]_i_1_n_2 ;
  wire \countH_reg[28]_i_1_n_3 ;
  wire \countH_reg[28]_i_1_n_4 ;
  wire \countH_reg[28]_i_1_n_5 ;
  wire \countH_reg[28]_i_1_n_6 ;
  wire \countH_reg[28]_i_1_n_7 ;
  wire \countH_reg[4]_i_1_n_0 ;
  wire \countH_reg[4]_i_1_n_1 ;
  wire \countH_reg[4]_i_1_n_2 ;
  wire \countH_reg[4]_i_1_n_3 ;
  wire \countH_reg[4]_i_1_n_4 ;
  wire \countH_reg[4]_i_1_n_5 ;
  wire \countH_reg[4]_i_1_n_6 ;
  wire \countH_reg[4]_i_1_n_7 ;
  wire \countH_reg[8]_i_1_n_0 ;
  wire \countH_reg[8]_i_1_n_1 ;
  wire \countH_reg[8]_i_1_n_2 ;
  wire \countH_reg[8]_i_1_n_3 ;
  wire \countH_reg[8]_i_1_n_4 ;
  wire \countH_reg[8]_i_1_n_5 ;
  wire \countH_reg[8]_i_1_n_6 ;
  wire \countH_reg[8]_i_1_n_7 ;
  wire \countH_reg_n_0_[0] ;
  wire \countH_reg_n_0_[1] ;
  wire countP1_carry__0_i_1_n_0;
  wire countP1_carry__0_i_2_n_0;
  wire countP1_carry__0_i_3_n_0;
  wire countP1_carry__0_i_4_n_0;
  wire countP1_carry__0_n_0;
  wire countP1_carry__0_n_1;
  wire countP1_carry__0_n_2;
  wire countP1_carry__0_n_3;
  wire countP1_carry__1_i_1_n_0;
  wire countP1_carry__1_i_2_n_0;
  wire countP1_carry__1_i_3_n_0;
  wire countP1_carry__1_i_4_n_0;
  wire countP1_carry__1_n_0;
  wire countP1_carry__1_n_1;
  wire countP1_carry__1_n_2;
  wire countP1_carry__1_n_3;
  wire countP1_carry__2_i_1_n_0;
  wire countP1_carry__2_i_2_n_0;
  wire countP1_carry__2_i_3_n_0;
  wire countP1_carry__2_n_1;
  wire countP1_carry__2_n_2;
  wire countP1_carry__2_n_3;
  wire countP1_carry_i_1_n_0;
  wire countP1_carry_i_2_n_0;
  wire countP1_carry_i_3_n_0;
  wire countP1_carry_i_4_n_0;
  wire countP1_carry_i_5_n_0;
  wire countP1_carry_i_6_n_0;
  wire countP1_carry_i_7_n_0;
  wire countP1_carry_i_8_n_0;
  wire countP1_carry_n_0;
  wire countP1_carry_n_1;
  wire countP1_carry_n_2;
  wire countP1_carry_n_3;
  wire \countP[0]_i_2_n_0 ;
  wire \countP[0]_i_3_n_0 ;
  wire [31:0]countP_reg;
  wire \countP_reg[0]_i_1_n_0 ;
  wire \countP_reg[0]_i_1_n_1 ;
  wire \countP_reg[0]_i_1_n_2 ;
  wire \countP_reg[0]_i_1_n_3 ;
  wire \countP_reg[0]_i_1_n_4 ;
  wire \countP_reg[0]_i_1_n_5 ;
  wire \countP_reg[0]_i_1_n_6 ;
  wire \countP_reg[0]_i_1_n_7 ;
  wire \countP_reg[12]_i_1_n_0 ;
  wire \countP_reg[12]_i_1_n_1 ;
  wire \countP_reg[12]_i_1_n_2 ;
  wire \countP_reg[12]_i_1_n_3 ;
  wire \countP_reg[12]_i_1_n_4 ;
  wire \countP_reg[12]_i_1_n_5 ;
  wire \countP_reg[12]_i_1_n_6 ;
  wire \countP_reg[12]_i_1_n_7 ;
  wire \countP_reg[16]_i_1_n_0 ;
  wire \countP_reg[16]_i_1_n_1 ;
  wire \countP_reg[16]_i_1_n_2 ;
  wire \countP_reg[16]_i_1_n_3 ;
  wire \countP_reg[16]_i_1_n_4 ;
  wire \countP_reg[16]_i_1_n_5 ;
  wire \countP_reg[16]_i_1_n_6 ;
  wire \countP_reg[16]_i_1_n_7 ;
  wire \countP_reg[20]_i_1_n_0 ;
  wire \countP_reg[20]_i_1_n_1 ;
  wire \countP_reg[20]_i_1_n_2 ;
  wire \countP_reg[20]_i_1_n_3 ;
  wire \countP_reg[20]_i_1_n_4 ;
  wire \countP_reg[20]_i_1_n_5 ;
  wire \countP_reg[20]_i_1_n_6 ;
  wire \countP_reg[20]_i_1_n_7 ;
  wire \countP_reg[24]_i_1_n_0 ;
  wire \countP_reg[24]_i_1_n_1 ;
  wire \countP_reg[24]_i_1_n_2 ;
  wire \countP_reg[24]_i_1_n_3 ;
  wire \countP_reg[24]_i_1_n_4 ;
  wire \countP_reg[24]_i_1_n_5 ;
  wire \countP_reg[24]_i_1_n_6 ;
  wire \countP_reg[24]_i_1_n_7 ;
  wire \countP_reg[28]_i_1_n_1 ;
  wire \countP_reg[28]_i_1_n_2 ;
  wire \countP_reg[28]_i_1_n_3 ;
  wire \countP_reg[28]_i_1_n_4 ;
  wire \countP_reg[28]_i_1_n_5 ;
  wire \countP_reg[28]_i_1_n_6 ;
  wire \countP_reg[28]_i_1_n_7 ;
  wire \countP_reg[4]_i_1_n_0 ;
  wire \countP_reg[4]_i_1_n_1 ;
  wire \countP_reg[4]_i_1_n_2 ;
  wire \countP_reg[4]_i_1_n_3 ;
  wire \countP_reg[4]_i_1_n_4 ;
  wire \countP_reg[4]_i_1_n_5 ;
  wire \countP_reg[4]_i_1_n_6 ;
  wire \countP_reg[4]_i_1_n_7 ;
  wire \countP_reg[8]_i_1_n_0 ;
  wire \countP_reg[8]_i_1_n_1 ;
  wire \countP_reg[8]_i_1_n_2 ;
  wire \countP_reg[8]_i_1_n_3 ;
  wire \countP_reg[8]_i_1_n_4 ;
  wire \countP_reg[8]_i_1_n_5 ;
  wire \countP_reg[8]_i_1_n_6 ;
  wire \countP_reg[8]_i_1_n_7 ;
  wire \countU[0]_i_2__1_n_0 ;
  wire [17:0]countU_reg;
  wire \countU_reg[0]_i_1__1_n_0 ;
  wire \countU_reg[0]_i_1__1_n_1 ;
  wire \countU_reg[0]_i_1__1_n_2 ;
  wire \countU_reg[0]_i_1__1_n_3 ;
  wire \countU_reg[0]_i_1__1_n_4 ;
  wire \countU_reg[0]_i_1__1_n_5 ;
  wire \countU_reg[0]_i_1__1_n_6 ;
  wire \countU_reg[0]_i_1__1_n_7 ;
  wire \countU_reg[12]_i_1__1_n_0 ;
  wire \countU_reg[12]_i_1__1_n_1 ;
  wire \countU_reg[12]_i_1__1_n_2 ;
  wire \countU_reg[12]_i_1__1_n_3 ;
  wire \countU_reg[12]_i_1__1_n_4 ;
  wire \countU_reg[12]_i_1__1_n_5 ;
  wire \countU_reg[12]_i_1__1_n_6 ;
  wire \countU_reg[12]_i_1__1_n_7 ;
  wire \countU_reg[16]_i_1__1_n_3 ;
  wire \countU_reg[16]_i_1__1_n_6 ;
  wire \countU_reg[16]_i_1__1_n_7 ;
  wire \countU_reg[4]_i_1__1_n_0 ;
  wire \countU_reg[4]_i_1__1_n_1 ;
  wire \countU_reg[4]_i_1__1_n_2 ;
  wire \countU_reg[4]_i_1__1_n_3 ;
  wire \countU_reg[4]_i_1__1_n_4 ;
  wire \countU_reg[4]_i_1__1_n_5 ;
  wire \countU_reg[4]_i_1__1_n_6 ;
  wire \countU_reg[4]_i_1__1_n_7 ;
  wire \countU_reg[8]_i_1__1_n_0 ;
  wire \countU_reg[8]_i_1__1_n_1 ;
  wire \countU_reg[8]_i_1__1_n_2 ;
  wire \countU_reg[8]_i_1__1_n_3 ;
  wire \countU_reg[8]_i_1__1_n_4 ;
  wire \countU_reg[8]_i_1__1_n_5 ;
  wire \countU_reg[8]_i_1__1_n_6 ;
  wire \countU_reg[8]_i_1__1_n_7 ;
  wire \countV[0]_i_2__0_n_0 ;
  wire [31:0]countV_reg;
  wire \countV_reg[0]_i_1_n_0 ;
  wire \countV_reg[0]_i_1_n_1 ;
  wire \countV_reg[0]_i_1_n_2 ;
  wire \countV_reg[0]_i_1_n_3 ;
  wire \countV_reg[0]_i_1_n_4 ;
  wire \countV_reg[0]_i_1_n_5 ;
  wire \countV_reg[0]_i_1_n_6 ;
  wire \countV_reg[0]_i_1_n_7 ;
  wire \countV_reg[12]_i_1_n_0 ;
  wire \countV_reg[12]_i_1_n_1 ;
  wire \countV_reg[12]_i_1_n_2 ;
  wire \countV_reg[12]_i_1_n_3 ;
  wire \countV_reg[12]_i_1_n_4 ;
  wire \countV_reg[12]_i_1_n_5 ;
  wire \countV_reg[12]_i_1_n_6 ;
  wire \countV_reg[12]_i_1_n_7 ;
  wire \countV_reg[16]_i_1_n_0 ;
  wire \countV_reg[16]_i_1_n_1 ;
  wire \countV_reg[16]_i_1_n_2 ;
  wire \countV_reg[16]_i_1_n_3 ;
  wire \countV_reg[16]_i_1_n_4 ;
  wire \countV_reg[16]_i_1_n_5 ;
  wire \countV_reg[16]_i_1_n_6 ;
  wire \countV_reg[16]_i_1_n_7 ;
  wire \countV_reg[20]_i_1_n_0 ;
  wire \countV_reg[20]_i_1_n_1 ;
  wire \countV_reg[20]_i_1_n_2 ;
  wire \countV_reg[20]_i_1_n_3 ;
  wire \countV_reg[20]_i_1_n_4 ;
  wire \countV_reg[20]_i_1_n_5 ;
  wire \countV_reg[20]_i_1_n_6 ;
  wire \countV_reg[20]_i_1_n_7 ;
  wire \countV_reg[24]_i_1_n_0 ;
  wire \countV_reg[24]_i_1_n_1 ;
  wire \countV_reg[24]_i_1_n_2 ;
  wire \countV_reg[24]_i_1_n_3 ;
  wire \countV_reg[24]_i_1_n_4 ;
  wire \countV_reg[24]_i_1_n_5 ;
  wire \countV_reg[24]_i_1_n_6 ;
  wire \countV_reg[24]_i_1_n_7 ;
  wire \countV_reg[28]_i_1_n_1 ;
  wire \countV_reg[28]_i_1_n_2 ;
  wire \countV_reg[28]_i_1_n_3 ;
  wire \countV_reg[28]_i_1_n_4 ;
  wire \countV_reg[28]_i_1_n_5 ;
  wire \countV_reg[28]_i_1_n_6 ;
  wire \countV_reg[28]_i_1_n_7 ;
  wire \countV_reg[4]_i_1_n_0 ;
  wire \countV_reg[4]_i_1_n_1 ;
  wire \countV_reg[4]_i_1_n_2 ;
  wire \countV_reg[4]_i_1_n_3 ;
  wire \countV_reg[4]_i_1_n_4 ;
  wire \countV_reg[4]_i_1_n_5 ;
  wire \countV_reg[4]_i_1_n_6 ;
  wire \countV_reg[4]_i_1_n_7 ;
  wire \countV_reg[8]_i_1_n_0 ;
  wire \countV_reg[8]_i_1_n_1 ;
  wire \countV_reg[8]_i_1_n_2 ;
  wire \countV_reg[8]_i_1_n_3 ;
  wire \countV_reg[8]_i_1_n_4 ;
  wire \countV_reg[8]_i_1_n_5 ;
  wire \countV_reg[8]_i_1_n_6 ;
  wire \countV_reg[8]_i_1_n_7 ;
  wire [3:0]countV_reg_rep;
  wire \countV_reg_rep[3]_i_3_n_2 ;
  wire \countV_reg_rep[3]_i_3_n_3 ;
  wire \countV_reg_rep[3]_i_3_n_5 ;
  wire \countV_reg_rep[3]_i_3_n_6 ;
  wire \countV_reg_rep[3]_i_3_n_7 ;
  wire \countV_rep[0]_i_1_n_0 ;
  wire \countV_rep[3]_i_1_n_0 ;
  wire \countV_rep[3]_i_2_n_0 ;
  wire done_i_1_n_0;
  wire ena;
  wire i_clk;
  wire i_reset;
  wire [17:0]output_a;
  wire \output_d[0]_i_1_n_0 ;
  wire \output_d[0]_i_2_n_0 ;
  wire \output_d[0]_i_3_n_0 ;
  wire \output_d[0]_i_4_n_0 ;
  wire \output_d[1]_i_1_n_0 ;
  wire \output_d[1]_i_2_n_0 ;
  wire \output_d[1]_i_3_n_0 ;
  wire \output_d[1]_i_4_n_0 ;
  wire \output_d[2]_i_1_n_0 ;
  wire \output_d[2]_i_2_n_0 ;
  wire \output_d[2]_i_3_n_0 ;
  wire \output_d[2]_i_4_n_0 ;
  wire \output_d[2]_i_5_n_0 ;
  wire \output_d[3]_i_1_n_0 ;
  wire \output_d[3]_i_2_n_0 ;
  wire \output_d[3]_i_3_n_0 ;
  wire \output_d[3]_i_4_n_0 ;
  wire \output_d[4]_i_1_n_0 ;
  wire \output_d[4]_i_2_n_0 ;
  wire \output_d[4]_i_3_n_0 ;
  wire \output_d[4]_i_4_n_0 ;
  wire \output_d[5]_i_1_n_0 ;
  wire \output_d[5]_i_2_n_0 ;
  wire \output_d[5]_i_3_n_0 ;
  wire \output_d[5]_i_4_n_0 ;
  wire \output_d[6]_i_1_n_0 ;
  wire \output_d[7]_i_1_n_0 ;
  wire \output_d_reg_n_0_[0] ;
  wire \output_d_reg_n_0_[1] ;
  wire \output_d_reg_n_0_[2] ;
  wire \output_d_reg_n_0_[3] ;
  wire \output_d_reg_n_0_[4] ;
  wire \output_d_reg_n_0_[5] ;
  wire \output_d_reg_n_0_[6] ;
  wire \output_d_reg_n_0_[7] ;
  wire [17:0]p_0_in;
  wire [17:0]p_1_in__0;
  wire [17:0]p_1_in__0__0;
  wire [7:0]p_1_in__1;
  wire start_filtering_reg__0;
  wire [3:0]NLW_accu0_carry_O_UNCONNECTED;
  wire [3:0]NLW_accu0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_accu0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_accu0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_accu0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_accu1_carry_O_UNCONNECTED;
  wire [3:0]NLW_accu1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_accu1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_accu1_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_accu_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_addr00_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_addr00_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_countH_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_countP1_carry_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_countP1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_countP_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_countU_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_countU_reg[16]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_countV_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_countV_reg_rep[3]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_countV_reg_rep[3]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFEAFFFFFFEAFFEA)) 
    \FSM_onehot_f_state[5]_i_1 
       (.I0(Q[1]),
        .I1(avg_done),
        .I2(Q[0]),
        .I3(\FSM_onehot_f_state_reg[0] ),
        .I4(\FSM_onehot_f_state_reg[0]_0 ),
        .I5(start_filtering_reg__0),
        .O(E));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu0_carry
       (.CI(1'b0),
        .CO({accu0_carry_n_0,accu0_carry_n_1,accu0_carry_n_2,accu0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({accu0_carry_i_1_n_0,accu0_carry_i_2_n_0,accu0_carry_i_3_n_0,accu0_carry_i_4_n_0}),
        .O(NLW_accu0_carry_O_UNCONNECTED[3:0]),
        .S({accu0_carry_i_5_n_0,accu0_carry_i_6_n_0,accu0_carry_i_7_n_0,accu0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu0_carry__0
       (.CI(accu0_carry_n_0),
        .CO({accu0_carry__0_n_0,accu0_carry__0_n_1,accu0_carry__0_n_2,accu0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,accu0_carry__0_i_1_n_0,accu0_carry__0_i_2_n_0}),
        .O(NLW_accu0_carry__0_O_UNCONNECTED[3:0]),
        .S({accu0_carry__0_i_3_n_0,accu0_carry__0_i_4_n_0,accu0_carry__0_i_5_n_0,accu0_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    accu0_carry__0_i_1
       (.I0(countP_reg[17]),
        .I1(countP_reg[16]),
        .O(accu0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu0_carry__0_i_2
       (.I0(countP_reg[15]),
        .O(accu0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__0_i_3
       (.I0(countP_reg[21]),
        .I1(countP_reg[20]),
        .O(accu0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__0_i_4
       (.I0(countP_reg[19]),
        .I1(countP_reg[18]),
        .O(accu0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    accu0_carry__0_i_5
       (.I0(countP_reg[16]),
        .I1(countP_reg[17]),
        .O(accu0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry__0_i_6
       (.I0(countP_reg[15]),
        .I1(countP_reg[14]),
        .O(accu0_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu0_carry__1
       (.CI(accu0_carry__0_n_0),
        .CO({accu0_carry__1_n_0,accu0_carry__1_n_1,accu0_carry__1_n_2,accu0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_accu0_carry__1_O_UNCONNECTED[3:0]),
        .S({accu0_carry__1_i_1_n_0,accu0_carry__1_i_2_n_0,accu0_carry__1_i_3_n_0,accu0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__1_i_1
       (.I0(countP_reg[29]),
        .I1(countP_reg[28]),
        .O(accu0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__1_i_2
       (.I0(countP_reg[27]),
        .I1(countP_reg[26]),
        .O(accu0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__1_i_3
       (.I0(countP_reg[25]),
        .I1(countP_reg[24]),
        .O(accu0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__1_i_4
       (.I0(countP_reg[23]),
        .I1(countP_reg[22]),
        .O(accu0_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu0_carry__2
       (.CI(accu0_carry__1_n_0),
        .CO({NLW_accu0_carry__2_CO_UNCONNECTED[3:1],accu0__12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countP_reg[31]}),
        .O(NLW_accu0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,accu0_carry__2_i_1_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__2_i_1
       (.I0(countP_reg[31]),
        .I1(countP_reg[30]),
        .O(accu0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu0_carry_i_1
       (.I0(countP_reg[13]),
        .O(accu0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu0_carry_i_2
       (.I0(countP_reg[11]),
        .O(accu0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry_i_3
       (.I0(countP_reg[8]),
        .I1(countP_reg[9]),
        .O(accu0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu0_carry_i_4
       (.I0(countP_reg[7]),
        .O(accu0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry_i_5
       (.I0(countP_reg[13]),
        .I1(countP_reg[12]),
        .O(accu0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry_i_6
       (.I0(countP_reg[11]),
        .I1(countP_reg[10]),
        .O(accu0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry_i_7
       (.I0(countP_reg[8]),
        .I1(countP_reg[9]),
        .O(accu0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry_i_8
       (.I0(countP_reg[7]),
        .I1(countP_reg[6]),
        .O(accu0_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu1_carry
       (.CI(1'b0),
        .CO({accu1_carry_n_0,accu1_carry_n_1,accu1_carry_n_2,accu1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,accu1_carry_i_1_n_0,accu1_carry_i_2_n_0}),
        .O(NLW_accu1_carry_O_UNCONNECTED[3:0]),
        .S({accu1_carry_i_3_n_0,accu1_carry_i_4_n_0,accu1_carry_i_5_n_0,accu1_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu1_carry__0
       (.CI(accu1_carry_n_0),
        .CO({accu1_carry__0_n_0,accu1_carry__0_n_1,accu1_carry__0_n_2,accu1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_accu1_carry__0_O_UNCONNECTED[3:0]),
        .S({accu1_carry__0_i_1_n_0,accu1_carry__0_i_2_n_0,accu1_carry__0_i_3_n_0,accu1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__0_i_1
       (.I0(countV_reg[15]),
        .I1(countV_reg[14]),
        .O(accu1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__0_i_2
       (.I0(countV_reg[13]),
        .I1(countV_reg[12]),
        .O(accu1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__0_i_3
       (.I0(countV_reg[11]),
        .I1(countV_reg[10]),
        .O(accu1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__0_i_4
       (.I0(countV_reg[9]),
        .I1(countV_reg[8]),
        .O(accu1_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu1_carry__1
       (.CI(accu1_carry__0_n_0),
        .CO({accu1_carry__1_n_0,accu1_carry__1_n_1,accu1_carry__1_n_2,accu1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_accu1_carry__1_O_UNCONNECTED[3:0]),
        .S({accu1_carry__1_i_1_n_0,accu1_carry__1_i_2_n_0,accu1_carry__1_i_3_n_0,accu1_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__1_i_1
       (.I0(countV_reg[23]),
        .I1(countV_reg[22]),
        .O(accu1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__1_i_2
       (.I0(countV_reg[21]),
        .I1(countV_reg[20]),
        .O(accu1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__1_i_3
       (.I0(countV_reg[19]),
        .I1(countV_reg[18]),
        .O(accu1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__1_i_4
       (.I0(countV_reg[17]),
        .I1(countV_reg[16]),
        .O(accu1_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu1_carry__2
       (.CI(accu1_carry__1_n_0),
        .CO({accu1__15,accu1_carry__2_n_1,accu1_carry__2_n_2,accu1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({countV_reg[31],1'b0,1'b0,1'b0}),
        .O(NLW_accu1_carry__2_O_UNCONNECTED[3:0]),
        .S({accu1_carry__2_i_1_n_0,accu1_carry__2_i_2_n_0,accu1_carry__2_i_3_n_0,accu1_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__2_i_1
       (.I0(countV_reg[31]),
        .I1(countV_reg[30]),
        .O(accu1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__2_i_2
       (.I0(countV_reg[29]),
        .I1(countV_reg[28]),
        .O(accu1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__2_i_3
       (.I0(countV_reg[27]),
        .I1(countV_reg[26]),
        .O(accu1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__2_i_4
       (.I0(countV_reg[25]),
        .I1(countV_reg[24]),
        .O(accu1_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu1_carry_i_1
       (.I0(countV_reg[3]),
        .O(accu1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry_i_2
       (.I0(countV_reg[0]),
        .I1(countV_reg[1]),
        .O(accu1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry_i_3
       (.I0(countV_reg[7]),
        .I1(countV_reg[6]),
        .O(accu1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry_i_4
       (.I0(countV_reg[5]),
        .I1(countV_reg[4]),
        .O(accu1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu1_carry_i_5
       (.I0(countV_reg[3]),
        .I1(countV_reg[2]),
        .O(accu1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu1_carry_i_6
       (.I0(countV_reg[0]),
        .I1(countV_reg[1]),
        .O(accu1_carry_i_6_n_0));
  FDRE \accu_reg[0] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(O[0]),
        .Q(\accu_reg[7]_0 [0]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[10] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\accu_reg[8]_i_1_n_5 ),
        .Q(accu_reg[10]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[11] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\accu_reg[8]_i_1_n_4 ),
        .Q(accu_reg[11]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[1] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(O[1]),
        .Q(\accu_reg[7]_0 [1]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[2] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(O[2]),
        .Q(\accu_reg[7]_0 [2]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[3] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(O[3]),
        .Q(\accu_reg[7]_0 [3]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[4] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\accu_reg[7]_1 [0]),
        .Q(\accu_reg[7]_0 [4]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[5] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\accu_reg[7]_1 [1]),
        .Q(\accu_reg[7]_0 [5]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[6] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\accu_reg[7]_1 [2]),
        .Q(\accu_reg[7]_0 [6]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[7] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\accu_reg[7]_1 [3]),
        .Q(\accu_reg[7]_0 [7]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE \accu_reg[8] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\accu_reg[8]_i_1_n_7 ),
        .Q(accu_reg[8]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accu_reg[8]_i_1 
       (.CI(CO),
        .CO({\NLW_accu_reg[8]_i_1_CO_UNCONNECTED [3],\accu_reg[8]_i_1_n_1 ,\accu_reg[8]_i_1_n_2 ,\accu_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\accu_reg[8]_i_1_n_4 ,\accu_reg[8]_i_1_n_5 ,\accu_reg[8]_i_1_n_6 ,\accu_reg[8]_i_1_n_7 }),
        .S(accu_reg));
  FDRE \accu_reg[9] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\accu_reg[8]_i_1_n_6 ),
        .Q(accu_reg[9]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry
       (.CI(1'b0),
        .CO({addr00_carry_n_0,addr00_carry_n_1,addr00_carry_n_2,addr00_carry_n_3}),
        .CYINIT(1'b0),
        .DI({addr00_carry_i_1__1_n_0,countP_reg[2:0]}),
        .O(p_0_in[3:0]),
        .S({addr00_carry_i_2__1_n_0,addr00_carry_i_3__1_n_0,addr00_carry_i_4_n_0,addr00_carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__0
       (.CI(addr00_carry_n_0),
        .CO({addr00_carry__0_n_0,addr00_carry__0_n_1,addr00_carry__0_n_2,addr00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({addr00_carry__0_i_1_n_0,addr00_carry__0_i_2_n_0,addr00_carry__0_i_3_n_0,addr00_carry__0_i_4_n_0}),
        .O(p_0_in[7:4]),
        .S({addr00_carry__0_i_5_n_0,addr00_carry__0_i_6_n_0,addr00_carry__0_i_7_n_0,addr00_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hFFFFAFBA)) 
    addr00_carry__0_i_1
       (.I0(countP_reg[6]),
        .I1(countV_reg_rep[2]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[0]),
        .I4(countV_reg_rep[3]),
        .O(addr00_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hAEBE5141)) 
    addr00_carry__0_i_2
       (.I0(countV_reg_rep[3]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countP_reg[6]),
        .O(addr00_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF34)) 
    addr00_carry__0_i_3
       (.I0(countV_reg_rep[2]),
        .I1(countV_reg_rep[1]),
        .I2(countV_reg_rep[0]),
        .I3(countV_reg_rep[3]),
        .I4(countP_reg[4]),
        .O(addr00_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF9A)) 
    addr00_carry__0_i_4
       (.I0(countV_reg_rep[2]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[3]),
        .I4(countP_reg[3]),
        .O(addr00_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h00009E81FFFF617E)) 
    addr00_carry__0_i_5
       (.I0(countP_reg[6]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[7]),
        .O(addr00_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA95699AA5)) 
    addr00_carry__0_i_6
       (.I0(countP_reg[6]),
        .I1(countP_reg[5]),
        .I2(countV_reg_rep[0]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[2]),
        .I5(countV_reg_rep[3]),
        .O(addr00_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h3333333396C99336)) 
    addr00_carry__0_i_7
       (.I0(countP_reg[4]),
        .I1(countP_reg[5]),
        .I2(countV_reg_rep[0]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[2]),
        .I5(countV_reg_rep[3]),
        .O(addr00_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000E18EFFFF1E71)) 
    addr00_carry__0_i_8
       (.I0(countP_reg[3]),
        .I1(countV_reg_rep[2]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[0]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[4]),
        .O(addr00_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__1
       (.CI(addr00_carry__0_n_0),
        .CO({addr00_carry__1_n_0,addr00_carry__1_n_1,addr00_carry__1_n_2,addr00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({addr00_carry__1_i_1_n_0,addr00_carry__1_i_2_n_0,addr00_carry__1_i_3_n_0,addr00_carry__1_i_4_n_0}),
        .O(p_0_in[11:8]),
        .S({addr00_carry__1_i_5_n_0,addr00_carry__1_i_6_n_0,addr00_carry__1_i_7_n_0,addr00_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'h22200020)) 
    addr00_carry__1_i_1
       (.I0(countP_reg[10]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFAFBA)) 
    addr00_carry__1_i_2
       (.I0(countP_reg[9]),
        .I1(countV_reg_rep[2]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[0]),
        .I4(countV_reg_rep[3]),
        .O(addr00_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hAEBE5141)) 
    addr00_carry__1_i_3
       (.I0(countV_reg_rep[3]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countP_reg[9]),
        .O(addr00_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h22200020)) 
    addr00_carry__1_i_4
       (.I0(countP_reg[7]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFBABF00004540)) 
    addr00_carry__1_i_5
       (.I0(countP_reg[10]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[11]),
        .O(addr00_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h00009E81FFFF617E)) 
    addr00_carry__1_i_6
       (.I0(countP_reg[9]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[10]),
        .O(addr00_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAA96A9AAAA5969)) 
    addr00_carry__1_i_7
       (.I0(countP_reg[9]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[8]),
        .O(addr00_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFBABF00004540)) 
    addr00_carry__1_i_8
       (.I0(countP_reg[7]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[8]),
        .O(addr00_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__2
       (.CI(addr00_carry__1_n_0),
        .CO({addr00_carry__2_n_0,addr00_carry__2_n_1,addr00_carry__2_n_2,addr00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({addr00_carry__2_i_1_n_0,addr00_carry__2_i_2_n_0,addr00_carry__2_i_3_n_0,addr00_carry__2_i_4_n_0}),
        .O(p_0_in[15:12]),
        .S({addr00_carry__2_i_5_n_0,addr00_carry__2_i_6_n_0,addr00_carry__2_i_7_n_0,addr00_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'h22200020)) 
    addr00_carry__2_i_1
       (.I0(countP_reg[14]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'h22200020)) 
    addr00_carry__2_i_2
       (.I0(countP_reg[13]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'h22200020)) 
    addr00_carry__2_i_3
       (.I0(countP_reg[12]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'h22200020)) 
    addr00_carry__2_i_4
       (.I0(countP_reg[11]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFBABF00004540)) 
    addr00_carry__2_i_5
       (.I0(countP_reg[14]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[15]),
        .O(addr00_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFBABF00004540)) 
    addr00_carry__2_i_6
       (.I0(countP_reg[13]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[14]),
        .O(addr00_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFBABF00004540)) 
    addr00_carry__2_i_7
       (.I0(countP_reg[12]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[13]),
        .O(addr00_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFBABF00004540)) 
    addr00_carry__2_i_8
       (.I0(countP_reg[11]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[12]),
        .O(addr00_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__3
       (.CI(addr00_carry__2_n_0),
        .CO({NLW_addr00_carry__3_CO_UNCONNECTED[3:1],addr00_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,addr00_carry__3_i_1_n_0}),
        .O({NLW_addr00_carry__3_O_UNCONNECTED[3:2],p_0_in[17:16]}),
        .S({1'b0,1'b0,addr00_carry__3_i_2_n_0,addr00_carry__3_i_3_n_0}));
  LUT5 #(
    .INIT(32'h22200020)) 
    addr00_carry__3_i_1
       (.I0(countP_reg[15]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA9A999AAA)) 
    addr00_carry__3_i_2
       (.I0(countP_reg[17]),
        .I1(countP_reg[16]),
        .I2(countV_reg_rep[0]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[2]),
        .I5(countV_reg_rep[3]),
        .O(addr00_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFBABF00004540)) 
    addr00_carry__3_i_3
       (.I0(countP_reg[15]),
        .I1(countV_reg_rep[0]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[3]),
        .I5(countP_reg[16]),
        .O(addr00_carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'h002A)) 
    addr00_carry_i_1__1
       (.I0(countV_reg_rep[0]),
        .I1(countV_reg_rep[2]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[3]),
        .O(addr00_carry_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hA9AA9AA9)) 
    addr00_carry_i_2__1
       (.I0(countP_reg[3]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h1500EAFF)) 
    addr00_carry_i_3__1
       (.I0(countV_reg_rep[3]),
        .I1(countV_reg_rep[1]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[0]),
        .I4(countP_reg[2]),
        .O(addr00_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hA999AAAA)) 
    addr00_carry_i_4
       (.I0(countP_reg[1]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[1]),
        .I3(countV_reg_rep[2]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hA999999A)) 
    addr00_carry_i_5
       (.I0(countP_reg[0]),
        .I1(countV_reg_rep[3]),
        .I2(countV_reg_rep[2]),
        .I3(countV_reg_rep[1]),
        .I4(countV_reg_rep[0]),
        .O(addr00_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \addr0[17]_i_1 
       (.I0(ena),
        .I1(accu0__12),
        .I2(accu1__15),
        .I3(i_reset),
        .O(\addr0[17]_i_1_n_0 ));
  FDRE \addr0_reg[0] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(addr0[0]),
        .R(1'b0));
  FDRE \addr0_reg[10] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(addr0[10]),
        .R(1'b0));
  FDRE \addr0_reg[11] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(addr0[11]),
        .R(1'b0));
  FDRE \addr0_reg[12] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(addr0[12]),
        .R(1'b0));
  FDRE \addr0_reg[13] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(addr0[13]),
        .R(1'b0));
  FDRE \addr0_reg[14] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(addr0[14]),
        .R(1'b0));
  FDRE \addr0_reg[15] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(addr0[15]),
        .R(1'b0));
  FDRE \addr0_reg[16] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[16]),
        .Q(addr0[16]),
        .R(1'b0));
  FDRE \addr0_reg[17] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[17]),
        .Q(addr0[17]),
        .R(1'b0));
  FDRE \addr0_reg[1] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(addr0[1]),
        .R(1'b0));
  FDRE \addr0_reg[2] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(addr0[2]),
        .R(1'b0));
  FDRE \addr0_reg[3] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(addr0[3]),
        .R(1'b0));
  FDRE \addr0_reg[4] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(addr0[4]),
        .R(1'b0));
  FDRE \addr0_reg[5] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(addr0[5]),
        .R(1'b0));
  FDRE \addr0_reg[6] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(addr0[6]),
        .R(1'b0));
  FDRE \addr0_reg[7] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(addr0[7]),
        .R(1'b0));
  FDRE \addr0_reg[8] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(addr0[8]),
        .R(1'b0));
  FDRE \addr0_reg[9] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(addr0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[0]_i_2 
       (.I0(addr0[0]),
        .I1(\bram1_a_mux_reg[17]_i_1 [0]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [0]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [0]),
        .O(p_1_in__0[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[10]_i_2 
       (.I0(addr0[10]),
        .I1(\bram1_a_mux_reg[17]_i_1 [10]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [10]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [10]),
        .O(p_1_in__0[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[11]_i_2 
       (.I0(addr0[11]),
        .I1(\bram1_a_mux_reg[17]_i_1 [11]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [11]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [11]),
        .O(p_1_in__0[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[12]_i_2 
       (.I0(addr0[12]),
        .I1(\bram1_a_mux_reg[17]_i_1 [12]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [12]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [12]),
        .O(p_1_in__0[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[13]_i_2 
       (.I0(addr0[13]),
        .I1(\bram1_a_mux_reg[17]_i_1 [13]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [13]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [13]),
        .O(p_1_in__0[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[14]_i_2 
       (.I0(addr0[14]),
        .I1(\bram1_a_mux_reg[17]_i_1 [14]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [14]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [14]),
        .O(p_1_in__0[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[15]_i_2 
       (.I0(addr0[15]),
        .I1(\bram1_a_mux_reg[17]_i_1 [15]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [15]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [15]),
        .O(p_1_in__0[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[16]_i_2 
       (.I0(addr0[16]),
        .I1(\bram1_a_mux_reg[17]_i_1 [16]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [16]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [16]),
        .O(p_1_in__0[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[17]_i_3 
       (.I0(addr0[17]),
        .I1(\bram1_a_mux_reg[17]_i_1 [17]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [17]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [17]),
        .O(p_1_in__0[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[1]_i_2 
       (.I0(addr0[1]),
        .I1(\bram1_a_mux_reg[17]_i_1 [1]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [1]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [1]),
        .O(p_1_in__0[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[2]_i_2 
       (.I0(addr0[2]),
        .I1(\bram1_a_mux_reg[17]_i_1 [2]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [2]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [2]),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[3]_i_2 
       (.I0(addr0[3]),
        .I1(\bram1_a_mux_reg[17]_i_1 [3]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [3]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [3]),
        .O(p_1_in__0[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[4]_i_2 
       (.I0(addr0[4]),
        .I1(\bram1_a_mux_reg[17]_i_1 [4]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [4]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [4]),
        .O(p_1_in__0[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[5]_i_2 
       (.I0(addr0[5]),
        .I1(\bram1_a_mux_reg[17]_i_1 [5]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [5]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [5]),
        .O(p_1_in__0[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[6]_i_2 
       (.I0(addr0[6]),
        .I1(\bram1_a_mux_reg[17]_i_1 [6]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [6]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [6]),
        .O(p_1_in__0[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[7]_i_2 
       (.I0(addr0[7]),
        .I1(\bram1_a_mux_reg[17]_i_1 [7]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [7]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [7]),
        .O(p_1_in__0[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[8]_i_2 
       (.I0(addr0[8]),
        .I1(\bram1_a_mux_reg[17]_i_1 [8]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [8]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [8]),
        .O(p_1_in__0[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram1_a_mux_reg[9]_i_2 
       (.I0(addr0[9]),
        .I1(\bram1_a_mux_reg[17]_i_1 [9]),
        .I2(\bram1_a_mux_reg[17]_i_1_0 [9]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram1_a_mux_reg[17]_i_1_1 [9]),
        .O(p_1_in__0[9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[0]_i_2 
       (.I0(output_a[0]),
        .I1(\bram2_a_mux_reg[17]_i_1 [0]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [0]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [0]),
        .O(p_1_in__0__0[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[10]_i_2 
       (.I0(output_a[10]),
        .I1(\bram2_a_mux_reg[17]_i_1 [10]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [10]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [10]),
        .O(p_1_in__0__0[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[11]_i_2 
       (.I0(output_a[11]),
        .I1(\bram2_a_mux_reg[17]_i_1 [11]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [11]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [11]),
        .O(p_1_in__0__0[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[12]_i_2 
       (.I0(output_a[12]),
        .I1(\bram2_a_mux_reg[17]_i_1 [12]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [12]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [12]),
        .O(p_1_in__0__0[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[13]_i_2 
       (.I0(output_a[13]),
        .I1(\bram2_a_mux_reg[17]_i_1 [13]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [13]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [13]),
        .O(p_1_in__0__0[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[14]_i_2 
       (.I0(output_a[14]),
        .I1(\bram2_a_mux_reg[17]_i_1 [14]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [14]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [14]),
        .O(p_1_in__0__0[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[15]_i_2 
       (.I0(output_a[15]),
        .I1(\bram2_a_mux_reg[17]_i_1 [15]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [15]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [15]),
        .O(p_1_in__0__0[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[16]_i_2 
       (.I0(output_a[16]),
        .I1(\bram2_a_mux_reg[17]_i_1 [16]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [16]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [16]),
        .O(p_1_in__0__0[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[17]_i_2 
       (.I0(output_a[17]),
        .I1(\bram2_a_mux_reg[17]_i_1 [17]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [17]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [17]),
        .O(p_1_in__0__0[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[1]_i_2 
       (.I0(output_a[1]),
        .I1(\bram2_a_mux_reg[17]_i_1 [1]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [1]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [1]),
        .O(p_1_in__0__0[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[2]_i_2 
       (.I0(output_a[2]),
        .I1(\bram2_a_mux_reg[17]_i_1 [2]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [2]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [2]),
        .O(p_1_in__0__0[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[3]_i_2 
       (.I0(output_a[3]),
        .I1(\bram2_a_mux_reg[17]_i_1 [3]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [3]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [3]),
        .O(p_1_in__0__0[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[4]_i_2 
       (.I0(output_a[4]),
        .I1(\bram2_a_mux_reg[17]_i_1 [4]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [4]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [4]),
        .O(p_1_in__0__0[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[5]_i_2 
       (.I0(output_a[5]),
        .I1(\bram2_a_mux_reg[17]_i_1 [5]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [5]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [5]),
        .O(p_1_in__0__0[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[6]_i_2 
       (.I0(output_a[6]),
        .I1(\bram2_a_mux_reg[17]_i_1 [6]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [6]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [6]),
        .O(p_1_in__0__0[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[7]_i_2 
       (.I0(output_a[7]),
        .I1(\bram2_a_mux_reg[17]_i_1 [7]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [7]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [7]),
        .O(p_1_in__0__0[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[8]_i_2 
       (.I0(output_a[8]),
        .I1(\bram2_a_mux_reg[17]_i_1 [8]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [8]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [8]),
        .O(p_1_in__0__0[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_a_mux_reg[9]_i_2 
       (.I0(output_a[9]),
        .I1(\bram2_a_mux_reg[17]_i_1 [9]),
        .I2(\bram2_a_mux_reg[17]_i_1_0 [9]),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_a_mux_reg[17]_i_1_1 [9]),
        .O(p_1_in__0__0[9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_d_mux_reg[0]_i_2 
       (.I0(\output_d_reg_n_0_[0] ),
        .I1(\bram2_d_mux_reg[7]_i_1 [0]),
        .I2(\bram2_d_mux_reg[0]_i_1 ),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_d_mux_reg[7]_i_1_0 [0]),
        .O(p_1_in__1[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_d_mux_reg[1]_i_2 
       (.I0(\output_d_reg_n_0_[1] ),
        .I1(\bram2_d_mux_reg[7]_i_1 [1]),
        .I2(\bram2_d_mux_reg[0]_i_1 ),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_d_mux_reg[7]_i_1_0 [1]),
        .O(p_1_in__1[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_d_mux_reg[2]_i_2 
       (.I0(\output_d_reg_n_0_[2] ),
        .I1(\bram2_d_mux_reg[7]_i_1 [2]),
        .I2(\bram2_d_mux_reg[0]_i_1 ),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_d_mux_reg[7]_i_1_0 [2]),
        .O(p_1_in__1[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_d_mux_reg[3]_i_2 
       (.I0(\output_d_reg_n_0_[3] ),
        .I1(\bram2_d_mux_reg[7]_i_1 [3]),
        .I2(\bram2_d_mux_reg[0]_i_1 ),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_d_mux_reg[7]_i_1_0 [3]),
        .O(p_1_in__1[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_d_mux_reg[4]_i_2 
       (.I0(\output_d_reg_n_0_[4] ),
        .I1(\bram2_d_mux_reg[7]_i_1 [4]),
        .I2(\bram2_d_mux_reg[0]_i_1 ),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_d_mux_reg[7]_i_1_0 [4]),
        .O(p_1_in__1[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_d_mux_reg[5]_i_2 
       (.I0(\output_d_reg_n_0_[5] ),
        .I1(\bram2_d_mux_reg[7]_i_1 [5]),
        .I2(\bram2_d_mux_reg[0]_i_1 ),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_d_mux_reg[7]_i_1_0 [5]),
        .O(p_1_in__1[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_d_mux_reg[6]_i_2 
       (.I0(\output_d_reg_n_0_[6] ),
        .I1(\bram2_d_mux_reg[7]_i_1 [6]),
        .I2(\bram2_d_mux_reg[0]_i_1 ),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_d_mux_reg[7]_i_1_0 [6]),
        .O(p_1_in__1[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \bram2_d_mux_reg[7]_i_2 
       (.I0(\output_d_reg_n_0_[7] ),
        .I1(\bram2_d_mux_reg[7]_i_1 [7]),
        .I2(\bram2_d_mux_reg[0]_i_1 ),
        .I3(\bram2_a_mux_reg[0]_rep__0_i_1 ),
        .I4(\bram2_a_mux_reg[0]_rep__0_i_1_0 ),
        .I5(\bram2_d_mux_reg[7]_i_1_0 [7]),
        .O(p_1_in__1[7]));
  LUT5 #(
    .INIT(32'hFF00FF08)) 
    \countH[0]_i_1 
       (.I0(ena),
        .I1(accu0__12),
        .I2(accu1__15),
        .I3(i_reset),
        .I4(countP1_carry__2_n_1),
        .O(\countH[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \countH[0]_i_3 
       (.I0(\countH_reg_n_0_[0] ),
        .O(\countH[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[0] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[0]_i_2_n_7 ),
        .Q(\countH_reg_n_0_[0] ),
        .R(\countH[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\countH_reg[0]_i_2_n_0 ,\countH_reg[0]_i_2_n_1 ,\countH_reg[0]_i_2_n_2 ,\countH_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countH_reg[0]_i_2_n_4 ,\countH_reg[0]_i_2_n_5 ,\countH_reg[0]_i_2_n_6 ,\countH_reg[0]_i_2_n_7 }),
        .S({countH_reg[3:2],\countH_reg_n_0_[1] ,\countH[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[10] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[8]_i_1_n_5 ),
        .Q(countH_reg[10]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[11] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[8]_i_1_n_4 ),
        .Q(countH_reg[11]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[12] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[12]_i_1_n_7 ),
        .Q(countH_reg[12]),
        .R(\countH[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[12]_i_1 
       (.CI(\countH_reg[8]_i_1_n_0 ),
        .CO({\countH_reg[12]_i_1_n_0 ,\countH_reg[12]_i_1_n_1 ,\countH_reg[12]_i_1_n_2 ,\countH_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[12]_i_1_n_4 ,\countH_reg[12]_i_1_n_5 ,\countH_reg[12]_i_1_n_6 ,\countH_reg[12]_i_1_n_7 }),
        .S(countH_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[13] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[12]_i_1_n_6 ),
        .Q(countH_reg[13]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[14] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[12]_i_1_n_5 ),
        .Q(countH_reg[14]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[15] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[12]_i_1_n_4 ),
        .Q(countH_reg[15]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[16] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[16]_i_1_n_7 ),
        .Q(countH_reg[16]),
        .R(\countH[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[16]_i_1 
       (.CI(\countH_reg[12]_i_1_n_0 ),
        .CO({\countH_reg[16]_i_1_n_0 ,\countH_reg[16]_i_1_n_1 ,\countH_reg[16]_i_1_n_2 ,\countH_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[16]_i_1_n_4 ,\countH_reg[16]_i_1_n_5 ,\countH_reg[16]_i_1_n_6 ,\countH_reg[16]_i_1_n_7 }),
        .S(countH_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[17] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[16]_i_1_n_6 ),
        .Q(countH_reg[17]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[18] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[16]_i_1_n_5 ),
        .Q(countH_reg[18]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[19] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[16]_i_1_n_4 ),
        .Q(countH_reg[19]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[1] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[0]_i_2_n_6 ),
        .Q(\countH_reg_n_0_[1] ),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[20] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[20]_i_1_n_7 ),
        .Q(countH_reg[20]),
        .R(\countH[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[20]_i_1 
       (.CI(\countH_reg[16]_i_1_n_0 ),
        .CO({\countH_reg[20]_i_1_n_0 ,\countH_reg[20]_i_1_n_1 ,\countH_reg[20]_i_1_n_2 ,\countH_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[20]_i_1_n_4 ,\countH_reg[20]_i_1_n_5 ,\countH_reg[20]_i_1_n_6 ,\countH_reg[20]_i_1_n_7 }),
        .S(countH_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[21] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[20]_i_1_n_6 ),
        .Q(countH_reg[21]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[22] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[20]_i_1_n_5 ),
        .Q(countH_reg[22]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[23] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[20]_i_1_n_4 ),
        .Q(countH_reg[23]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[24] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[24]_i_1_n_7 ),
        .Q(countH_reg[24]),
        .R(\countH[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[24]_i_1 
       (.CI(\countH_reg[20]_i_1_n_0 ),
        .CO({\countH_reg[24]_i_1_n_0 ,\countH_reg[24]_i_1_n_1 ,\countH_reg[24]_i_1_n_2 ,\countH_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[24]_i_1_n_4 ,\countH_reg[24]_i_1_n_5 ,\countH_reg[24]_i_1_n_6 ,\countH_reg[24]_i_1_n_7 }),
        .S(countH_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[25] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[24]_i_1_n_6 ),
        .Q(countH_reg[25]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[26] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[24]_i_1_n_5 ),
        .Q(countH_reg[26]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[27] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[24]_i_1_n_4 ),
        .Q(countH_reg[27]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[28] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[28]_i_1_n_7 ),
        .Q(countH_reg[28]),
        .R(\countH[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[28]_i_1 
       (.CI(\countH_reg[24]_i_1_n_0 ),
        .CO({\NLW_countH_reg[28]_i_1_CO_UNCONNECTED [3],\countH_reg[28]_i_1_n_1 ,\countH_reg[28]_i_1_n_2 ,\countH_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[28]_i_1_n_4 ,\countH_reg[28]_i_1_n_5 ,\countH_reg[28]_i_1_n_6 ,\countH_reg[28]_i_1_n_7 }),
        .S(countH_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[29] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[28]_i_1_n_6 ),
        .Q(countH_reg[29]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[2] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[0]_i_2_n_5 ),
        .Q(countH_reg[2]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[30] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[28]_i_1_n_5 ),
        .Q(countH_reg[30]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[31] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[28]_i_1_n_4 ),
        .Q(countH_reg[31]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[3] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[0]_i_2_n_4 ),
        .Q(countH_reg[3]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[4] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[4]_i_1_n_7 ),
        .Q(countH_reg[4]),
        .R(\countH[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[4]_i_1 
       (.CI(\countH_reg[0]_i_2_n_0 ),
        .CO({\countH_reg[4]_i_1_n_0 ,\countH_reg[4]_i_1_n_1 ,\countH_reg[4]_i_1_n_2 ,\countH_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[4]_i_1_n_4 ,\countH_reg[4]_i_1_n_5 ,\countH_reg[4]_i_1_n_6 ,\countH_reg[4]_i_1_n_7 }),
        .S(countH_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[5] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[4]_i_1_n_6 ),
        .Q(countH_reg[5]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[6] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[4]_i_1_n_5 ),
        .Q(countH_reg[6]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[7] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[4]_i_1_n_4 ),
        .Q(countH_reg[7]),
        .R(\countH[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[8] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[8]_i_1_n_7 ),
        .Q(countH_reg[8]),
        .R(\countH[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[8]_i_1 
       (.CI(\countH_reg[4]_i_1_n_0 ),
        .CO({\countH_reg[8]_i_1_n_0 ,\countH_reg[8]_i_1_n_1 ,\countH_reg[8]_i_1_n_2 ,\countH_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[8]_i_1_n_4 ,\countH_reg[8]_i_1_n_5 ,\countH_reg[8]_i_1_n_6 ,\countH_reg[8]_i_1_n_7 }),
        .S(countH_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[9] 
       (.C(i_clk),
        .CE(accu),
        .D(\countH_reg[8]_i_1_n_6 ),
        .Q(countH_reg[9]),
        .R(\countH[0]_i_1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry
       (.CI(1'b0),
        .CO({countP1_carry_n_0,countP1_carry_n_1,countP1_carry_n_2,countP1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({countP1_carry_i_1_n_0,countP1_carry_i_2_n_0,countP1_carry_i_3_n_0,countP1_carry_i_4_n_0}),
        .O(NLW_countP1_carry_O_UNCONNECTED[3:0]),
        .S({countP1_carry_i_5_n_0,countP1_carry_i_6_n_0,countP1_carry_i_7_n_0,countP1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__0
       (.CI(countP1_carry_n_0),
        .CO({countP1_carry__0_n_0,countP1_carry__0_n_1,countP1_carry__0_n_2,countP1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP1_carry__0_O_UNCONNECTED[3:0]),
        .S({countP1_carry__0_i_1_n_0,countP1_carry__0_i_2_n_0,countP1_carry__0_i_3_n_0,countP1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_1
       (.I0(countH_reg[17]),
        .I1(countH_reg[16]),
        .O(countP1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_2
       (.I0(countH_reg[15]),
        .I1(countH_reg[14]),
        .O(countP1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_3
       (.I0(countH_reg[13]),
        .I1(countH_reg[12]),
        .O(countP1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_4
       (.I0(countH_reg[11]),
        .I1(countH_reg[10]),
        .O(countP1_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__1
       (.CI(countP1_carry__0_n_0),
        .CO({countP1_carry__1_n_0,countP1_carry__1_n_1,countP1_carry__1_n_2,countP1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP1_carry__1_O_UNCONNECTED[3:0]),
        .S({countP1_carry__1_i_1_n_0,countP1_carry__1_i_2_n_0,countP1_carry__1_i_3_n_0,countP1_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_1
       (.I0(countH_reg[25]),
        .I1(countH_reg[24]),
        .O(countP1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_2
       (.I0(countH_reg[23]),
        .I1(countH_reg[22]),
        .O(countP1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_3
       (.I0(countH_reg[21]),
        .I1(countH_reg[20]),
        .O(countP1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_4
       (.I0(countH_reg[19]),
        .I1(countH_reg[18]),
        .O(countP1_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__2
       (.CI(countP1_carry__1_n_0),
        .CO({NLW_countP1_carry__2_CO_UNCONNECTED[3],countP1_carry__2_n_1,countP1_carry__2_n_2,countP1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,countH_reg[31],1'b0,1'b0}),
        .O(NLW_countP1_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,countP1_carry__2_i_1_n_0,countP1_carry__2_i_2_n_0,countP1_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_1
       (.I0(countH_reg[31]),
        .I1(countH_reg[30]),
        .O(countP1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_2
       (.I0(countH_reg[29]),
        .I1(countH_reg[28]),
        .O(countP1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_3
       (.I0(countH_reg[27]),
        .I1(countH_reg[26]),
        .O(countP1_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP1_carry_i_1
       (.I0(countH_reg[9]),
        .O(countP1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry_i_2
       (.I0(countH_reg[6]),
        .I1(countH_reg[7]),
        .O(countP1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry_i_3
       (.I0(countH_reg[4]),
        .I1(countH_reg[5]),
        .O(countP1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP1_carry_i_4
       (.I0(countH_reg[3]),
        .O(countP1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_5
       (.I0(countH_reg[9]),
        .I1(countH_reg[8]),
        .O(countP1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_6
       (.I0(countH_reg[6]),
        .I1(countH_reg[7]),
        .O(countP1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_7
       (.I0(countH_reg[4]),
        .I1(countH_reg[5]),
        .O(countP1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_8
       (.I0(countH_reg[3]),
        .I1(countH_reg[2]),
        .O(countP1_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \countP[0]_i_2 
       (.I0(countP1_carry__2_n_1),
        .I1(countP_reg[1]),
        .O(\countP[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \countP[0]_i_3 
       (.I0(countP_reg[0]),
        .O(\countP[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[0] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[0]_i_1_n_7 ),
        .Q(countP_reg[0]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\countP_reg[0]_i_1_n_0 ,\countP_reg[0]_i_1_n_1 ,\countP_reg[0]_i_1_n_2 ,\countP_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countP_reg[1],1'b1}),
        .O({\countP_reg[0]_i_1_n_4 ,\countP_reg[0]_i_1_n_5 ,\countP_reg[0]_i_1_n_6 ,\countP_reg[0]_i_1_n_7 }),
        .S({countP_reg[3:2],\countP[0]_i_2_n_0 ,\countP[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[10] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[8]_i_1_n_5 ),
        .Q(countP_reg[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[11] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[8]_i_1_n_4 ),
        .Q(countP_reg[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[12] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[12]_i_1_n_7 ),
        .Q(countP_reg[12]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[12]_i_1 
       (.CI(\countP_reg[8]_i_1_n_0 ),
        .CO({\countP_reg[12]_i_1_n_0 ,\countP_reg[12]_i_1_n_1 ,\countP_reg[12]_i_1_n_2 ,\countP_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[12]_i_1_n_4 ,\countP_reg[12]_i_1_n_5 ,\countP_reg[12]_i_1_n_6 ,\countP_reg[12]_i_1_n_7 }),
        .S(countP_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[13] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[12]_i_1_n_6 ),
        .Q(countP_reg[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[14] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[12]_i_1_n_5 ),
        .Q(countP_reg[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[15] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[12]_i_1_n_4 ),
        .Q(countP_reg[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[16] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[16]_i_1_n_7 ),
        .Q(countP_reg[16]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[16]_i_1 
       (.CI(\countP_reg[12]_i_1_n_0 ),
        .CO({\countP_reg[16]_i_1_n_0 ,\countP_reg[16]_i_1_n_1 ,\countP_reg[16]_i_1_n_2 ,\countP_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[16]_i_1_n_4 ,\countP_reg[16]_i_1_n_5 ,\countP_reg[16]_i_1_n_6 ,\countP_reg[16]_i_1_n_7 }),
        .S(countP_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[17] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[16]_i_1_n_6 ),
        .Q(countP_reg[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[18] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[16]_i_1_n_5 ),
        .Q(countP_reg[18]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[19] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[16]_i_1_n_4 ),
        .Q(countP_reg[19]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[1] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[0]_i_1_n_6 ),
        .Q(countP_reg[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[20] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[20]_i_1_n_7 ),
        .Q(countP_reg[20]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[20]_i_1 
       (.CI(\countP_reg[16]_i_1_n_0 ),
        .CO({\countP_reg[20]_i_1_n_0 ,\countP_reg[20]_i_1_n_1 ,\countP_reg[20]_i_1_n_2 ,\countP_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[20]_i_1_n_4 ,\countP_reg[20]_i_1_n_5 ,\countP_reg[20]_i_1_n_6 ,\countP_reg[20]_i_1_n_7 }),
        .S(countP_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[21] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[20]_i_1_n_6 ),
        .Q(countP_reg[21]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[22] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[20]_i_1_n_5 ),
        .Q(countP_reg[22]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[23] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[20]_i_1_n_4 ),
        .Q(countP_reg[23]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[24] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[24]_i_1_n_7 ),
        .Q(countP_reg[24]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[24]_i_1 
       (.CI(\countP_reg[20]_i_1_n_0 ),
        .CO({\countP_reg[24]_i_1_n_0 ,\countP_reg[24]_i_1_n_1 ,\countP_reg[24]_i_1_n_2 ,\countP_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[24]_i_1_n_4 ,\countP_reg[24]_i_1_n_5 ,\countP_reg[24]_i_1_n_6 ,\countP_reg[24]_i_1_n_7 }),
        .S(countP_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[25] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[24]_i_1_n_6 ),
        .Q(countP_reg[25]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[26] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[24]_i_1_n_5 ),
        .Q(countP_reg[26]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[27] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[24]_i_1_n_4 ),
        .Q(countP_reg[27]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[28] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[28]_i_1_n_7 ),
        .Q(countP_reg[28]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[28]_i_1 
       (.CI(\countP_reg[24]_i_1_n_0 ),
        .CO({\NLW_countP_reg[28]_i_1_CO_UNCONNECTED [3],\countP_reg[28]_i_1_n_1 ,\countP_reg[28]_i_1_n_2 ,\countP_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[28]_i_1_n_4 ,\countP_reg[28]_i_1_n_5 ,\countP_reg[28]_i_1_n_6 ,\countP_reg[28]_i_1_n_7 }),
        .S(countP_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[29] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[28]_i_1_n_6 ),
        .Q(countP_reg[29]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[2] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[0]_i_1_n_5 ),
        .Q(countP_reg[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[30] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[28]_i_1_n_5 ),
        .Q(countP_reg[30]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[31] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[28]_i_1_n_4 ),
        .Q(countP_reg[31]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[3] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[0]_i_1_n_4 ),
        .Q(countP_reg[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[4] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[4]_i_1_n_7 ),
        .Q(countP_reg[4]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[4]_i_1 
       (.CI(\countP_reg[0]_i_1_n_0 ),
        .CO({\countP_reg[4]_i_1_n_0 ,\countP_reg[4]_i_1_n_1 ,\countP_reg[4]_i_1_n_2 ,\countP_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[4]_i_1_n_4 ,\countP_reg[4]_i_1_n_5 ,\countP_reg[4]_i_1_n_6 ,\countP_reg[4]_i_1_n_7 }),
        .S(countP_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[5] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[4]_i_1_n_6 ),
        .Q(countP_reg[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[6] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[4]_i_1_n_5 ),
        .Q(countP_reg[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[7] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[4]_i_1_n_4 ),
        .Q(countP_reg[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[8] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[8]_i_1_n_7 ),
        .Q(countP_reg[8]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[8]_i_1 
       (.CI(\countP_reg[4]_i_1_n_0 ),
        .CO({\countP_reg[8]_i_1_n_0 ,\countP_reg[8]_i_1_n_1 ,\countP_reg[8]_i_1_n_2 ,\countP_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[8]_i_1_n_4 ,\countP_reg[8]_i_1_n_5 ,\countP_reg[8]_i_1_n_6 ,\countP_reg[8]_i_1_n_7 }),
        .S(countP_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[9] 
       (.C(i_clk),
        .CE(accu),
        .D(\countP_reg[8]_i_1_n_6 ),
        .Q(countP_reg[9]),
        .R(i_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \countU[0]_i_2__1 
       (.I0(countU_reg[0]),
        .O(\countU[0]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[0] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[0]_i_1__1_n_7 ),
        .Q(countU_reg[0]),
        .R(i_reset));
  CARRY4 \countU_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\countU_reg[0]_i_1__1_n_0 ,\countU_reg[0]_i_1__1_n_1 ,\countU_reg[0]_i_1__1_n_2 ,\countU_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countU_reg[0]_i_1__1_n_4 ,\countU_reg[0]_i_1__1_n_5 ,\countU_reg[0]_i_1__1_n_6 ,\countU_reg[0]_i_1__1_n_7 }),
        .S({countU_reg[3:1],\countU[0]_i_2__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[10] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[8]_i_1__1_n_5 ),
        .Q(countU_reg[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[11] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[8]_i_1__1_n_4 ),
        .Q(countU_reg[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[12] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[12]_i_1__1_n_7 ),
        .Q(countU_reg[12]),
        .R(i_reset));
  CARRY4 \countU_reg[12]_i_1__1 
       (.CI(\countU_reg[8]_i_1__1_n_0 ),
        .CO({\countU_reg[12]_i_1__1_n_0 ,\countU_reg[12]_i_1__1_n_1 ,\countU_reg[12]_i_1__1_n_2 ,\countU_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[12]_i_1__1_n_4 ,\countU_reg[12]_i_1__1_n_5 ,\countU_reg[12]_i_1__1_n_6 ,\countU_reg[12]_i_1__1_n_7 }),
        .S(countU_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[13] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[12]_i_1__1_n_6 ),
        .Q(countU_reg[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[14] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[12]_i_1__1_n_5 ),
        .Q(countU_reg[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[15] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[12]_i_1__1_n_4 ),
        .Q(countU_reg[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[16] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[16]_i_1__1_n_7 ),
        .Q(countU_reg[16]),
        .R(i_reset));
  CARRY4 \countU_reg[16]_i_1__1 
       (.CI(\countU_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_countU_reg[16]_i_1__1_CO_UNCONNECTED [3:1],\countU_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_countU_reg[16]_i_1__1_O_UNCONNECTED [3:2],\countU_reg[16]_i_1__1_n_6 ,\countU_reg[16]_i_1__1_n_7 }),
        .S({1'b0,1'b0,countU_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[17] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[16]_i_1__1_n_6 ),
        .Q(countU_reg[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[1] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[0]_i_1__1_n_6 ),
        .Q(countU_reg[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[2] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[0]_i_1__1_n_5 ),
        .Q(countU_reg[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[3] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[0]_i_1__1_n_4 ),
        .Q(countU_reg[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[4] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[4]_i_1__1_n_7 ),
        .Q(countU_reg[4]),
        .R(i_reset));
  CARRY4 \countU_reg[4]_i_1__1 
       (.CI(\countU_reg[0]_i_1__1_n_0 ),
        .CO({\countU_reg[4]_i_1__1_n_0 ,\countU_reg[4]_i_1__1_n_1 ,\countU_reg[4]_i_1__1_n_2 ,\countU_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[4]_i_1__1_n_4 ,\countU_reg[4]_i_1__1_n_5 ,\countU_reg[4]_i_1__1_n_6 ,\countU_reg[4]_i_1__1_n_7 }),
        .S(countU_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[5] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[4]_i_1__1_n_6 ),
        .Q(countU_reg[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[6] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[4]_i_1__1_n_5 ),
        .Q(countU_reg[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[7] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[4]_i_1__1_n_4 ),
        .Q(countU_reg[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[8] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[8]_i_1__1_n_7 ),
        .Q(countU_reg[8]),
        .R(i_reset));
  CARRY4 \countU_reg[8]_i_1__1 
       (.CI(\countU_reg[4]_i_1__1_n_0 ),
        .CO({\countU_reg[8]_i_1__1_n_0 ,\countU_reg[8]_i_1__1_n_1 ,\countU_reg[8]_i_1__1_n_2 ,\countU_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[8]_i_1__1_n_4 ,\countU_reg[8]_i_1__1_n_5 ,\countU_reg[8]_i_1__1_n_6 ,\countU_reg[8]_i_1__1_n_7 }),
        .S(countU_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[9] 
       (.C(i_clk),
        .CE(accu),
        .D(\countU_reg[8]_i_1__1_n_6 ),
        .Q(countU_reg[9]),
        .R(i_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \countV[0]_i_2__0 
       (.I0(countV_reg[0]),
        .O(\countV[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[0] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[0]_i_1_n_7 ),
        .Q(countV_reg[0]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\countV_reg[0]_i_1_n_0 ,\countV_reg[0]_i_1_n_1 ,\countV_reg[0]_i_1_n_2 ,\countV_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countV_reg[0]_i_1_n_4 ,\countV_reg[0]_i_1_n_5 ,\countV_reg[0]_i_1_n_6 ,\countV_reg[0]_i_1_n_7 }),
        .S({countV_reg[3:1],\countV[0]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[10] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[8]_i_1_n_5 ),
        .Q(countV_reg[10]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[11] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[8]_i_1_n_4 ),
        .Q(countV_reg[11]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[12] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[12]_i_1_n_7 ),
        .Q(countV_reg[12]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[12]_i_1 
       (.CI(\countV_reg[8]_i_1_n_0 ),
        .CO({\countV_reg[12]_i_1_n_0 ,\countV_reg[12]_i_1_n_1 ,\countV_reg[12]_i_1_n_2 ,\countV_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[12]_i_1_n_4 ,\countV_reg[12]_i_1_n_5 ,\countV_reg[12]_i_1_n_6 ,\countV_reg[12]_i_1_n_7 }),
        .S(countV_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[13] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[12]_i_1_n_6 ),
        .Q(countV_reg[13]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[14] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[12]_i_1_n_5 ),
        .Q(countV_reg[14]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[15] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[12]_i_1_n_4 ),
        .Q(countV_reg[15]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[16] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[16]_i_1_n_7 ),
        .Q(countV_reg[16]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[16]_i_1 
       (.CI(\countV_reg[12]_i_1_n_0 ),
        .CO({\countV_reg[16]_i_1_n_0 ,\countV_reg[16]_i_1_n_1 ,\countV_reg[16]_i_1_n_2 ,\countV_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[16]_i_1_n_4 ,\countV_reg[16]_i_1_n_5 ,\countV_reg[16]_i_1_n_6 ,\countV_reg[16]_i_1_n_7 }),
        .S(countV_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[17] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[16]_i_1_n_6 ),
        .Q(countV_reg[17]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[18] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[16]_i_1_n_5 ),
        .Q(countV_reg[18]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[19] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[16]_i_1_n_4 ),
        .Q(countV_reg[19]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[1] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[0]_i_1_n_6 ),
        .Q(countV_reg[1]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[20] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[20]_i_1_n_7 ),
        .Q(countV_reg[20]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[20]_i_1 
       (.CI(\countV_reg[16]_i_1_n_0 ),
        .CO({\countV_reg[20]_i_1_n_0 ,\countV_reg[20]_i_1_n_1 ,\countV_reg[20]_i_1_n_2 ,\countV_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[20]_i_1_n_4 ,\countV_reg[20]_i_1_n_5 ,\countV_reg[20]_i_1_n_6 ,\countV_reg[20]_i_1_n_7 }),
        .S(countV_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[21] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[20]_i_1_n_6 ),
        .Q(countV_reg[21]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[22] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[20]_i_1_n_5 ),
        .Q(countV_reg[22]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[23] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[20]_i_1_n_4 ),
        .Q(countV_reg[23]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[24] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[24]_i_1_n_7 ),
        .Q(countV_reg[24]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[24]_i_1 
       (.CI(\countV_reg[20]_i_1_n_0 ),
        .CO({\countV_reg[24]_i_1_n_0 ,\countV_reg[24]_i_1_n_1 ,\countV_reg[24]_i_1_n_2 ,\countV_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[24]_i_1_n_4 ,\countV_reg[24]_i_1_n_5 ,\countV_reg[24]_i_1_n_6 ,\countV_reg[24]_i_1_n_7 }),
        .S(countV_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[25] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[24]_i_1_n_6 ),
        .Q(countV_reg[25]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[26] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[24]_i_1_n_5 ),
        .Q(countV_reg[26]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[27] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[24]_i_1_n_4 ),
        .Q(countV_reg[27]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[28] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[28]_i_1_n_7 ),
        .Q(countV_reg[28]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[28]_i_1 
       (.CI(\countV_reg[24]_i_1_n_0 ),
        .CO({\NLW_countV_reg[28]_i_1_CO_UNCONNECTED [3],\countV_reg[28]_i_1_n_1 ,\countV_reg[28]_i_1_n_2 ,\countV_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[28]_i_1_n_4 ,\countV_reg[28]_i_1_n_5 ,\countV_reg[28]_i_1_n_6 ,\countV_reg[28]_i_1_n_7 }),
        .S(countV_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[29] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[28]_i_1_n_6 ),
        .Q(countV_reg[29]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[2] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[0]_i_1_n_5 ),
        .Q(countV_reg[2]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[30] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[28]_i_1_n_5 ),
        .Q(countV_reg[30]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[31] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[28]_i_1_n_4 ),
        .Q(countV_reg[31]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[3] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[0]_i_1_n_4 ),
        .Q(countV_reg[3]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[4] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[4]_i_1_n_7 ),
        .Q(countV_reg[4]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[4]_i_1 
       (.CI(\countV_reg[0]_i_1_n_0 ),
        .CO({\countV_reg[4]_i_1_n_0 ,\countV_reg[4]_i_1_n_1 ,\countV_reg[4]_i_1_n_2 ,\countV_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[4]_i_1_n_4 ,\countV_reg[4]_i_1_n_5 ,\countV_reg[4]_i_1_n_6 ,\countV_reg[4]_i_1_n_7 }),
        .S(countV_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[5] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[4]_i_1_n_6 ),
        .Q(countV_reg[5]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[6] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[4]_i_1_n_5 ),
        .Q(countV_reg[6]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[7] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[4]_i_1_n_4 ),
        .Q(countV_reg[7]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[8] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[8]_i_1_n_7 ),
        .Q(countV_reg[8]),
        .R(\countV_rep[3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[8]_i_1 
       (.CI(\countV_reg[4]_i_1_n_0 ),
        .CO({\countV_reg[8]_i_1_n_0 ,\countV_reg[8]_i_1_n_1 ,\countV_reg[8]_i_1_n_2 ,\countV_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[8]_i_1_n_4 ,\countV_reg[8]_i_1_n_5 ,\countV_reg[8]_i_1_n_6 ,\countV_reg[8]_i_1_n_7 }),
        .S(countV_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[9] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg[8]_i_1_n_6 ),
        .Q(countV_reg[9]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg_rep[0] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_rep[0]_i_1_n_0 ),
        .Q(countV_reg_rep[0]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg_rep[1] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg_rep[3]_i_3_n_7 ),
        .Q(countV_reg_rep[1]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg_rep[2] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg_rep[3]_i_3_n_6 ),
        .Q(countV_reg_rep[2]),
        .R(\countV_rep[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg_rep[3] 
       (.C(i_clk),
        .CE(\countV_rep[3]_i_2_n_0 ),
        .D(\countV_reg_rep[3]_i_3_n_5 ),
        .Q(countV_reg_rep[3]),
        .R(\countV_rep[3]_i_1_n_0 ));
  CARRY4 \countV_reg_rep[3]_i_3 
       (.CI(1'b0),
        .CO({\NLW_countV_reg_rep[3]_i_3_CO_UNCONNECTED [3:2],\countV_reg_rep[3]_i_3_n_2 ,\countV_reg_rep[3]_i_3_n_3 }),
        .CYINIT(countV_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_countV_reg_rep[3]_i_3_O_UNCONNECTED [3],\countV_reg_rep[3]_i_3_n_5 ,\countV_reg_rep[3]_i_3_n_6 ,\countV_reg_rep[3]_i_3_n_7 }),
        .S({1'b0,countV_reg[3:1]}));
  LUT1 #(
    .INIT(2'h1)) 
    \countV_rep[0]_i_1 
       (.I0(countV_reg[0]),
        .O(\countV_rep[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \countV_rep[3]_i_1 
       (.I0(i_reset),
        .I1(accu1__15),
        .I2(accu0__12),
        .I3(ena),
        .O(\countV_rep[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \countV_rep[3]_i_2 
       (.I0(accu0__12),
        .I1(ena),
        .O(\countV_rep[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    done_i_1
       (.I0(accu0__12),
        .I1(ena),
        .I2(avg_done),
        .O(done_i_1_n_0));
  FDRE done_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(avg_done),
        .R(i_reset));
  LUT3 #(
    .INIT(8'h08)) 
    \output_a[17]_i_1 
       (.I0(ena),
        .I1(accu0__12),
        .I2(accu1__15),
        .O(accu));
  FDRE \output_a_reg[0] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[0]),
        .Q(output_a[0]),
        .R(i_reset));
  FDRE \output_a_reg[10] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[10]),
        .Q(output_a[10]),
        .R(i_reset));
  FDRE \output_a_reg[11] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[11]),
        .Q(output_a[11]),
        .R(i_reset));
  FDRE \output_a_reg[12] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[12]),
        .Q(output_a[12]),
        .R(i_reset));
  FDRE \output_a_reg[13] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[13]),
        .Q(output_a[13]),
        .R(i_reset));
  FDRE \output_a_reg[14] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[14]),
        .Q(output_a[14]),
        .R(i_reset));
  FDRE \output_a_reg[15] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[15]),
        .Q(output_a[15]),
        .R(i_reset));
  FDRE \output_a_reg[16] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[16]),
        .Q(output_a[16]),
        .R(i_reset));
  FDRE \output_a_reg[17] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[17]),
        .Q(output_a[17]),
        .R(i_reset));
  FDRE \output_a_reg[1] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[1]),
        .Q(output_a[1]),
        .R(i_reset));
  FDRE \output_a_reg[2] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[2]),
        .Q(output_a[2]),
        .R(i_reset));
  FDRE \output_a_reg[3] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[3]),
        .Q(output_a[3]),
        .R(i_reset));
  FDRE \output_a_reg[4] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[4]),
        .Q(output_a[4]),
        .R(i_reset));
  FDRE \output_a_reg[5] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[5]),
        .Q(output_a[5]),
        .R(i_reset));
  FDRE \output_a_reg[6] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[6]),
        .Q(output_a[6]),
        .R(i_reset));
  FDRE \output_a_reg[7] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[7]),
        .Q(output_a[7]),
        .R(i_reset));
  FDRE \output_a_reg[8] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[8]),
        .Q(output_a[8]),
        .R(i_reset));
  FDRE \output_a_reg[9] 
       (.C(i_clk),
        .CE(accu),
        .D(countU_reg[9]),
        .Q(output_a[9]),
        .R(i_reset));
  LUT6 #(
    .INIT(64'hAAAA0080FEFFAAAA)) 
    \output_d[0]_i_1 
       (.I0(\output_d[0]_i_2_n_0 ),
        .I1(\output_d[0]_i_3_n_0 ),
        .I2(\accu_reg[7]_0 [0]),
        .I3(\accu_reg[7]_0 [1]),
        .I4(\output_d[1]_i_1_n_0 ),
        .I5(\output_d[0]_i_4_n_0 ),
        .O(\output_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEF10F10E8F70F708)) 
    \output_d[0]_i_2 
       (.I0(\accu_reg[7]_0 [1]),
        .I1(\accu_reg[7]_0 [2]),
        .I2(\accu_reg[7]_0 [3]),
        .I3(\output_d[2]_i_3_n_0 ),
        .I4(\output_d[3]_i_1_n_0 ),
        .I5(\output_d[2]_i_2_n_0 ),
        .O(\output_d[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \output_d[0]_i_3 
       (.I0(\accu_reg[7]_0 [1]),
        .I1(\output_d[2]_i_2_n_0 ),
        .I2(\accu_reg[7]_0 [2]),
        .O(\output_d[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hC396963C)) 
    \output_d[0]_i_4 
       (.I0(\accu_reg[7]_0 [1]),
        .I1(\accu_reg[7]_0 [3]),
        .I2(\output_d[3]_i_1_n_0 ),
        .I3(\accu_reg[7]_0 [2]),
        .I4(\output_d[2]_i_2_n_0 ),
        .O(\output_d[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8E8E8E8AAE8E8E8E)) 
    \output_d[1]_i_1 
       (.I0(\output_d[1]_i_2_n_0 ),
        .I1(\output_d[1]_i_3_n_0 ),
        .I2(\output_d[2]_i_2_n_0 ),
        .I3(\output_d[1]_i_4_n_0 ),
        .I4(\accu_reg[7]_0 [1]),
        .I5(\accu_reg[7]_0 [2]),
        .O(\output_d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB34CDF20FB04CD32)) 
    \output_d[1]_i_2 
       (.I0(\accu_reg[7]_0 [2]),
        .I1(\accu_reg[7]_0 [4]),
        .I2(\accu_reg[7]_0 [3]),
        .I3(\output_d[3]_i_4_n_0 ),
        .I4(\output_d[4]_i_1_n_0 ),
        .I5(\output_d[3]_i_1_n_0 ),
        .O(\output_d[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h78871EE1)) 
    \output_d[1]_i_3 
       (.I0(\accu_reg[7]_0 [2]),
        .I1(\accu_reg[7]_0 [3]),
        .I2(\output_d[4]_i_1_n_0 ),
        .I3(\accu_reg[7]_0 [4]),
        .I4(\output_d[3]_i_1_n_0 ),
        .O(\output_d[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \output_d[1]_i_4 
       (.I0(\accu_reg[7]_0 [3]),
        .I1(\output_d[3]_i_1_n_0 ),
        .I2(\accu_reg[7]_0 [2]),
        .O(\output_d[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \output_d[2]_i_1 
       (.I0(\output_d[2]_i_2_n_0 ),
        .O(\output_d[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FF00FF00FFEF)) 
    \output_d[2]_i_2 
       (.I0(\output_d[2]_i_3_n_0 ),
        .I1(\accu_reg[7]_0 [3]),
        .I2(\accu_reg[7]_0 [2]),
        .I3(\output_d[2]_i_4_n_0 ),
        .I4(\output_d[3]_i_1_n_0 ),
        .I5(\output_d[2]_i_5_n_0 ),
        .O(\output_d[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \output_d[2]_i_3 
       (.I0(\accu_reg[7]_0 [3]),
        .I1(\output_d[4]_i_1_n_0 ),
        .I2(\accu_reg[7]_0 [4]),
        .O(\output_d[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4CB320DF04FB32CD)) 
    \output_d[2]_i_4 
       (.I0(\accu_reg[7]_0 [3]),
        .I1(\accu_reg[7]_0 [5]),
        .I2(\accu_reg[7]_0 [4]),
        .I3(\output_d[4]_i_4_n_0 ),
        .I4(\output_d[5]_i_1_n_0 ),
        .I5(\output_d[4]_i_1_n_0 ),
        .O(\output_d[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h78871EE1)) 
    \output_d[2]_i_5 
       (.I0(\accu_reg[7]_0 [3]),
        .I1(\accu_reg[7]_0 [4]),
        .I2(\output_d[5]_i_1_n_0 ),
        .I3(\accu_reg[7]_0 [5]),
        .I4(\output_d[4]_i_1_n_0 ),
        .O(\output_d[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB2B2B0B2B2F2B2B2)) 
    \output_d[3]_i_1 
       (.I0(\output_d[4]_i_1_n_0 ),
        .I1(\output_d[3]_i_2_n_0 ),
        .I2(\output_d[3]_i_3_n_0 ),
        .I3(\output_d[3]_i_4_n_0 ),
        .I4(\accu_reg[7]_0 [3]),
        .I5(\accu_reg[7]_0 [4]),
        .O(\output_d[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h8778E11E)) 
    \output_d[3]_i_2 
       (.I0(\accu_reg[7]_0 [4]),
        .I1(\accu_reg[7]_0 [5]),
        .I2(\output_d[6]_i_1_n_0 ),
        .I3(\accu_reg[7]_0 [6]),
        .I4(\output_d[5]_i_1_n_0 ),
        .O(\output_d[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4CB320DF04FB32CD)) 
    \output_d[3]_i_3 
       (.I0(\accu_reg[7]_0 [4]),
        .I1(\accu_reg[7]_0 [6]),
        .I2(\accu_reg[7]_0 [5]),
        .I3(\output_d[5]_i_4_n_0 ),
        .I4(\output_d[6]_i_1_n_0 ),
        .I5(\output_d[5]_i_1_n_0 ),
        .O(\output_d[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \output_d[3]_i_4 
       (.I0(\accu_reg[7]_0 [4]),
        .I1(\output_d[5]_i_1_n_0 ),
        .I2(\accu_reg[7]_0 [5]),
        .O(\output_d[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8E8E8A8E8EAE8E8E)) 
    \output_d[4]_i_1 
       (.I0(\output_d[4]_i_2_n_0 ),
        .I1(\output_d[5]_i_1_n_0 ),
        .I2(\output_d[4]_i_3_n_0 ),
        .I3(\output_d[4]_i_4_n_0 ),
        .I4(\accu_reg[7]_0 [4]),
        .I5(\accu_reg[7]_0 [5]),
        .O(\output_d[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFEF4010F7FD0802)) 
    \output_d[4]_i_2 
       (.I0(\accu_reg[7]_0 [5]),
        .I1(\output_d[7]_i_1_n_0 ),
        .I2(\accu_reg[7]_0 [6]),
        .I3(\accu_reg[7]_0 [7]),
        .I4(\output_d[5]_i_3_n_0 ),
        .I5(\output_d[6]_i_1_n_0 ),
        .O(\output_d[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h936CC936)) 
    \output_d[4]_i_3 
       (.I0(\accu_reg[7]_0 [5]),
        .I1(\output_d[7]_i_1_n_0 ),
        .I2(\accu_reg[7]_0 [6]),
        .I3(\accu_reg[7]_0 [7]),
        .I4(\output_d[6]_i_1_n_0 ),
        .O(\output_d[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \output_d[4]_i_4 
       (.I0(\accu_reg[7]_0 [5]),
        .I1(\output_d[6]_i_1_n_0 ),
        .I2(\accu_reg[7]_0 [6]),
        .O(\output_d[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8E8E8E8AAE8E8E8E)) 
    \output_d[5]_i_1 
       (.I0(\output_d[5]_i_2_n_0 ),
        .I1(\output_d[6]_i_1_n_0 ),
        .I2(\output_d[5]_i_3_n_0 ),
        .I3(\output_d[5]_i_4_n_0 ),
        .I4(\accu_reg[7]_0 [5]),
        .I5(\accu_reg[7]_0 [6]),
        .O(\output_d[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6C3E3633EC6C3E36)) 
    \output_d[5]_i_2 
       (.I0(\accu_reg[7]_0 [6]),
        .I1(accu_reg[9]),
        .I2(accu_reg[8]),
        .I3(accu_reg[10]),
        .I4(accu_reg[11]),
        .I5(\accu_reg[7]_0 [7]),
        .O(\output_d[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCD336CD32CC332CC)) 
    \output_d[5]_i_3 
       (.I0(accu_reg[9]),
        .I1(accu_reg[8]),
        .I2(accu_reg[10]),
        .I3(accu_reg[11]),
        .I4(\accu_reg[7]_0 [7]),
        .I5(\accu_reg[7]_0 [6]),
        .O(\output_d[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1E0FE1F0A1E05E1F)) 
    \output_d[5]_i_4 
       (.I0(accu_reg[9]),
        .I1(accu_reg[8]),
        .I2(accu_reg[10]),
        .I3(accu_reg[11]),
        .I4(\accu_reg[7]_0 [6]),
        .I5(\accu_reg[7]_0 [7]),
        .O(\output_d[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF2340DC3B0240DC)) 
    \output_d[6]_i_1 
       (.I0(\accu_reg[7]_0 [7]),
        .I1(accu_reg[11]),
        .I2(accu_reg[10]),
        .I3(accu_reg[8]),
        .I4(accu_reg[9]),
        .I5(\accu_reg[7]_0 [6]),
        .O(\output_d[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F0B02C)) 
    \output_d[7]_i_1 
       (.I0(\accu_reg[7]_0 [7]),
        .I1(accu_reg[11]),
        .I2(accu_reg[10]),
        .I3(accu_reg[8]),
        .I4(accu_reg[9]),
        .O(\output_d[7]_i_1_n_0 ));
  FDRE \output_d_reg[0] 
       (.C(i_clk),
        .CE(accu),
        .D(\output_d[0]_i_1_n_0 ),
        .Q(\output_d_reg_n_0_[0] ),
        .R(i_reset));
  FDRE \output_d_reg[1] 
       (.C(i_clk),
        .CE(accu),
        .D(\output_d[1]_i_1_n_0 ),
        .Q(\output_d_reg_n_0_[1] ),
        .R(i_reset));
  FDRE \output_d_reg[2] 
       (.C(i_clk),
        .CE(accu),
        .D(\output_d[2]_i_1_n_0 ),
        .Q(\output_d_reg_n_0_[2] ),
        .R(i_reset));
  FDRE \output_d_reg[3] 
       (.C(i_clk),
        .CE(accu),
        .D(\output_d[3]_i_1_n_0 ),
        .Q(\output_d_reg_n_0_[3] ),
        .R(i_reset));
  FDRE \output_d_reg[4] 
       (.C(i_clk),
        .CE(accu),
        .D(\output_d[4]_i_1_n_0 ),
        .Q(\output_d_reg_n_0_[4] ),
        .R(i_reset));
  FDRE \output_d_reg[5] 
       (.C(i_clk),
        .CE(accu),
        .D(\output_d[5]_i_1_n_0 ),
        .Q(\output_d_reg_n_0_[5] ),
        .R(i_reset));
  FDRE \output_d_reg[6] 
       (.C(i_clk),
        .CE(accu),
        .D(\output_d[6]_i_1_n_0 ),
        .Q(\output_d_reg_n_0_[6] ),
        .R(i_reset));
  FDRE \output_d_reg[7] 
       (.C(i_clk),
        .CE(accu),
        .D(\output_d[7]_i_1_n_0 ),
        .Q(\output_d_reg_n_0_[7] ),
        .R(i_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_divider
   (delay_2Hz,
    E,
    sensor_pulse_previous,
    sub_inch_counter,
    sensor_pulse_0,
    i_reset,
    i_clk,
    sensor_pulse,
    sensor_pulse_previous_reg);
  output delay_2Hz;
  output [0:0]E;
  output sensor_pulse_previous;
  output sub_inch_counter;
  output sensor_pulse_0;
  input i_reset;
  input i_clk;
  input sensor_pulse;
  input sensor_pulse_previous_reg;

  wire [0:0]E;
  wire [31:1]data0;
  wire delay_2Hz;
  wire i_clk;
  wire i_reset;
  wire [31:0]s_clk_2Hz_counter;
  wire s_clk_2Hz_counter0_carry__0_n_0;
  wire s_clk_2Hz_counter0_carry__0_n_1;
  wire s_clk_2Hz_counter0_carry__0_n_2;
  wire s_clk_2Hz_counter0_carry__0_n_3;
  wire s_clk_2Hz_counter0_carry__1_n_0;
  wire s_clk_2Hz_counter0_carry__1_n_1;
  wire s_clk_2Hz_counter0_carry__1_n_2;
  wire s_clk_2Hz_counter0_carry__1_n_3;
  wire s_clk_2Hz_counter0_carry__2_n_0;
  wire s_clk_2Hz_counter0_carry__2_n_1;
  wire s_clk_2Hz_counter0_carry__2_n_2;
  wire s_clk_2Hz_counter0_carry__2_n_3;
  wire s_clk_2Hz_counter0_carry__3_n_0;
  wire s_clk_2Hz_counter0_carry__3_n_1;
  wire s_clk_2Hz_counter0_carry__3_n_2;
  wire s_clk_2Hz_counter0_carry__3_n_3;
  wire s_clk_2Hz_counter0_carry__4_n_0;
  wire s_clk_2Hz_counter0_carry__4_n_1;
  wire s_clk_2Hz_counter0_carry__4_n_2;
  wire s_clk_2Hz_counter0_carry__4_n_3;
  wire s_clk_2Hz_counter0_carry__5_n_0;
  wire s_clk_2Hz_counter0_carry__5_n_1;
  wire s_clk_2Hz_counter0_carry__5_n_2;
  wire s_clk_2Hz_counter0_carry__5_n_3;
  wire s_clk_2Hz_counter0_carry__6_n_2;
  wire s_clk_2Hz_counter0_carry__6_n_3;
  wire s_clk_2Hz_counter0_carry_n_0;
  wire s_clk_2Hz_counter0_carry_n_1;
  wire s_clk_2Hz_counter0_carry_n_2;
  wire s_clk_2Hz_counter0_carry_n_3;
  wire \s_clk_2Hz_counter[31]_i_2_n_0 ;
  wire \s_clk_2Hz_counter[31]_i_3_n_0 ;
  wire \s_clk_2Hz_counter[31]_i_4_n_0 ;
  wire \s_clk_2Hz_counter[31]_i_5_n_0 ;
  wire \s_clk_2Hz_counter[31]_i_6_n_0 ;
  wire \s_clk_2Hz_counter[31]_i_7_n_0 ;
  wire \s_clk_2Hz_counter[31]_i_8_n_0 ;
  wire \s_clk_2Hz_counter[31]_i_9_n_0 ;
  wire [31:0]s_clk_2Hz_counter_0;
  wire s_clk_2Hz_i_1_n_0;
  wire sensor_pulse;
  wire sensor_pulse_0;
  wire sensor_pulse_previous;
  wire sensor_pulse_previous_reg;
  wire sub_inch_counter;
  wire [3:2]NLW_s_clk_2Hz_counter0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_s_clk_2Hz_counter0_carry__6_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_sensor_proc.inch_counter[0]_i_1 
       (.I0(delay_2Hz),
        .I1(i_reset),
        .O(sensor_pulse_previous));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \read_sensor_proc.sub_inch_counter[0]_i_2 
       (.I0(delay_2Hz),
        .I1(sensor_pulse),
        .O(sub_inch_counter));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s_clk_2Hz_counter0_carry
       (.CI(1'b0),
        .CO({s_clk_2Hz_counter0_carry_n_0,s_clk_2Hz_counter0_carry_n_1,s_clk_2Hz_counter0_carry_n_2,s_clk_2Hz_counter0_carry_n_3}),
        .CYINIT(s_clk_2Hz_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(s_clk_2Hz_counter[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s_clk_2Hz_counter0_carry__0
       (.CI(s_clk_2Hz_counter0_carry_n_0),
        .CO({s_clk_2Hz_counter0_carry__0_n_0,s_clk_2Hz_counter0_carry__0_n_1,s_clk_2Hz_counter0_carry__0_n_2,s_clk_2Hz_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(s_clk_2Hz_counter[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s_clk_2Hz_counter0_carry__1
       (.CI(s_clk_2Hz_counter0_carry__0_n_0),
        .CO({s_clk_2Hz_counter0_carry__1_n_0,s_clk_2Hz_counter0_carry__1_n_1,s_clk_2Hz_counter0_carry__1_n_2,s_clk_2Hz_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(s_clk_2Hz_counter[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s_clk_2Hz_counter0_carry__2
       (.CI(s_clk_2Hz_counter0_carry__1_n_0),
        .CO({s_clk_2Hz_counter0_carry__2_n_0,s_clk_2Hz_counter0_carry__2_n_1,s_clk_2Hz_counter0_carry__2_n_2,s_clk_2Hz_counter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S(s_clk_2Hz_counter[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s_clk_2Hz_counter0_carry__3
       (.CI(s_clk_2Hz_counter0_carry__2_n_0),
        .CO({s_clk_2Hz_counter0_carry__3_n_0,s_clk_2Hz_counter0_carry__3_n_1,s_clk_2Hz_counter0_carry__3_n_2,s_clk_2Hz_counter0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S(s_clk_2Hz_counter[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s_clk_2Hz_counter0_carry__4
       (.CI(s_clk_2Hz_counter0_carry__3_n_0),
        .CO({s_clk_2Hz_counter0_carry__4_n_0,s_clk_2Hz_counter0_carry__4_n_1,s_clk_2Hz_counter0_carry__4_n_2,s_clk_2Hz_counter0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S(s_clk_2Hz_counter[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s_clk_2Hz_counter0_carry__5
       (.CI(s_clk_2Hz_counter0_carry__4_n_0),
        .CO({s_clk_2Hz_counter0_carry__5_n_0,s_clk_2Hz_counter0_carry__5_n_1,s_clk_2Hz_counter0_carry__5_n_2,s_clk_2Hz_counter0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S(s_clk_2Hz_counter[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 s_clk_2Hz_counter0_carry__6
       (.CI(s_clk_2Hz_counter0_carry__5_n_0),
        .CO({NLW_s_clk_2Hz_counter0_carry__6_CO_UNCONNECTED[3:2],s_clk_2Hz_counter0_carry__6_n_2,s_clk_2Hz_counter0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_s_clk_2Hz_counter0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,s_clk_2Hz_counter[31:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    \s_clk_2Hz_counter[0]_i_1 
       (.I0(s_clk_2Hz_counter[0]),
        .O(s_clk_2Hz_counter_0[0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[10]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[10]),
        .O(s_clk_2Hz_counter_0[10]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[11]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[11]),
        .O(s_clk_2Hz_counter_0[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[12]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[12]),
        .O(s_clk_2Hz_counter_0[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[13]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[13]),
        .O(s_clk_2Hz_counter_0[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[14]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[14]),
        .O(s_clk_2Hz_counter_0[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[15]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[15]),
        .O(s_clk_2Hz_counter_0[15]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[16]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[16]),
        .O(s_clk_2Hz_counter_0[16]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[17]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[17]),
        .O(s_clk_2Hz_counter_0[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[18]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[18]),
        .O(s_clk_2Hz_counter_0[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[19]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[19]),
        .O(s_clk_2Hz_counter_0[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[1]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[1]),
        .O(s_clk_2Hz_counter_0[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[20]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[20]),
        .O(s_clk_2Hz_counter_0[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[21]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[21]),
        .O(s_clk_2Hz_counter_0[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[22]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[22]),
        .O(s_clk_2Hz_counter_0[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[23]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[23]),
        .O(s_clk_2Hz_counter_0[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[24]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[24]),
        .O(s_clk_2Hz_counter_0[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[25]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[25]),
        .O(s_clk_2Hz_counter_0[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[26]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[26]),
        .O(s_clk_2Hz_counter_0[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[27]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[27]),
        .O(s_clk_2Hz_counter_0[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[28]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[28]),
        .O(s_clk_2Hz_counter_0[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[29]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[29]),
        .O(s_clk_2Hz_counter_0[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[2]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[2]),
        .O(s_clk_2Hz_counter_0[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[30]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[30]),
        .O(s_clk_2Hz_counter_0[30]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[31]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[31]),
        .O(s_clk_2Hz_counter_0[31]));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \s_clk_2Hz_counter[31]_i_2 
       (.I0(s_clk_2Hz_counter[11]),
        .I1(s_clk_2Hz_counter[10]),
        .I2(s_clk_2Hz_counter[8]),
        .I3(s_clk_2Hz_counter[9]),
        .I4(\s_clk_2Hz_counter[31]_i_6_n_0 ),
        .O(\s_clk_2Hz_counter[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s_clk_2Hz_counter[31]_i_3 
       (.I0(s_clk_2Hz_counter[2]),
        .I1(s_clk_2Hz_counter[3]),
        .I2(s_clk_2Hz_counter[0]),
        .I3(s_clk_2Hz_counter[1]),
        .I4(\s_clk_2Hz_counter[31]_i_7_n_0 ),
        .O(\s_clk_2Hz_counter[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \s_clk_2Hz_counter[31]_i_4 
       (.I0(s_clk_2Hz_counter[26]),
        .I1(s_clk_2Hz_counter[27]),
        .I2(s_clk_2Hz_counter[25]),
        .I3(s_clk_2Hz_counter[24]),
        .I4(\s_clk_2Hz_counter[31]_i_8_n_0 ),
        .O(\s_clk_2Hz_counter[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \s_clk_2Hz_counter[31]_i_5 
       (.I0(s_clk_2Hz_counter[18]),
        .I1(s_clk_2Hz_counter[19]),
        .I2(s_clk_2Hz_counter[16]),
        .I3(s_clk_2Hz_counter[17]),
        .I4(\s_clk_2Hz_counter[31]_i_9_n_0 ),
        .O(\s_clk_2Hz_counter[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \s_clk_2Hz_counter[31]_i_6 
       (.I0(s_clk_2Hz_counter[12]),
        .I1(s_clk_2Hz_counter[13]),
        .I2(s_clk_2Hz_counter[15]),
        .I3(s_clk_2Hz_counter[14]),
        .O(\s_clk_2Hz_counter[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \s_clk_2Hz_counter[31]_i_7 
       (.I0(s_clk_2Hz_counter[4]),
        .I1(s_clk_2Hz_counter[5]),
        .I2(s_clk_2Hz_counter[6]),
        .I3(s_clk_2Hz_counter[7]),
        .O(\s_clk_2Hz_counter[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_clk_2Hz_counter[31]_i_8 
       (.I0(s_clk_2Hz_counter[29]),
        .I1(s_clk_2Hz_counter[28]),
        .I2(s_clk_2Hz_counter[31]),
        .I3(s_clk_2Hz_counter[30]),
        .O(\s_clk_2Hz_counter[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \s_clk_2Hz_counter[31]_i_9 
       (.I0(s_clk_2Hz_counter[20]),
        .I1(s_clk_2Hz_counter[21]),
        .I2(s_clk_2Hz_counter[23]),
        .I3(s_clk_2Hz_counter[22]),
        .O(\s_clk_2Hz_counter[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[3]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[3]),
        .O(s_clk_2Hz_counter_0[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[4]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[4]),
        .O(s_clk_2Hz_counter_0[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[5]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[5]),
        .O(s_clk_2Hz_counter_0[5]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[6]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[6]),
        .O(s_clk_2Hz_counter_0[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[7]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[7]),
        .O(s_clk_2Hz_counter_0[7]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[8]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[8]),
        .O(s_clk_2Hz_counter_0[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \s_clk_2Hz_counter[9]_i_1 
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(data0[9]),
        .O(s_clk_2Hz_counter_0[9]));
  FDSE #(
    .INIT(1'b1)) 
    \s_clk_2Hz_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[0]),
        .Q(s_clk_2Hz_counter[0]),
        .S(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[10]),
        .Q(s_clk_2Hz_counter[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[11]),
        .Q(s_clk_2Hz_counter[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[12]),
        .Q(s_clk_2Hz_counter[12]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[13]),
        .Q(s_clk_2Hz_counter[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[14]),
        .Q(s_clk_2Hz_counter[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[15]),
        .Q(s_clk_2Hz_counter[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[16]),
        .Q(s_clk_2Hz_counter[16]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[17]),
        .Q(s_clk_2Hz_counter[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[18]),
        .Q(s_clk_2Hz_counter[18]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[19]),
        .Q(s_clk_2Hz_counter[19]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[1]),
        .Q(s_clk_2Hz_counter[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[20]),
        .Q(s_clk_2Hz_counter[20]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[21]),
        .Q(s_clk_2Hz_counter[21]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[22]),
        .Q(s_clk_2Hz_counter[22]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[23]),
        .Q(s_clk_2Hz_counter[23]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[24]),
        .Q(s_clk_2Hz_counter[24]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[25] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[25]),
        .Q(s_clk_2Hz_counter[25]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[26] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[26]),
        .Q(s_clk_2Hz_counter[26]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[27] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[27]),
        .Q(s_clk_2Hz_counter[27]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[28] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[28]),
        .Q(s_clk_2Hz_counter[28]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[29] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[29]),
        .Q(s_clk_2Hz_counter[29]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[2]),
        .Q(s_clk_2Hz_counter[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[30] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[30]),
        .Q(s_clk_2Hz_counter[30]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[31] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[31]),
        .Q(s_clk_2Hz_counter[31]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[3]),
        .Q(s_clk_2Hz_counter[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[4]),
        .Q(s_clk_2Hz_counter[4]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[5]),
        .Q(s_clk_2Hz_counter[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[6]),
        .Q(s_clk_2Hz_counter[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[7]),
        .Q(s_clk_2Hz_counter[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[8]),
        .Q(s_clk_2Hz_counter[8]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_clk_2Hz_counter_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_counter_0[9]),
        .Q(s_clk_2Hz_counter[9]),
        .R(i_reset));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    s_clk_2Hz_i_1
       (.I0(\s_clk_2Hz_counter[31]_i_2_n_0 ),
        .I1(\s_clk_2Hz_counter[31]_i_3_n_0 ),
        .I2(\s_clk_2Hz_counter[31]_i_4_n_0 ),
        .I3(\s_clk_2Hz_counter[31]_i_5_n_0 ),
        .I4(delay_2Hz),
        .O(s_clk_2Hz_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_clk_2Hz_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(s_clk_2Hz_i_1_n_0),
        .Q(delay_2Hz),
        .R(i_reset));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \sensor_distance_reg[7]_i_1 
       (.I0(i_reset),
        .I1(delay_2Hz),
        .I2(sensor_pulse),
        .I3(sensor_pulse_previous_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    sensor_pulse_previous_i_1
       (.I0(sensor_pulse),
        .I1(delay_2Hz),
        .I2(i_reset),
        .I3(sensor_pulse_previous_reg),
        .O(sensor_pulse_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_rx_tx_with_filter
   (o_tx_serial_data,
    Q,
    write_enable_input_bram_0,
    start_drive_mode_0,
    servo_enable,
    E,
    start_drive_mode_reg,
    start_drive_mode_reg_0,
    D,
    \data_out_byte_rx_instruction_reg_reg[19] ,
    \data_out_byte_rx_instruction_reg_reg[15] ,
    \data_out_byte_rx_instruction_reg_reg[15]_0 ,
    o_led,
    rx_image_in_reg,
    i_clk,
    rx_instruction_in_reg,
    i_reset,
    rx_instruction_active,
    write_enable_input_bram,
    read_enable_input_bram,
    read_enable_output_bram,
    write_enable_output_bram,
    start_filtering_reg,
    output_d1_carry,
    \duty_cycle_value_reg_reg[0] ,
    \servo_position_reg_reg[0] ,
    \threshold_value_reg[0] ,
    \FSM_onehot_f_state_reg[2] ,
    start_filtering_reg__0);
  output o_tx_serial_data;
  output [15:0]Q;
  output write_enable_input_bram_0;
  output start_drive_mode_0;
  output servo_enable;
  output [0:0]E;
  output [0:0]start_drive_mode_reg;
  output [0:0]start_drive_mode_reg_0;
  output [3:0]D;
  output [3:0]\data_out_byte_rx_instruction_reg_reg[19] ;
  output [7:0]\data_out_byte_rx_instruction_reg_reg[15] ;
  output [7:0]\data_out_byte_rx_instruction_reg_reg[15]_0 ;
  output [1:0]o_led;
  input rx_image_in_reg;
  input i_clk;
  input rx_instruction_in_reg;
  input i_reset;
  input rx_instruction_active;
  input write_enable_input_bram;
  input read_enable_input_bram;
  input read_enable_output_bram;
  input write_enable_output_bram;
  input start_filtering_reg;
  input [7:0]output_d1_carry;
  input \duty_cycle_value_reg_reg[0] ;
  input \servo_position_reg_reg[0] ;
  input \threshold_value_reg[0] ;
  input [7:0]\FSM_onehot_f_state_reg[2] ;
  input start_filtering_reg__0;

  wire [3:0]D;
  wire [0:0]E;
  wire [7:0]\FSM_onehot_f_state_reg[2] ;
  wire [15:0]Q;
  wire [17:0]bram_input_addr;
  wire bram_input_addr0;
  wire [7:0]bram_input_data_in;
  wire bram_output_addr;
  wire \bram_output_addr_reg_n_0_[0] ;
  wire \bram_output_addr_reg_n_0_[10] ;
  wire \bram_output_addr_reg_n_0_[11] ;
  wire \bram_output_addr_reg_n_0_[12] ;
  wire \bram_output_addr_reg_n_0_[13] ;
  wire \bram_output_addr_reg_n_0_[14] ;
  wire \bram_output_addr_reg_n_0_[15] ;
  wire \bram_output_addr_reg_n_0_[16] ;
  wire \bram_output_addr_reg_n_0_[17] ;
  wire \bram_output_addr_reg_n_0_[1] ;
  wire \bram_output_addr_reg_n_0_[2] ;
  wire \bram_output_addr_reg_n_0_[3] ;
  wire \bram_output_addr_reg_n_0_[4] ;
  wire \bram_output_addr_reg_n_0_[5] ;
  wire \bram_output_addr_reg_n_0_[6] ;
  wire \bram_output_addr_reg_n_0_[7] ;
  wire \bram_output_addr_reg_n_0_[8] ;
  wire \bram_output_addr_reg_n_0_[9] ;
  wire [7:0]bram_output_data_in;
  wire [7:0]data_out_byte_from_rx_reg;
  wire [7:0]\data_out_byte_rx_instruction_reg_reg[15] ;
  wire [7:0]\data_out_byte_rx_instruction_reg_reg[15]_0 ;
  wire [3:0]\data_out_byte_rx_instruction_reg_reg[19] ;
  wire [7:0]data_out_from_bram_reg;
  wire \data_out_from_bram_reg[7]_i_1_n_0 ;
  wire \duty_cycle_value_reg_reg[0] ;
  wire i_clk;
  wire i_reset;
  wire [1:0]o_led;
  wire o_tx_serial_data;
  wire [7:0]output_d1_carry;
  wire [7:0]p_1_in;
  wire read_enable_input_bram;
  wire read_enable_output_bram;
  wire rx_image_in_reg;
  wire rx_instruction_active;
  wire rx_instruction_in_reg;
  wire [17:0]rx_num_counter;
  wire rx_tx_dv_flag;
  wire servo_enable;
  wire \servo_position_reg_reg[0] ;
  wire start_drive_mode_0;
  wire [0:0]start_drive_mode_reg;
  wire [0:0]start_drive_mode_reg_0;
  wire start_filtering_reg;
  wire start_filtering_reg__0;
  wire \threshold_value_reg[0] ;
  wire [17:0]tx_num_counter;
  wire write_enable_input_bram;
  wire write_enable_input_bram_0;
  wire write_enable_output_bram;

  FDRE \bram_input_addr_reg[0] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[0]),
        .Q(bram_input_addr[0]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[10] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[10]),
        .Q(bram_input_addr[10]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[11] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[11]),
        .Q(bram_input_addr[11]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[12] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[12]),
        .Q(bram_input_addr[12]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[13] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[13]),
        .Q(bram_input_addr[13]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[14] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[14]),
        .Q(bram_input_addr[14]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[15] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[15]),
        .Q(bram_input_addr[15]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[16] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[16]),
        .Q(bram_input_addr[16]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[17] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[17]),
        .Q(bram_input_addr[17]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[1] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[1]),
        .Q(bram_input_addr[1]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[2] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[2]),
        .Q(bram_input_addr[2]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[3] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[3]),
        .Q(bram_input_addr[3]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[4] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[4]),
        .Q(bram_input_addr[4]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[5] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[5]),
        .Q(bram_input_addr[5]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[6] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[6]),
        .Q(bram_input_addr[6]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[7] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[7]),
        .Q(bram_input_addr[7]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[8] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[8]),
        .Q(bram_input_addr[8]),
        .R(1'b0));
  FDRE \bram_input_addr_reg[9] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(rx_num_counter[9]),
        .Q(bram_input_addr[9]),
        .R(1'b0));
  FDRE \bram_input_data_in_reg[0] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(data_out_byte_from_rx_reg[0]),
        .Q(bram_input_data_in[0]),
        .R(1'b0));
  FDRE \bram_input_data_in_reg[1] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(data_out_byte_from_rx_reg[1]),
        .Q(bram_input_data_in[1]),
        .R(1'b0));
  FDRE \bram_input_data_in_reg[2] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(data_out_byte_from_rx_reg[2]),
        .Q(bram_input_data_in[2]),
        .R(1'b0));
  FDRE \bram_input_data_in_reg[3] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(data_out_byte_from_rx_reg[3]),
        .Q(bram_input_data_in[3]),
        .R(1'b0));
  FDRE \bram_input_data_in_reg[4] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(data_out_byte_from_rx_reg[4]),
        .Q(bram_input_data_in[4]),
        .R(1'b0));
  FDRE \bram_input_data_in_reg[5] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(data_out_byte_from_rx_reg[5]),
        .Q(bram_input_data_in[5]),
        .R(1'b0));
  FDRE \bram_input_data_in_reg[6] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(data_out_byte_from_rx_reg[6]),
        .Q(bram_input_data_in[6]),
        .R(1'b0));
  FDRE \bram_input_data_in_reg[7] 
       (.C(i_clk),
        .CE(bram_input_addr0),
        .D(data_out_byte_from_rx_reg[7]),
        .Q(bram_input_data_in[7]),
        .R(1'b0));
  FDRE \bram_output_addr_reg[0] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[0]),
        .Q(\bram_output_addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[10] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[10]),
        .Q(\bram_output_addr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[11] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[11]),
        .Q(\bram_output_addr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[12] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[12]),
        .Q(\bram_output_addr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[13] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[13]),
        .Q(\bram_output_addr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[14] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[14]),
        .Q(\bram_output_addr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[15] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[15]),
        .Q(\bram_output_addr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[16] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[16]),
        .Q(\bram_output_addr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[17] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[17]),
        .Q(\bram_output_addr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[1] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[1]),
        .Q(\bram_output_addr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[2] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[2]),
        .Q(\bram_output_addr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[3] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[3]),
        .Q(\bram_output_addr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[4] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[4]),
        .Q(\bram_output_addr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[5] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[5]),
        .Q(\bram_output_addr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[6] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[6]),
        .Q(\bram_output_addr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[7] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[7]),
        .Q(\bram_output_addr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[8] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[8]),
        .Q(\bram_output_addr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bram_output_addr_reg[9] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(tx_num_counter[9]),
        .Q(\bram_output_addr_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bram_output_data_in_reg[0] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(data_out_byte_from_rx_reg[0]),
        .Q(bram_output_data_in[0]),
        .R(1'b0));
  FDRE \bram_output_data_in_reg[1] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(data_out_byte_from_rx_reg[1]),
        .Q(bram_output_data_in[1]),
        .R(1'b0));
  FDRE \bram_output_data_in_reg[2] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(data_out_byte_from_rx_reg[2]),
        .Q(bram_output_data_in[2]),
        .R(1'b0));
  FDRE \bram_output_data_in_reg[3] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(data_out_byte_from_rx_reg[3]),
        .Q(bram_output_data_in[3]),
        .R(1'b0));
  FDRE \bram_output_data_in_reg[4] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(data_out_byte_from_rx_reg[4]),
        .Q(bram_output_data_in[4]),
        .R(1'b0));
  FDRE \bram_output_data_in_reg[5] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(data_out_byte_from_rx_reg[5]),
        .Q(bram_output_data_in[5]),
        .R(1'b0));
  FDRE \bram_output_data_in_reg[6] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(data_out_byte_from_rx_reg[6]),
        .Q(bram_output_data_in[6]),
        .R(1'b0));
  FDRE \bram_output_data_in_reg[7] 
       (.C(i_clk),
        .CE(bram_output_addr),
        .D(data_out_byte_from_rx_reg[7]),
        .Q(bram_output_data_in[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0018)) 
    \data_out_from_bram_reg[7]_i_1 
       (.I0(write_enable_input_bram),
        .I1(read_enable_input_bram),
        .I2(read_enable_output_bram),
        .I3(write_enable_output_bram),
        .O(\data_out_from_bram_reg[7]_i_1_n_0 ));
  FDRE \data_out_from_bram_reg_reg[0] 
       (.C(i_clk),
        .CE(\data_out_from_bram_reg[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(data_out_from_bram_reg[0]),
        .R(1'b0));
  FDRE \data_out_from_bram_reg_reg[1] 
       (.C(i_clk),
        .CE(\data_out_from_bram_reg[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(data_out_from_bram_reg[1]),
        .R(1'b0));
  FDRE \data_out_from_bram_reg_reg[2] 
       (.C(i_clk),
        .CE(\data_out_from_bram_reg[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(data_out_from_bram_reg[2]),
        .R(1'b0));
  FDRE \data_out_from_bram_reg_reg[3] 
       (.C(i_clk),
        .CE(\data_out_from_bram_reg[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(data_out_from_bram_reg[3]),
        .R(1'b0));
  FDRE \data_out_from_bram_reg_reg[4] 
       (.C(i_clk),
        .CE(\data_out_from_bram_reg[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(data_out_from_bram_reg[4]),
        .R(1'b0));
  FDRE \data_out_from_bram_reg_reg[5] 
       (.C(i_clk),
        .CE(\data_out_from_bram_reg[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(data_out_from_bram_reg[5]),
        .R(1'b0));
  FDRE \data_out_from_bram_reg_reg[6] 
       (.C(i_clk),
        .CE(\data_out_from_bram_reg[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(data_out_from_bram_reg[6]),
        .R(1'b0));
  FDRE \data_out_from_bram_reg_reg[7] 
       (.C(i_clk),
        .CE(\data_out_from_bram_reg[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(data_out_from_bram_reg[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_filter_fsm top_level_filter_fsm_instance
       (.D(p_1_in),
        .\FSM_onehot_f_state_reg[2]_0 (\FSM_onehot_f_state_reg[2] ),
        .Q(bram_input_data_in),
        .\bram1_a_mux_reg[17]_i_1 (bram_input_addr),
        .\bram2_a_mux_reg[17]_i_1 ({\bram_output_addr_reg_n_0_[17] ,\bram_output_addr_reg_n_0_[16] ,\bram_output_addr_reg_n_0_[15] ,\bram_output_addr_reg_n_0_[14] ,\bram_output_addr_reg_n_0_[13] ,\bram_output_addr_reg_n_0_[12] ,\bram_output_addr_reg_n_0_[11] ,\bram_output_addr_reg_n_0_[10] ,\bram_output_addr_reg_n_0_[9] ,\bram_output_addr_reg_n_0_[8] ,\bram_output_addr_reg_n_0_[7] ,\bram_output_addr_reg_n_0_[6] ,\bram_output_addr_reg_n_0_[5] ,\bram_output_addr_reg_n_0_[4] ,\bram_output_addr_reg_n_0_[3] ,\bram_output_addr_reg_n_0_[2] ,\bram_output_addr_reg_n_0_[1] ,\bram_output_addr_reg_n_0_[0] }),
        .\bram2_d_mux_reg[7]_i_1 (bram_output_data_in),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .output_d1_carry(output_d1_carry),
        .read_enable_input_bram(read_enable_input_bram),
        .read_enable_output_bram(read_enable_output_bram),
        .start_filtering_reg__0(start_filtering_reg__0),
        .write_enable_input_bram(write_enable_input_bram),
        .write_enable_output_bram(write_enable_output_bram));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx_for_fsm uart_rx_for_fsm_instance
       (.D(D),
        .E(E),
        .Q(Q),
        .\data_out_byte_rx_instruction_reg_reg[15]_0 (\data_out_byte_rx_instruction_reg_reg[15] ),
        .\data_out_byte_rx_instruction_reg_reg[15]_1 (\data_out_byte_rx_instruction_reg_reg[15]_0 ),
        .\data_out_byte_rx_instruction_reg_reg[19]_0 (\data_out_byte_rx_instruction_reg_reg[19] ),
        .\duty_cycle_value_reg_reg[0] (\duty_cycle_value_reg_reg[0] ),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .o_led(o_led),
        .read_enable_input_bram(read_enable_input_bram),
        .rx_instruction_active(rx_instruction_active),
        .rx_instruction_in_reg(rx_instruction_in_reg),
        .servo_enable(servo_enable),
        .\servo_position_reg_reg[0] (\servo_position_reg_reg[0] ),
        .start_drive_mode_0(start_drive_mode_0),
        .start_drive_mode_reg(start_drive_mode_reg),
        .start_drive_mode_reg_0(start_drive_mode_reg_0),
        .start_filtering_reg(start_filtering_reg),
        .\threshold_value_reg[0] (\threshold_value_reg[0] ),
        .write_enable_input_bram(write_enable_input_bram),
        .write_enable_input_bram_0(write_enable_input_bram_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx uart_rx_instance
       (.D(data_out_byte_from_rx_reg),
        .Q(rx_num_counter),
        .bram_input_addr0(bram_input_addr0),
        .bram_output_addr(bram_output_addr),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .read_enable_input_bram(read_enable_input_bram),
        .read_enable_output_bram(read_enable_output_bram),
        .rx_image_in_reg(rx_image_in_reg),
        .rx_tx_dv_flag(rx_tx_dv_flag),
        .write_enable_input_bram(write_enable_input_bram),
        .write_enable_output_bram(write_enable_output_bram));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx uart_tx_instance
       (.Q(tx_num_counter),
        .bram_input_addr0(bram_input_addr0),
        .bram_output_addr(bram_output_addr),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .o_tx_serial_data(o_tx_serial_data),
        .read_enable_input_bram(read_enable_input_bram),
        .read_enable_output_bram(read_enable_output_bram),
        .rx_tx_dv_flag(rx_tx_dv_flag),
        .\s_data_byte_tx_reg[7]_0 (data_out_from_bram_reg),
        .write_enable_input_bram(write_enable_input_bram),
        .write_enable_output_bram(write_enable_output_bram));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inferred_bram_for_image
   (D,
    \data_out_reg[7]_0 ,
    S,
    DI,
    \data_out_reg[7]_1 ,
    O,
    CO,
    \data_out_reg[7]_2 ,
    \data_out_reg[3]_0 ,
    \data_out_reg[7]_3 ,
    \data_out_reg[7]_4 ,
    Q,
    read_enable_input_bram,
    wea2_fsm,
    output_d1_carry,
    read_enable_output_bram,
    write_enable_input_bram,
    \data_out_from_bram_reg_reg[7] ,
    \accu_reg[3] ,
    \accu_reg[11] ,
    \accu_reg[7] ,
    i_clk,
    single_port_bram_reg_0_7_0,
    ADDRARDADDR,
    single_port_bram_reg_6_6_0);
  output [7:0]D;
  output [2:0]\data_out_reg[7]_0 ;
  output [3:0]S;
  output [3:0]DI;
  output [7:0]\data_out_reg[7]_1 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\data_out_reg[7]_2 ;
  output [1:0]\data_out_reg[3]_0 ;
  output [3:0]\data_out_reg[7]_3 ;
  output [0:0]\data_out_reg[7]_4 ;
  input [17:0]Q;
  input read_enable_input_bram;
  input wea2_fsm;
  input [7:0]output_d1_carry;
  input read_enable_output_bram;
  input write_enable_input_bram;
  input [7:0]\data_out_from_bram_reg_reg[7] ;
  input \accu_reg[3] ;
  input [6:0]\accu_reg[11] ;
  input [7:0]\accu_reg[7] ;
  input i_clk;
  input [7:0]single_port_bram_reg_0_7_0;
  input [15:0]ADDRARDADDR;
  input [15:0]single_port_bram_reg_6_6_0;

  wire [15:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [17:0]Q;
  wire [3:0]S;
  wire \accu[0]_i_2_n_0 ;
  wire \accu[0]_i_3_n_0 ;
  wire \accu[0]_i_4_n_0 ;
  wire \accu[0]_i_5_n_0 ;
  wire \accu[4]_i_2_n_0 ;
  wire \accu[4]_i_3_n_0 ;
  wire \accu[4]_i_4_n_0 ;
  wire \accu[4]_i_5_n_0 ;
  wire \accu_reg[0]_i_1_n_0 ;
  wire \accu_reg[0]_i_1_n_1 ;
  wire \accu_reg[0]_i_1_n_2 ;
  wire \accu_reg[0]_i_1_n_3 ;
  wire [6:0]\accu_reg[11] ;
  wire \accu_reg[3] ;
  wire \accu_reg[4]_i_1_n_1 ;
  wire \accu_reg[4]_i_1_n_2 ;
  wire \accu_reg[4]_i_1_n_3 ;
  wire [7:0]\accu_reg[7] ;
  wire [6:2]bram1_dout;
  wire [7:0]\data_out_from_bram_reg_reg[7] ;
  wire [7:0]data_out_reg;
  wire [1:0]\data_out_reg[3]_0 ;
  wire [2:0]\data_out_reg[7]_0 ;
  wire [7:0]\data_out_reg[7]_1 ;
  wire [3:0]\data_out_reg[7]_2 ;
  wire [3:0]\data_out_reg[7]_3 ;
  wire [0:0]\data_out_reg[7]_4 ;
  wire i_clk;
  wire [7:0]output_d1_carry;
  wire read_enable0_out;
  wire read_enable_input_bram;
  wire read_enable_output_bram;
  wire single_port_bram_reg_0_0_i_1_n_0;
  wire single_port_bram_reg_0_0_i_2_n_0;
  wire single_port_bram_reg_0_0_n_0;
  wire single_port_bram_reg_0_1_i_1_n_0;
  wire single_port_bram_reg_0_1_n_0;
  wire single_port_bram_reg_0_2_n_0;
  wire single_port_bram_reg_0_3_n_0;
  wire single_port_bram_reg_0_4_n_0;
  wire single_port_bram_reg_0_5_i_1_n_0;
  wire single_port_bram_reg_0_5_n_0;
  wire single_port_bram_reg_0_6_i_1_n_0;
  wire single_port_bram_reg_0_6_n_0;
  wire [7:0]single_port_bram_reg_0_7_0;
  wire single_port_bram_reg_0_7_n_0;
  wire single_port_bram_reg_1_0_n_35;
  wire single_port_bram_reg_1_1_n_35;
  wire single_port_bram_reg_1_2_i_1_n_0;
  wire single_port_bram_reg_1_2_n_35;
  wire single_port_bram_reg_1_3_i_1_n_0;
  wire single_port_bram_reg_1_3_n_35;
  wire single_port_bram_reg_1_4_n_35;
  wire single_port_bram_reg_1_5_n_35;
  wire single_port_bram_reg_1_6_n_35;
  wire single_port_bram_reg_1_7_i_1_n_0;
  wire single_port_bram_reg_1_7_n_35;
  wire single_port_bram_reg_2_0_i_1_n_0;
  wire single_port_bram_reg_2_0_i_2_n_0;
  wire single_port_bram_reg_2_0_n_0;
  wire single_port_bram_reg_2_1_i_1_n_0;
  wire single_port_bram_reg_2_1_n_0;
  wire single_port_bram_reg_2_2_n_0;
  wire single_port_bram_reg_2_3_n_0;
  wire single_port_bram_reg_2_4_n_0;
  wire single_port_bram_reg_2_5_i_1_n_0;
  wire single_port_bram_reg_2_5_n_0;
  wire single_port_bram_reg_2_6_i_1_n_0;
  wire single_port_bram_reg_2_6_n_0;
  wire single_port_bram_reg_2_7_n_0;
  wire single_port_bram_reg_3_0_n_35;
  wire single_port_bram_reg_3_1_n_35;
  wire single_port_bram_reg_3_2_i_1_n_0;
  wire single_port_bram_reg_3_2_n_35;
  wire single_port_bram_reg_3_3_i_1_n_0;
  wire single_port_bram_reg_3_3_n_35;
  wire single_port_bram_reg_3_4_n_35;
  wire single_port_bram_reg_3_5_n_35;
  wire single_port_bram_reg_3_6_n_35;
  wire single_port_bram_reg_3_7_i_1_n_0;
  wire single_port_bram_reg_3_7_n_35;
  wire single_port_bram_reg_4_0_i_1_n_0;
  wire single_port_bram_reg_4_0_i_2_n_0;
  wire single_port_bram_reg_4_0_n_0;
  wire single_port_bram_reg_4_1_i_1_n_0;
  wire single_port_bram_reg_4_1_n_0;
  wire single_port_bram_reg_4_2_n_0;
  wire single_port_bram_reg_4_3_n_0;
  wire single_port_bram_reg_4_4_n_0;
  wire single_port_bram_reg_4_5_i_1_n_0;
  wire single_port_bram_reg_4_5_n_0;
  wire single_port_bram_reg_4_6_i_1_n_0;
  wire single_port_bram_reg_4_6_n_0;
  wire single_port_bram_reg_4_7_n_0;
  wire single_port_bram_reg_5_0_n_35;
  wire single_port_bram_reg_5_1_n_35;
  wire single_port_bram_reg_5_2_i_1_n_0;
  wire single_port_bram_reg_5_2_n_35;
  wire single_port_bram_reg_5_3_i_1_n_0;
  wire single_port_bram_reg_5_3_n_35;
  wire single_port_bram_reg_5_4_n_35;
  wire single_port_bram_reg_5_5_n_35;
  wire single_port_bram_reg_5_6_n_35;
  wire single_port_bram_reg_5_7_i_1_n_0;
  wire single_port_bram_reg_5_7_n_35;
  wire single_port_bram_reg_6_0_i_1_n_0;
  wire single_port_bram_reg_6_0_i_2_n_0;
  wire single_port_bram_reg_6_0_n_0;
  wire single_port_bram_reg_6_1_i_1_n_0;
  wire single_port_bram_reg_6_1_n_0;
  wire single_port_bram_reg_6_2_n_0;
  wire single_port_bram_reg_6_3_n_0;
  wire single_port_bram_reg_6_4_n_0;
  wire single_port_bram_reg_6_5_i_1_n_0;
  wire single_port_bram_reg_6_5_n_0;
  wire [15:0]single_port_bram_reg_6_6_0;
  wire single_port_bram_reg_6_6_i_1_n_0;
  wire single_port_bram_reg_6_6_n_0;
  wire single_port_bram_reg_6_7_n_0;
  wire single_port_bram_reg_7_0_n_35;
  wire single_port_bram_reg_7_1_n_35;
  wire single_port_bram_reg_7_2_i_1_n_0;
  wire single_port_bram_reg_7_2_n_35;
  wire single_port_bram_reg_7_3_i_1_n_0;
  wire single_port_bram_reg_7_3_n_35;
  wire single_port_bram_reg_7_4_n_35;
  wire single_port_bram_reg_7_5_n_35;
  wire single_port_bram_reg_7_6_n_35;
  wire single_port_bram_reg_7_7_i_1_n_0;
  wire single_port_bram_reg_7_7_n_35;
  wire single_port_bram_reg_mux_sel__7_n_0;
  wire single_port_bram_reg_mux_sel_n_0;
  wire wea2_fsm;
  wire write_enable_input_bram;
  wire NLW_single_port_bram_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_7_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \accu[0]_i_2 
       (.I0(bram1_dout[3]),
        .I1(\accu_reg[7] [3]),
        .O(\accu[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu[0]_i_3 
       (.I0(bram1_dout[2]),
        .I1(\accu_reg[7] [2]),
        .O(\accu[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu[0]_i_4 
       (.I0(\data_out_reg[7]_0 [1]),
        .I1(\accu_reg[7] [1]),
        .O(\accu[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu[0]_i_5 
       (.I0(\data_out_reg[7]_0 [0]),
        .I1(\accu_reg[7] [0]),
        .O(\accu[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu[4]_i_2 
       (.I0(\data_out_reg[7]_0 [2]),
        .I1(\accu_reg[7] [7]),
        .O(\accu[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu[4]_i_3 
       (.I0(bram1_dout[6]),
        .I1(\accu_reg[7] [6]),
        .O(\accu[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu[4]_i_4 
       (.I0(bram1_dout[5]),
        .I1(\accu_reg[7] [5]),
        .O(\accu[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accu[4]_i_5 
       (.I0(bram1_dout[4]),
        .I1(\accu_reg[7] [4]),
        .O(\accu[4]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accu_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\accu_reg[0]_i_1_n_0 ,\accu_reg[0]_i_1_n_1 ,\accu_reg[0]_i_1_n_2 ,\accu_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({bram1_dout[3:2],\data_out_reg[7]_0 [1:0]}),
        .O(O),
        .S({\accu[0]_i_2_n_0 ,\accu[0]_i_3_n_0 ,\accu[0]_i_4_n_0 ,\accu[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accu_reg[4]_i_1 
       (.CI(\accu_reg[0]_i_1_n_0 ),
        .CO({CO,\accu_reg[4]_i_1_n_1 ,\accu_reg[4]_i_1_n_2 ,\accu_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_reg[7]_0 [2],bram1_dout[6:4]}),
        .O(\data_out_reg[7]_2 ),
        .S({\accu[4]_i_2_n_0 ,\accu[4]_i_3_n_0 ,\accu[4]_i_4_n_0 ,\accu[4]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_1 
       (.I0(single_port_bram_reg_7_0_n_35),
        .I1(single_port_bram_reg_5_0_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_0_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_0_n_35),
        .O(data_out_reg[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_1 
       (.I0(single_port_bram_reg_7_1_n_35),
        .I1(single_port_bram_reg_5_1_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_1_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_1_n_35),
        .O(data_out_reg[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_1 
       (.I0(single_port_bram_reg_7_2_n_35),
        .I1(single_port_bram_reg_5_2_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_2_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_2_n_35),
        .O(data_out_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_1 
       (.I0(single_port_bram_reg_7_3_n_35),
        .I1(single_port_bram_reg_5_3_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_3_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_3_n_35),
        .O(data_out_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_1 
       (.I0(single_port_bram_reg_7_4_n_35),
        .I1(single_port_bram_reg_5_4_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_4_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_4_n_35),
        .O(data_out_reg[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_1 
       (.I0(single_port_bram_reg_7_5_n_35),
        .I1(single_port_bram_reg_5_5_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_5_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_5_n_35),
        .O(data_out_reg[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_1 
       (.I0(single_port_bram_reg_7_6_n_35),
        .I1(single_port_bram_reg_5_6_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_6_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_6_n_35),
        .O(data_out_reg[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out[7]_i_1__0 
       (.I0(read_enable_input_bram),
        .I1(wea2_fsm),
        .O(read_enable0_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_2 
       (.I0(single_port_bram_reg_7_7_n_35),
        .I1(single_port_bram_reg_5_7_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_7_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_7_n_35),
        .O(data_out_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \data_out_from_bram_reg[0]_i_1 
       (.I0(\data_out_reg[7]_0 [0]),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .I4(\data_out_from_bram_reg_reg[7] [0]),
        .O(\data_out_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \data_out_from_bram_reg[1]_i_1 
       (.I0(\data_out_reg[7]_0 [1]),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .I4(\data_out_from_bram_reg_reg[7] [1]),
        .O(\data_out_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \data_out_from_bram_reg[2]_i_1 
       (.I0(bram1_dout[2]),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .I4(\data_out_from_bram_reg_reg[7] [2]),
        .O(\data_out_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \data_out_from_bram_reg[3]_i_1 
       (.I0(bram1_dout[3]),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .I4(\data_out_from_bram_reg_reg[7] [3]),
        .O(\data_out_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \data_out_from_bram_reg[4]_i_1 
       (.I0(bram1_dout[4]),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .I4(\data_out_from_bram_reg_reg[7] [4]),
        .O(\data_out_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \data_out_from_bram_reg[5]_i_1 
       (.I0(bram1_dout[5]),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .I4(\data_out_from_bram_reg_reg[7] [5]),
        .O(\data_out_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \data_out_from_bram_reg[6]_i_1 
       (.I0(bram1_dout[6]),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .I4(\data_out_from_bram_reg_reg[7] [6]),
        .O(\data_out_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \data_out_from_bram_reg[7]_i_2 
       (.I0(\data_out_reg[7]_0 [2]),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .I4(\data_out_from_bram_reg_reg[7] [7]),
        .O(\data_out_reg[7]_1 [7]));
  FDRE \data_out_reg[0] 
       (.C(i_clk),
        .CE(read_enable0_out),
        .D(data_out_reg[0]),
        .Q(\data_out_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(i_clk),
        .CE(read_enable0_out),
        .D(data_out_reg[1]),
        .Q(\data_out_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(i_clk),
        .CE(read_enable0_out),
        .D(data_out_reg[2]),
        .Q(bram1_dout[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(i_clk),
        .CE(read_enable0_out),
        .D(data_out_reg[3]),
        .Q(bram1_dout[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(i_clk),
        .CE(read_enable0_out),
        .D(data_out_reg[4]),
        .Q(bram1_dout[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(i_clk),
        .CE(read_enable0_out),
        .D(data_out_reg[5]),
        .Q(bram1_dout[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(i_clk),
        .CE(read_enable0_out),
        .D(data_out_reg[6]),
        .Q(bram1_dout[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(i_clk),
        .CE(read_enable0_out),
        .D(data_out_reg[7]),
        .Q(\data_out_reg[7]_0 [2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hD12E)) 
    i__carry__0_i_1__3
       (.I0(\data_out_reg[7]_0 [2]),
        .I1(\accu_reg[3] ),
        .I2(bram1_dout[5]),
        .I3(\accu_reg[11] [5]),
        .O(\data_out_reg[7]_3 [3]));
  LUT4 #(
    .INIT(16'hD12E)) 
    i__carry__0_i_2__3
       (.I0(bram1_dout[6]),
        .I1(\accu_reg[3] ),
        .I2(bram1_dout[4]),
        .I3(\accu_reg[11] [4]),
        .O(\data_out_reg[7]_3 [2]));
  LUT4 #(
    .INIT(16'hD12E)) 
    i__carry__0_i_3__3
       (.I0(bram1_dout[5]),
        .I1(\accu_reg[3] ),
        .I2(bram1_dout[3]),
        .I3(\accu_reg[11] [3]),
        .O(\data_out_reg[7]_3 [1]));
  LUT4 #(
    .INIT(16'hD12E)) 
    i__carry__0_i_4__3
       (.I0(bram1_dout[4]),
        .I1(\accu_reg[3] ),
        .I2(bram1_dout[2]),
        .I3(\accu_reg[11] [2]),
        .O(\data_out_reg[7]_3 [0]));
  LUT4 #(
    .INIT(16'hD12E)) 
    i__carry__1_i_4__3
       (.I0(\data_out_reg[7]_0 [2]),
        .I1(\accu_reg[3] ),
        .I2(bram1_dout[6]),
        .I3(\accu_reg[11] [6]),
        .O(\data_out_reg[7]_4 ));
  LUT4 #(
    .INIT(16'hD12E)) 
    i__carry_i_2__3
       (.I0(bram1_dout[3]),
        .I1(\accu_reg[3] ),
        .I2(\data_out_reg[7]_0 [1]),
        .I3(\accu_reg[11] [1]),
        .O(\data_out_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'hD12E)) 
    i__carry_i_3__3
       (.I0(bram1_dout[2]),
        .I1(\accu_reg[3] ),
        .I2(\data_out_reg[7]_0 [0]),
        .I3(\accu_reg[11] [0]),
        .O(\data_out_reg[3]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    output_d1_carry_i_1
       (.I0(output_d1_carry[7]),
        .I1(\data_out_reg[7]_0 [2]),
        .I2(output_d1_carry[6]),
        .I3(bram1_dout[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    output_d1_carry_i_2
       (.I0(output_d1_carry[5]),
        .I1(bram1_dout[5]),
        .I2(output_d1_carry[4]),
        .I3(bram1_dout[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    output_d1_carry_i_3
       (.I0(output_d1_carry[3]),
        .I1(bram1_dout[3]),
        .I2(output_d1_carry[2]),
        .I3(bram1_dout[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    output_d1_carry_i_4
       (.I0(output_d1_carry[1]),
        .I1(\data_out_reg[7]_0 [1]),
        .I2(output_d1_carry[0]),
        .I3(\data_out_reg[7]_0 [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    output_d1_carry_i_5
       (.I0(\data_out_reg[7]_0 [2]),
        .I1(output_d1_carry[7]),
        .I2(bram1_dout[6]),
        .I3(output_d1_carry[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    output_d1_carry_i_6
       (.I0(bram1_dout[5]),
        .I1(output_d1_carry[5]),
        .I2(bram1_dout[4]),
        .I3(output_d1_carry[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    output_d1_carry_i_7
       (.I0(bram1_dout[3]),
        .I1(output_d1_carry[3]),
        .I2(bram1_dout[2]),
        .I3(output_d1_carry[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    output_d1_carry_i_8
       (.I0(\data_out_reg[7]_0 [1]),
        .I1(output_d1_carry[1]),
        .I2(\data_out_reg[7]_0 [0]),
        .I3(output_d1_carry[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_result[0]_i_1 
       (.I0(\data_out_reg[7]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_result[1]_i_1 
       (.I0(\data_out_reg[7]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_result[2]_i_1 
       (.I0(bram1_dout[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_result[3]_i_1 
       (.I0(bram1_dout[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_result[4]_i_1 
       (.I0(bram1_dout[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_result[5]_i_1 
       (.I0(bram1_dout[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_result[6]_i_1 
       (.I0(bram1_dout[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_result[7]_i_1 
       (.I0(\data_out_reg[7]_0 [2]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_0_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_0_i_2_n_0,single_port_bram_reg_0_0_i_2_n_0,single_port_bram_reg_0_0_i_2_n_0,single_port_bram_reg_0_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    single_port_bram_reg_0_0_i_1
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(single_port_bram_reg_0_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    single_port_bram_reg_0_0_i_2
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_0_0_i_2_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_1_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_1_i_1_n_0,single_port_bram_reg_0_1_i_1_n_0,single_port_bram_reg_0_0_i_2_n_0,single_port_bram_reg_0_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    single_port_bram_reg_0_1_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_0_1_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_2_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_1_i_1_n_0,single_port_bram_reg_0_1_i_1_n_0,single_port_bram_reg_0_1_i_1_n_0,single_port_bram_reg_0_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_3_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_2_i_1_n_0,single_port_bram_reg_1_2_i_1_n_0,single_port_bram_reg_1_2_i_1_n_0,single_port_bram_reg_1_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_4_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_3_i_1_n_0,single_port_bram_reg_1_3_i_1_n_0,single_port_bram_reg_1_3_i_1_n_0,single_port_bram_reg_1_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_5_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_5_i_1_n_0,single_port_bram_reg_0_5_i_1_n_0,single_port_bram_reg_0_5_i_1_n_0,single_port_bram_reg_0_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    single_port_bram_reg_0_5_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_0_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_6_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_6_i_1_n_0,single_port_bram_reg_0_6_i_1_n_0,single_port_bram_reg_0_5_i_1_n_0,single_port_bram_reg_0_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    single_port_bram_reg_0_6_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_0_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_7_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_6_i_1_n_0,single_port_bram_reg_0_6_i_1_n_0,single_port_bram_reg_0_6_i_1_n_0,single_port_bram_reg_0_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_0_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_0_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_0_i_2_n_0,single_port_bram_reg_0_0_i_2_n_0,single_port_bram_reg_0_0_i_2_n_0,single_port_bram_reg_0_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_1_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_1_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_1_i_1_n_0,single_port_bram_reg_0_1_i_1_n_0,single_port_bram_reg_0_1_i_1_n_0,single_port_bram_reg_0_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_2_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_2_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_2_i_1_n_0,single_port_bram_reg_1_2_i_1_n_0,single_port_bram_reg_1_2_i_1_n_0,single_port_bram_reg_1_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    single_port_bram_reg_1_2_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_1_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_3_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_3_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_3_i_1_n_0,single_port_bram_reg_1_3_i_1_n_0,single_port_bram_reg_1_2_i_1_n_0,single_port_bram_reg_1_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    single_port_bram_reg_1_3_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_1_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_4_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_4_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_3_i_1_n_0,single_port_bram_reg_1_3_i_1_n_0,single_port_bram_reg_1_3_i_1_n_0,single_port_bram_reg_1_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_5_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_5_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_5_i_1_n_0,single_port_bram_reg_0_5_i_1_n_0,single_port_bram_reg_0_5_i_1_n_0,single_port_bram_reg_0_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_6_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_6_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_6_i_1_n_0,single_port_bram_reg_0_6_i_1_n_0,single_port_bram_reg_0_6_i_1_n_0,single_port_bram_reg_0_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_7_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_7_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_7_i_1_n_0,single_port_bram_reg_1_7_i_1_n_0,single_port_bram_reg_1_7_i_1_n_0,single_port_bram_reg_1_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    single_port_bram_reg_1_7_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_1_7_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_0_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_0_i_2_n_0,single_port_bram_reg_2_0_i_2_n_0,single_port_bram_reg_2_0_i_2_n_0,single_port_bram_reg_2_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    single_port_bram_reg_2_0_i_1
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(single_port_bram_reg_2_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_2_0_i_2
       (.I0(write_enable_input_bram),
        .I1(Q[17]),
        .I2(Q[16]),
        .O(single_port_bram_reg_2_0_i_2_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_1_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_1_i_1_n_0,single_port_bram_reg_2_1_i_1_n_0,single_port_bram_reg_2_0_i_2_n_0,single_port_bram_reg_2_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_2_1_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[17]),
        .I2(Q[16]),
        .O(single_port_bram_reg_2_1_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_2_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_1_i_1_n_0,single_port_bram_reg_2_1_i_1_n_0,single_port_bram_reg_2_1_i_1_n_0,single_port_bram_reg_2_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_3_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_2_i_1_n_0,single_port_bram_reg_3_2_i_1_n_0,single_port_bram_reg_3_2_i_1_n_0,single_port_bram_reg_3_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_4_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_3_i_1_n_0,single_port_bram_reg_3_3_i_1_n_0,single_port_bram_reg_3_3_i_1_n_0,single_port_bram_reg_3_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_5_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_5_i_1_n_0,single_port_bram_reg_2_5_i_1_n_0,single_port_bram_reg_2_5_i_1_n_0,single_port_bram_reg_2_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_2_5_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[17]),
        .I2(Q[16]),
        .O(single_port_bram_reg_2_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_6_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_6_i_1_n_0,single_port_bram_reg_2_6_i_1_n_0,single_port_bram_reg_2_5_i_1_n_0,single_port_bram_reg_2_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_2_6_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[17]),
        .I2(Q[16]),
        .O(single_port_bram_reg_2_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_7_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_6_i_1_n_0,single_port_bram_reg_2_6_i_1_n_0,single_port_bram_reg_2_6_i_1_n_0,single_port_bram_reg_2_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_0_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_0_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_0_i_2_n_0,single_port_bram_reg_2_0_i_2_n_0,single_port_bram_reg_2_0_i_2_n_0,single_port_bram_reg_2_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_1_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_1_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_1_i_1_n_0,single_port_bram_reg_2_1_i_1_n_0,single_port_bram_reg_2_1_i_1_n_0,single_port_bram_reg_2_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_2_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_2_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_2_i_1_n_0,single_port_bram_reg_3_2_i_1_n_0,single_port_bram_reg_3_2_i_1_n_0,single_port_bram_reg_3_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_3_2_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[17]),
        .I2(Q[16]),
        .O(single_port_bram_reg_3_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_3_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_3_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_3_i_1_n_0,single_port_bram_reg_3_3_i_1_n_0,single_port_bram_reg_3_2_i_1_n_0,single_port_bram_reg_3_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_3_3_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[17]),
        .I2(Q[16]),
        .O(single_port_bram_reg_3_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_4_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_4_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_3_i_1_n_0,single_port_bram_reg_3_3_i_1_n_0,single_port_bram_reg_3_3_i_1_n_0,single_port_bram_reg_3_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_5_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_5_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_5_i_1_n_0,single_port_bram_reg_2_5_i_1_n_0,single_port_bram_reg_2_5_i_1_n_0,single_port_bram_reg_2_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_6_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_6_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_6_i_1_n_0,single_port_bram_reg_2_6_i_1_n_0,single_port_bram_reg_2_6_i_1_n_0,single_port_bram_reg_2_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_7_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_7_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_7_i_1_n_0,single_port_bram_reg_3_7_i_1_n_0,single_port_bram_reg_3_7_i_1_n_0,single_port_bram_reg_3_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_3_7_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[17]),
        .I2(Q[16]),
        .O(single_port_bram_reg_3_7_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_0_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_0_i_2_n_0,single_port_bram_reg_4_0_i_2_n_0,single_port_bram_reg_4_0_i_2_n_0,single_port_bram_reg_4_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    single_port_bram_reg_4_0_i_1
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(single_port_bram_reg_4_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_4_0_i_2
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_4_0_i_2_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_1_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_1_i_1_n_0,single_port_bram_reg_4_1_i_1_n_0,single_port_bram_reg_4_0_i_2_n_0,single_port_bram_reg_4_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_4_1_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_4_1_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_2_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_1_i_1_n_0,single_port_bram_reg_4_1_i_1_n_0,single_port_bram_reg_4_1_i_1_n_0,single_port_bram_reg_4_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_3_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_2_i_1_n_0,single_port_bram_reg_5_2_i_1_n_0,single_port_bram_reg_5_2_i_1_n_0,single_port_bram_reg_5_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_4_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_3_i_1_n_0,single_port_bram_reg_5_3_i_1_n_0,single_port_bram_reg_5_3_i_1_n_0,single_port_bram_reg_5_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_5_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_5_i_1_n_0,single_port_bram_reg_4_5_i_1_n_0,single_port_bram_reg_4_5_i_1_n_0,single_port_bram_reg_4_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_4_5_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_4_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_6_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_6_i_1_n_0,single_port_bram_reg_4_6_i_1_n_0,single_port_bram_reg_4_5_i_1_n_0,single_port_bram_reg_4_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_4_6_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_4_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_7_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_6_i_1_n_0,single_port_bram_reg_4_6_i_1_n_0,single_port_bram_reg_4_6_i_1_n_0,single_port_bram_reg_4_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_0_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_0_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_0_i_2_n_0,single_port_bram_reg_4_0_i_2_n_0,single_port_bram_reg_4_0_i_2_n_0,single_port_bram_reg_4_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_1_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_1_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_1_i_1_n_0,single_port_bram_reg_4_1_i_1_n_0,single_port_bram_reg_4_1_i_1_n_0,single_port_bram_reg_4_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_2_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_2_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_2_i_1_n_0,single_port_bram_reg_5_2_i_1_n_0,single_port_bram_reg_5_2_i_1_n_0,single_port_bram_reg_5_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_5_2_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_5_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_3_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_3_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_3_i_1_n_0,single_port_bram_reg_5_3_i_1_n_0,single_port_bram_reg_5_2_i_1_n_0,single_port_bram_reg_5_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_5_3_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_5_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_4_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_4_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_3_i_1_n_0,single_port_bram_reg_5_3_i_1_n_0,single_port_bram_reg_5_3_i_1_n_0,single_port_bram_reg_5_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_5_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_5_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_5_i_1_n_0,single_port_bram_reg_4_5_i_1_n_0,single_port_bram_reg_4_5_i_1_n_0,single_port_bram_reg_4_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_6_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_6_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_6_i_1_n_0,single_port_bram_reg_4_6_i_1_n_0,single_port_bram_reg_4_6_i_1_n_0,single_port_bram_reg_4_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_7_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_7_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_7_i_1_n_0,single_port_bram_reg_5_7_i_1_n_0,single_port_bram_reg_5_7_i_1_n_0,single_port_bram_reg_5_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    single_port_bram_reg_5_7_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_5_7_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_0_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_0_i_2_n_0,single_port_bram_reg_6_0_i_2_n_0,single_port_bram_reg_6_0_i_2_n_0,single_port_bram_reg_6_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    single_port_bram_reg_6_0_i_1
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(single_port_bram_reg_6_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    single_port_bram_reg_6_0_i_2
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_6_0_i_2_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_1_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_1_i_1_n_0,single_port_bram_reg_6_1_i_1_n_0,single_port_bram_reg_6_0_i_2_n_0,single_port_bram_reg_6_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    single_port_bram_reg_6_1_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_6_1_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_2_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_1_i_1_n_0,single_port_bram_reg_6_1_i_1_n_0,single_port_bram_reg_6_1_i_1_n_0,single_port_bram_reg_6_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_3_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_2_i_1_n_0,single_port_bram_reg_7_2_i_1_n_0,single_port_bram_reg_7_2_i_1_n_0,single_port_bram_reg_7_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_4_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_3_i_1_n_0,single_port_bram_reg_7_3_i_1_n_0,single_port_bram_reg_7_3_i_1_n_0,single_port_bram_reg_7_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_5_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_5_i_1_n_0,single_port_bram_reg_6_5_i_1_n_0,single_port_bram_reg_6_5_i_1_n_0,single_port_bram_reg_6_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    single_port_bram_reg_6_5_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_6_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_6_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_6_i_1_n_0,single_port_bram_reg_6_6_i_1_n_0,single_port_bram_reg_6_5_i_1_n_0,single_port_bram_reg_6_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    single_port_bram_reg_6_6_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_6_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_7_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_6_i_1_n_0,single_port_bram_reg_6_6_i_1_n_0,single_port_bram_reg_6_6_i_1_n_0,single_port_bram_reg_6_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_0_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_0_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_0_i_2_n_0,single_port_bram_reg_6_0_i_2_n_0,single_port_bram_reg_6_0_i_2_n_0,single_port_bram_reg_6_0_i_2_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_1_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_1_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_1_i_1_n_0,single_port_bram_reg_6_1_i_1_n_0,single_port_bram_reg_6_1_i_1_n_0,single_port_bram_reg_6_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_2_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_2_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_2_i_1_n_0,single_port_bram_reg_7_2_i_1_n_0,single_port_bram_reg_7_2_i_1_n_0,single_port_bram_reg_7_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    single_port_bram_reg_7_2_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_7_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_3_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_3_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_3_i_1_n_0,single_port_bram_reg_7_3_i_1_n_0,single_port_bram_reg_7_2_i_1_n_0,single_port_bram_reg_7_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    single_port_bram_reg_7_3_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_7_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_4_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_4_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_3_i_1_n_0,single_port_bram_reg_7_3_i_1_n_0,single_port_bram_reg_7_3_i_1_n_0,single_port_bram_reg_7_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_5_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_5_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_5_i_1_n_0,single_port_bram_reg_6_5_i_1_n_0,single_port_bram_reg_6_5_i_1_n_0,single_port_bram_reg_6_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_6_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_6_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_6_i_1_n_0,single_port_bram_reg_6_6_i_1_n_0,single_port_bram_reg_6_6_i_1_n_0,single_port_bram_reg_6_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1936040" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_0_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_7_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_7_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_7_i_1_n_0,single_port_bram_reg_7_7_i_1_n_0,single_port_bram_reg_7_7_i_1_n_0,single_port_bram_reg_7_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    single_port_bram_reg_7_7_i_1
       (.I0(write_enable_input_bram),
        .I1(Q[16]),
        .I2(Q[17]),
        .O(single_port_bram_reg_7_7_i_1_n_0));
  FDRE single_port_bram_reg_mux_sel
       (.C(i_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(single_port_bram_reg_mux_sel_n_0),
        .R(1'b0));
  FDRE single_port_bram_reg_mux_sel__7
       (.C(i_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(single_port_bram_reg_mux_sel__7_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "inferred_bram_for_image" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inferred_bram_for_image__parameterized1
   (\data_out_reg[7]_0 ,
    Q,
    i_clk,
    single_port_bram_reg_7_7_0,
    ADDRARDADDR,
    single_port_bram_reg_6_6_0,
    wea2_fsm,
    write_enable_output_bram,
    read_enable_output_bram);
  output [7:0]\data_out_reg[7]_0 ;
  input [17:0]Q;
  input i_clk;
  input [7:0]single_port_bram_reg_7_7_0;
  input [15:0]ADDRARDADDR;
  input [15:0]single_port_bram_reg_6_6_0;
  input wea2_fsm;
  input write_enable_output_bram;
  input read_enable_output_bram;

  wire [15:0]ADDRARDADDR;
  wire [17:0]Q;
  wire [7:0]data_out_reg;
  wire [7:0]\data_out_reg[7]_0 ;
  wire i_clk;
  wire read_enable_output_bram;
  wire single_port_bram_reg_0_0_i_1__0_n_0;
  wire single_port_bram_reg_0_0_i_2__0_n_0;
  wire single_port_bram_reg_0_0_n_0;
  wire single_port_bram_reg_0_1_i_1__0_n_0;
  wire single_port_bram_reg_0_1_n_0;
  wire single_port_bram_reg_0_2_n_0;
  wire single_port_bram_reg_0_3_n_0;
  wire single_port_bram_reg_0_4_n_0;
  wire single_port_bram_reg_0_5_i_1__0_n_0;
  wire single_port_bram_reg_0_5_n_0;
  wire single_port_bram_reg_0_6_i_1__0_n_0;
  wire single_port_bram_reg_0_6_n_0;
  wire single_port_bram_reg_0_7_n_0;
  wire single_port_bram_reg_1_0_n_35;
  wire single_port_bram_reg_1_1_n_35;
  wire single_port_bram_reg_1_2_i_1__0_n_0;
  wire single_port_bram_reg_1_2_n_35;
  wire single_port_bram_reg_1_3_i_1__0_n_0;
  wire single_port_bram_reg_1_3_n_35;
  wire single_port_bram_reg_1_4_n_35;
  wire single_port_bram_reg_1_5_n_35;
  wire single_port_bram_reg_1_6_n_35;
  wire single_port_bram_reg_1_7_i_1__0_n_0;
  wire single_port_bram_reg_1_7_n_35;
  wire single_port_bram_reg_2_0_i_1__0_n_0;
  wire single_port_bram_reg_2_0_i_2__0_n_0;
  wire single_port_bram_reg_2_0_n_0;
  wire single_port_bram_reg_2_1_i_1__0_n_0;
  wire single_port_bram_reg_2_1_n_0;
  wire single_port_bram_reg_2_2_n_0;
  wire single_port_bram_reg_2_3_n_0;
  wire single_port_bram_reg_2_4_n_0;
  wire single_port_bram_reg_2_5_i_1__0_n_0;
  wire single_port_bram_reg_2_5_n_0;
  wire single_port_bram_reg_2_6_i_1__0_n_0;
  wire single_port_bram_reg_2_6_n_0;
  wire single_port_bram_reg_2_7_n_0;
  wire single_port_bram_reg_3_0_n_35;
  wire single_port_bram_reg_3_1_n_35;
  wire single_port_bram_reg_3_2_i_1__0_n_0;
  wire single_port_bram_reg_3_2_n_35;
  wire single_port_bram_reg_3_3_i_1__0_n_0;
  wire single_port_bram_reg_3_3_n_35;
  wire single_port_bram_reg_3_4_n_35;
  wire single_port_bram_reg_3_5_n_35;
  wire single_port_bram_reg_3_6_n_35;
  wire single_port_bram_reg_3_7_i_1__0_n_0;
  wire single_port_bram_reg_3_7_n_35;
  wire single_port_bram_reg_4_0_i_1__0_n_0;
  wire single_port_bram_reg_4_0_i_2__0_n_0;
  wire single_port_bram_reg_4_0_n_0;
  wire single_port_bram_reg_4_1_i_1__0_n_0;
  wire single_port_bram_reg_4_1_n_0;
  wire single_port_bram_reg_4_2_n_0;
  wire single_port_bram_reg_4_3_n_0;
  wire single_port_bram_reg_4_4_n_0;
  wire single_port_bram_reg_4_5_i_1__0_n_0;
  wire single_port_bram_reg_4_5_n_0;
  wire single_port_bram_reg_4_6_i_1__0_n_0;
  wire single_port_bram_reg_4_6_n_0;
  wire single_port_bram_reg_4_7_n_0;
  wire single_port_bram_reg_5_0_n_35;
  wire single_port_bram_reg_5_1_n_35;
  wire single_port_bram_reg_5_2_i_1__0_n_0;
  wire single_port_bram_reg_5_2_n_35;
  wire single_port_bram_reg_5_3_i_1__0_n_0;
  wire single_port_bram_reg_5_3_n_35;
  wire single_port_bram_reg_5_4_n_35;
  wire single_port_bram_reg_5_5_n_35;
  wire single_port_bram_reg_5_6_n_35;
  wire single_port_bram_reg_5_7_i_1__0_n_0;
  wire single_port_bram_reg_5_7_n_35;
  wire single_port_bram_reg_6_0_i_1__0_n_0;
  wire single_port_bram_reg_6_0_i_2__0_n_0;
  wire single_port_bram_reg_6_0_n_0;
  wire single_port_bram_reg_6_1_i_1__0_n_0;
  wire single_port_bram_reg_6_1_n_0;
  wire single_port_bram_reg_6_2_n_0;
  wire single_port_bram_reg_6_3_n_0;
  wire single_port_bram_reg_6_4_n_0;
  wire single_port_bram_reg_6_5_i_1__0_n_0;
  wire single_port_bram_reg_6_5_n_0;
  wire [15:0]single_port_bram_reg_6_6_0;
  wire single_port_bram_reg_6_6_i_1__0_n_0;
  wire single_port_bram_reg_6_6_n_0;
  wire single_port_bram_reg_6_7_n_0;
  wire single_port_bram_reg_7_0_n_35;
  wire single_port_bram_reg_7_1_n_35;
  wire single_port_bram_reg_7_2_i_1__0_n_0;
  wire single_port_bram_reg_7_2_n_35;
  wire single_port_bram_reg_7_3_i_1__0_n_0;
  wire single_port_bram_reg_7_3_n_35;
  wire single_port_bram_reg_7_4_n_35;
  wire single_port_bram_reg_7_5_n_35;
  wire single_port_bram_reg_7_6_n_35;
  wire [7:0]single_port_bram_reg_7_7_0;
  wire single_port_bram_reg_7_7_i_1__0_n_0;
  wire single_port_bram_reg_7_7_n_35;
  wire single_port_bram_reg_mux_sel__7_n_0;
  wire single_port_bram_reg_mux_sel_n_0;
  wire wea2_fsm;
  wire write_enable_output_bram;
  wire NLW_single_port_bram_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_0_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_1_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_1_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_1_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_2_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_2_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_2_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_2_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_2_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_2_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_3_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_3_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_3_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_3_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_3_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_3_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_3_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_4_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_4_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_4_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_4_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_4_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_4_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_5_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_5_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_5_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_5_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_5_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_5_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_5_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_0_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_1_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_2_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_3_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_4_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_5_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_6_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_6_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_6_7_DIPADIP_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_6_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_6_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_6_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_6_7_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_0_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_0_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_1_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_1_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_2_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_2_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_3_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_3_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_4_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_4_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_5_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_5_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_6_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_6_RDADDRECC_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_DBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_single_port_bram_reg_7_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_single_port_bram_reg_7_7_DIPADIP_UNCONNECTED;
  wire [31:1]NLW_single_port_bram_reg_7_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_single_port_bram_reg_7_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_single_port_bram_reg_7_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_single_port_bram_reg_7_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_single_port_bram_reg_7_7_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_1__0 
       (.I0(single_port_bram_reg_7_0_n_35),
        .I1(single_port_bram_reg_5_0_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_0_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_0_n_35),
        .O(data_out_reg[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_1__0 
       (.I0(single_port_bram_reg_7_1_n_35),
        .I1(single_port_bram_reg_5_1_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_1_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_1_n_35),
        .O(data_out_reg[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_1__0 
       (.I0(single_port_bram_reg_7_2_n_35),
        .I1(single_port_bram_reg_5_2_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_2_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_2_n_35),
        .O(data_out_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_1__0 
       (.I0(single_port_bram_reg_7_3_n_35),
        .I1(single_port_bram_reg_5_3_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_3_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_3_n_35),
        .O(data_out_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_1__0 
       (.I0(single_port_bram_reg_7_4_n_35),
        .I1(single_port_bram_reg_5_4_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_4_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_4_n_35),
        .O(data_out_reg[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[5]_i_1__0 
       (.I0(single_port_bram_reg_7_5_n_35),
        .I1(single_port_bram_reg_5_5_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_5_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_5_n_35),
        .O(data_out_reg[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_1__0 
       (.I0(single_port_bram_reg_7_6_n_35),
        .I1(single_port_bram_reg_5_6_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_6_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_6_n_35),
        .O(data_out_reg[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_1 
       (.I0(single_port_bram_reg_7_7_n_35),
        .I1(single_port_bram_reg_5_7_n_35),
        .I2(single_port_bram_reg_mux_sel_n_0),
        .I3(single_port_bram_reg_3_7_n_35),
        .I4(single_port_bram_reg_mux_sel__7_n_0),
        .I5(single_port_bram_reg_1_7_n_35),
        .O(data_out_reg[7]));
  FDRE \data_out_reg[0] 
       (.C(i_clk),
        .CE(read_enable_output_bram),
        .D(data_out_reg[0]),
        .Q(\data_out_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(i_clk),
        .CE(read_enable_output_bram),
        .D(data_out_reg[1]),
        .Q(\data_out_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(i_clk),
        .CE(read_enable_output_bram),
        .D(data_out_reg[2]),
        .Q(\data_out_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(i_clk),
        .CE(read_enable_output_bram),
        .D(data_out_reg[3]),
        .Q(\data_out_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(i_clk),
        .CE(read_enable_output_bram),
        .D(data_out_reg[4]),
        .Q(\data_out_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(i_clk),
        .CE(read_enable_output_bram),
        .D(data_out_reg[5]),
        .Q(\data_out_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(i_clk),
        .CE(read_enable_output_bram),
        .D(data_out_reg[6]),
        .Q(\data_out_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(i_clk),
        .CE(read_enable_output_bram),
        .D(data_out_reg[7]),
        .Q(\data_out_reg[7]_0 [7]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_0_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_0_i_2__0_n_0,single_port_bram_reg_0_0_i_2__0_n_0,single_port_bram_reg_0_0_i_2__0_n_0,single_port_bram_reg_0_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    single_port_bram_reg_0_0_i_1__0
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(single_port_bram_reg_0_0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h000E)) 
    single_port_bram_reg_0_0_i_2__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_0_0_i_2__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_1_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_1_i_1__0_n_0,single_port_bram_reg_0_1_i_1__0_n_0,single_port_bram_reg_0_0_i_2__0_n_0,single_port_bram_reg_0_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h000E)) 
    single_port_bram_reg_0_1_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_0_1_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_2_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_1_i_1__0_n_0,single_port_bram_reg_0_1_i_1__0_n_0,single_port_bram_reg_0_1_i_1__0_n_0,single_port_bram_reg_0_1_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_3_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_2_i_1__0_n_0,single_port_bram_reg_1_2_i_1__0_n_0,single_port_bram_reg_1_2_i_1__0_n_0,single_port_bram_reg_1_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_4_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_3_i_1__0_n_0,single_port_bram_reg_1_3_i_1__0_n_0,single_port_bram_reg_1_3_i_1__0_n_0,single_port_bram_reg_1_3_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_5_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_5_i_1__0_n_0,single_port_bram_reg_0_5_i_1__0_n_0,single_port_bram_reg_0_5_i_1__0_n_0,single_port_bram_reg_0_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h000E)) 
    single_port_bram_reg_0_5_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_0_5_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_6_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_6_i_1__0_n_0,single_port_bram_reg_0_6_i_1__0_n_0,single_port_bram_reg_0_5_i_1__0_n_0,single_port_bram_reg_0_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h000E)) 
    single_port_bram_reg_0_6_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_0_6_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_0_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_0_7_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_6_i_1__0_n_0,single_port_bram_reg_0_6_i_1__0_n_0,single_port_bram_reg_0_6_i_1__0_n_0,single_port_bram_reg_0_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_0_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_0_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_0_i_2__0_n_0,single_port_bram_reg_0_0_i_2__0_n_0,single_port_bram_reg_0_0_i_2__0_n_0,single_port_bram_reg_0_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_1_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_1_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_1_i_1__0_n_0,single_port_bram_reg_0_1_i_1__0_n_0,single_port_bram_reg_0_1_i_1__0_n_0,single_port_bram_reg_0_1_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_2_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_2_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_2_i_1__0_n_0,single_port_bram_reg_1_2_i_1__0_n_0,single_port_bram_reg_1_2_i_1__0_n_0,single_port_bram_reg_1_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h000E)) 
    single_port_bram_reg_1_2_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_1_2_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_3_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_3_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_3_i_1__0_n_0,single_port_bram_reg_1_3_i_1__0_n_0,single_port_bram_reg_1_2_i_1__0_n_0,single_port_bram_reg_1_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h000E)) 
    single_port_bram_reg_1_3_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_1_3_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_4_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_4_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_3_i_1__0_n_0,single_port_bram_reg_1_3_i_1__0_n_0,single_port_bram_reg_1_3_i_1__0_n_0,single_port_bram_reg_1_3_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_5_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_5_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_5_i_1__0_n_0,single_port_bram_reg_0_5_i_1__0_n_0,single_port_bram_reg_0_5_i_1__0_n_0,single_port_bram_reg_0_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_6_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_6_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_0_6_i_1__0_n_0,single_port_bram_reg_0_6_i_1__0_n_0,single_port_bram_reg_0_6_i_1__0_n_0,single_port_bram_reg_0_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_1_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_0_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_1_7_DOADO_UNCONNECTED[31:1],single_port_bram_reg_1_7_n_35}),
        .DOBDO(NLW_single_port_bram_reg_1_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_0_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_1_7_i_1__0_n_0,single_port_bram_reg_1_7_i_1__0_n_0,single_port_bram_reg_1_7_i_1__0_n_0,single_port_bram_reg_1_7_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h000E)) 
    single_port_bram_reg_1_7_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_1_7_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_0_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_0_i_2__0_n_0,single_port_bram_reg_2_0_i_2__0_n_0,single_port_bram_reg_2_0_i_2__0_n_0,single_port_bram_reg_2_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    single_port_bram_reg_2_0_i_1__0
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(single_port_bram_reg_2_0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_2_0_i_2__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(single_port_bram_reg_2_0_i_2__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_1_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_1_i_1__0_n_0,single_port_bram_reg_2_1_i_1__0_n_0,single_port_bram_reg_2_0_i_2__0_n_0,single_port_bram_reg_2_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_2_1_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(single_port_bram_reg_2_1_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_2_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_1_i_1__0_n_0,single_port_bram_reg_2_1_i_1__0_n_0,single_port_bram_reg_2_1_i_1__0_n_0,single_port_bram_reg_2_1_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_3_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_2_i_1__0_n_0,single_port_bram_reg_3_2_i_1__0_n_0,single_port_bram_reg_3_2_i_1__0_n_0,single_port_bram_reg_3_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_4_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_3_i_1__0_n_0,single_port_bram_reg_3_3_i_1__0_n_0,single_port_bram_reg_3_3_i_1__0_n_0,single_port_bram_reg_3_3_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_5_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_5_i_1__0_n_0,single_port_bram_reg_2_5_i_1__0_n_0,single_port_bram_reg_2_5_i_1__0_n_0,single_port_bram_reg_2_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_2_5_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(single_port_bram_reg_2_5_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_6_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_6_i_1__0_n_0,single_port_bram_reg_2_6_i_1__0_n_0,single_port_bram_reg_2_5_i_1__0_n_0,single_port_bram_reg_2_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_2_6_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(single_port_bram_reg_2_6_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "65536" *) 
  (* ram_addr_end = "98303" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_2_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_2_7_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_2_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_2_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_2_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_2_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_2_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_2_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_2_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_2_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_2_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_2_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_2_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_2_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_6_i_1__0_n_0,single_port_bram_reg_2_6_i_1__0_n_0,single_port_bram_reg_2_6_i_1__0_n_0,single_port_bram_reg_2_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_0_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_0_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_0_i_2__0_n_0,single_port_bram_reg_2_0_i_2__0_n_0,single_port_bram_reg_2_0_i_2__0_n_0,single_port_bram_reg_2_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_1_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_1_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_1_i_1__0_n_0,single_port_bram_reg_2_1_i_1__0_n_0,single_port_bram_reg_2_1_i_1__0_n_0,single_port_bram_reg_2_1_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_2_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_2_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_2_i_1__0_n_0,single_port_bram_reg_3_2_i_1__0_n_0,single_port_bram_reg_3_2_i_1__0_n_0,single_port_bram_reg_3_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_3_2_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(single_port_bram_reg_3_2_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_3_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_3_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_3_i_1__0_n_0,single_port_bram_reg_3_3_i_1__0_n_0,single_port_bram_reg_3_2_i_1__0_n_0,single_port_bram_reg_3_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_3_3_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(single_port_bram_reg_3_3_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_4_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_4_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_3_i_1__0_n_0,single_port_bram_reg_3_3_i_1__0_n_0,single_port_bram_reg_3_3_i_1__0_n_0,single_port_bram_reg_3_3_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_5_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_5_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_5_i_1__0_n_0,single_port_bram_reg_2_5_i_1__0_n_0,single_port_bram_reg_2_5_i_1__0_n_0,single_port_bram_reg_2_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_6_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_6_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_2_6_i_1__0_n_0,single_port_bram_reg_2_6_i_1__0_n_0,single_port_bram_reg_2_6_i_1__0_n_0,single_port_bram_reg_2_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "98304" *) 
  (* ram_addr_end = "131071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_3_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_2_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_3_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_3_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_3_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_3_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_3_7_DOADO_UNCONNECTED[31:1],single_port_bram_reg_3_7_n_35}),
        .DOBDO(NLW_single_port_bram_reg_3_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_3_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_3_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_3_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_2_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_3_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_3_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_3_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_3_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_3_7_i_1__0_n_0,single_port_bram_reg_3_7_i_1__0_n_0,single_port_bram_reg_3_7_i_1__0_n_0,single_port_bram_reg_3_7_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_3_7_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(single_port_bram_reg_3_7_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_0_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_0_i_2__0_n_0,single_port_bram_reg_4_0_i_2__0_n_0,single_port_bram_reg_4_0_i_2__0_n_0,single_port_bram_reg_4_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    single_port_bram_reg_4_0_i_1__0
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(single_port_bram_reg_4_0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_4_0_i_2__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_4_0_i_2__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_1_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_1_i_1__0_n_0,single_port_bram_reg_4_1_i_1__0_n_0,single_port_bram_reg_4_0_i_2__0_n_0,single_port_bram_reg_4_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_4_1_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_4_1_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_2_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_1_i_1__0_n_0,single_port_bram_reg_4_1_i_1__0_n_0,single_port_bram_reg_4_1_i_1__0_n_0,single_port_bram_reg_4_1_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_3_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_2_i_1__0_n_0,single_port_bram_reg_5_2_i_1__0_n_0,single_port_bram_reg_5_2_i_1__0_n_0,single_port_bram_reg_5_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_4_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_3_i_1__0_n_0,single_port_bram_reg_5_3_i_1__0_n_0,single_port_bram_reg_5_3_i_1__0_n_0,single_port_bram_reg_5_3_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_5_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_5_i_1__0_n_0,single_port_bram_reg_4_5_i_1__0_n_0,single_port_bram_reg_4_5_i_1__0_n_0,single_port_bram_reg_4_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_4_5_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_4_5_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_6_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_6_i_1__0_n_0,single_port_bram_reg_4_6_i_1__0_n_0,single_port_bram_reg_4_5_i_1__0_n_0,single_port_bram_reg_4_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_4_6_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_4_6_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "131072" *) 
  (* ram_addr_end = "163839" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_4_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_4_7_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_4_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_4_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_4_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_4_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_4_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_4_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_4_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_4_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_4_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_4_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_4_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_4_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_6_i_1__0_n_0,single_port_bram_reg_4_6_i_1__0_n_0,single_port_bram_reg_4_6_i_1__0_n_0,single_port_bram_reg_4_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_0_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_0_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_0_i_2__0_n_0,single_port_bram_reg_4_0_i_2__0_n_0,single_port_bram_reg_4_0_i_2__0_n_0,single_port_bram_reg_4_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_1_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_1_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_1_i_1__0_n_0,single_port_bram_reg_4_1_i_1__0_n_0,single_port_bram_reg_4_1_i_1__0_n_0,single_port_bram_reg_4_1_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_2_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_2_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_2_i_1__0_n_0,single_port_bram_reg_5_2_i_1__0_n_0,single_port_bram_reg_5_2_i_1__0_n_0,single_port_bram_reg_5_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_5_2_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_5_2_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_3_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_3_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_3_i_1__0_n_0,single_port_bram_reg_5_3_i_1__0_n_0,single_port_bram_reg_5_2_i_1__0_n_0,single_port_bram_reg_5_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_5_3_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_5_3_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_4_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_4_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_3_i_1__0_n_0,single_port_bram_reg_5_3_i_1__0_n_0,single_port_bram_reg_5_3_i_1__0_n_0,single_port_bram_reg_5_3_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_5_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_5_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_5_i_1__0_n_0,single_port_bram_reg_4_5_i_1__0_n_0,single_port_bram_reg_4_5_i_1__0_n_0,single_port_bram_reg_4_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_6_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_6_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_4_6_i_1__0_n_0,single_port_bram_reg_4_6_i_1__0_n_0,single_port_bram_reg_4_6_i_1__0_n_0,single_port_bram_reg_4_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "163840" *) 
  (* ram_addr_end = "196607" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_5_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_4_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_5_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_5_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_5_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_5_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_5_7_DOADO_UNCONNECTED[31:1],single_port_bram_reg_5_7_n_35}),
        .DOBDO(NLW_single_port_bram_reg_5_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_5_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_5_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_5_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_4_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_5_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_5_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_5_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_5_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_5_7_i_1__0_n_0,single_port_bram_reg_5_7_i_1__0_n_0,single_port_bram_reg_5_7_i_1__0_n_0,single_port_bram_reg_5_7_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0E00)) 
    single_port_bram_reg_5_7_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_5_7_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_0_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_0_i_2__0_n_0,single_port_bram_reg_6_0_i_2__0_n_0,single_port_bram_reg_6_0_i_2__0_n_0,single_port_bram_reg_6_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    single_port_bram_reg_6_0_i_1__0
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(single_port_bram_reg_6_0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE000)) 
    single_port_bram_reg_6_0_i_2__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_6_0_i_2__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_1_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_1_i_1__0_n_0,single_port_bram_reg_6_1_i_1__0_n_0,single_port_bram_reg_6_0_i_2__0_n_0,single_port_bram_reg_6_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hE000)) 
    single_port_bram_reg_6_1_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_6_1_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_2_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_1_i_1__0_n_0,single_port_bram_reg_6_1_i_1__0_n_0,single_port_bram_reg_6_1_i_1__0_n_0,single_port_bram_reg_6_1_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_3_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_2_i_1__0_n_0,single_port_bram_reg_7_2_i_1__0_n_0,single_port_bram_reg_7_2_i_1__0_n_0,single_port_bram_reg_7_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_4_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_3_i_1__0_n_0,single_port_bram_reg_7_3_i_1__0_n_0,single_port_bram_reg_7_3_i_1__0_n_0,single_port_bram_reg_7_3_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_5_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_5_i_1__0_n_0,single_port_bram_reg_6_5_i_1__0_n_0,single_port_bram_reg_6_5_i_1__0_n_0,single_port_bram_reg_6_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hE000)) 
    single_port_bram_reg_6_5_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_6_5_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_6_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_6_i_1__0_n_0,single_port_bram_reg_6_6_i_1__0_n_0,single_port_bram_reg_6_5_i_1__0_n_0,single_port_bram_reg_6_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hE000)) 
    single_port_bram_reg_6_6_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_6_6_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "196608" *) 
  (* ram_addr_end = "229375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_6_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(single_port_bram_reg_6_7_n_0),
        .CASCADEOUTB(NLW_single_port_bram_reg_6_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_6_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_6_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_single_port_bram_reg_6_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_single_port_bram_reg_6_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_6_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_6_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_6_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_6_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_6_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_6_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_6_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_6_i_1__0_n_0,single_port_bram_reg_6_6_i_1__0_n_0,single_port_bram_reg_6_6_i_1__0_n_0,single_port_bram_reg_6_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_0
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_0_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_0_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_0_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_0_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_0_i_2__0_n_0,single_port_bram_reg_6_0_i_2__0_n_0,single_port_bram_reg_6_0_i_2__0_n_0,single_port_bram_reg_6_0_i_2__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_1
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_1_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_1_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_1_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_1_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_1_i_1__0_n_0,single_port_bram_reg_6_1_i_1__0_n_0,single_port_bram_reg_6_1_i_1__0_n_0,single_port_bram_reg_6_1_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_2
       (.ADDRARDADDR(Q[15:0]),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_2_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_2_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_2_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_2_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_2_i_1__0_n_0,single_port_bram_reg_7_2_i_1__0_n_0,single_port_bram_reg_7_2_i_1__0_n_0,single_port_bram_reg_7_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hE000)) 
    single_port_bram_reg_7_2_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_7_2_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_3
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_3_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_3_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_3_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_3_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_3_i_1__0_n_0,single_port_bram_reg_7_3_i_1__0_n_0,single_port_bram_reg_7_2_i_1__0_n_0,single_port_bram_reg_7_2_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hE000)) 
    single_port_bram_reg_7_3_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_7_3_i_1__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_4
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_4_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_4_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_4_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_4_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_3_i_1__0_n_0,single_port_bram_reg_7_3_i_1__0_n_0,single_port_bram_reg_7_3_i_1__0_n_0,single_port_bram_reg_7_3_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_5
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_5_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_5_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_5_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_5_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_5_i_1__0_n_0,single_port_bram_reg_6_5_i_1__0_n_0,single_port_bram_reg_6_5_i_1__0_n_0,single_port_bram_reg_6_5_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_6
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_6_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_6_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_6_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_6_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_6_6_i_1__0_n_0,single_port_bram_reg_6_6_i_1__0_n_0,single_port_bram_reg_6_6_i_1__0_n_0,single_port_bram_reg_6_6_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920008" *) 
  (* RTL_RAM_NAME = "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "229376" *) 
  (* ram_addr_end = "262143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    single_port_bram_reg_7_7
       (.ADDRARDADDR(single_port_bram_reg_6_6_0),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(single_port_bram_reg_6_7_n_0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_single_port_bram_reg_7_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_single_port_bram_reg_7_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(i_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_single_port_bram_reg_7_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,single_port_bram_reg_7_7_0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_single_port_bram_reg_7_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_single_port_bram_reg_7_7_DOADO_UNCONNECTED[31:1],single_port_bram_reg_7_7_n_35}),
        .DOBDO(NLW_single_port_bram_reg_7_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_single_port_bram_reg_7_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_single_port_bram_reg_7_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_single_port_bram_reg_7_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(single_port_bram_reg_6_0_i_1__0_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_single_port_bram_reg_7_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_single_port_bram_reg_7_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_single_port_bram_reg_7_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_single_port_bram_reg_7_7_SBITERR_UNCONNECTED),
        .WEA({single_port_bram_reg_7_7_i_1__0_n_0,single_port_bram_reg_7_7_i_1__0_n_0,single_port_bram_reg_7_7_i_1__0_n_0,single_port_bram_reg_7_7_i_1__0_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hE000)) 
    single_port_bram_reg_7_7_i_1__0
       (.I0(wea2_fsm),
        .I1(write_enable_output_bram),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(single_port_bram_reg_7_7_i_1__0_n_0));
  FDRE single_port_bram_reg_mux_sel
       (.C(i_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(single_port_bram_reg_mux_sel_n_0),
        .R(1'b0));
  FDRE single_port_bram_reg_mux_sel__7
       (.C(i_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(single_port_bram_reg_mux_sel__7_n_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inversion_filter
   (inv_done,
    D,
    \addr0_reg[17]_0 ,
    \output_a_reg[17]_0 ,
    \addr0_reg[15]_0 ,
    \addr0_reg[15]_1 ,
    \addr0_reg[14]_0 ,
    \addr0_reg[14]_1 ,
    \addr0_reg[13]_0 ,
    \addr0_reg[13]_1 ,
    \addr0_reg[12]_0 ,
    \addr0_reg[12]_1 ,
    \addr0_reg[11]_0 ,
    \addr0_reg[11]_1 ,
    \addr0_reg[10]_0 ,
    \addr0_reg[10]_1 ,
    \addr0_reg[9]_0 ,
    \addr0_reg[9]_1 ,
    \addr0_reg[8]_0 ,
    \addr0_reg[8]_1 ,
    \addr0_reg[7]_0 ,
    \addr0_reg[7]_1 ,
    \addr0_reg[6]_0 ,
    \addr0_reg[6]_1 ,
    \addr0_reg[5]_0 ,
    \addr0_reg[5]_1 ,
    \addr0_reg[4]_0 ,
    \addr0_reg[4]_1 ,
    \addr0_reg[3]_0 ,
    \addr0_reg[3]_1 ,
    \addr0_reg[2]_0 ,
    \addr0_reg[2]_1 ,
    \addr0_reg[1]_0 ,
    \addr0_reg[1]_1 ,
    \addr0_reg[0]_0 ,
    \addr0_reg[0]_1 ,
    \output_a_reg[15]_0 ,
    \output_a_reg[15]_1 ,
    \output_a_reg[14]_0 ,
    \output_a_reg[14]_1 ,
    \output_a_reg[13]_0 ,
    \output_a_reg[13]_1 ,
    \output_a_reg[12]_0 ,
    \output_a_reg[12]_1 ,
    \output_a_reg[11]_0 ,
    \output_a_reg[11]_1 ,
    \output_a_reg[10]_0 ,
    \output_a_reg[10]_1 ,
    \output_a_reg[9]_0 ,
    \output_a_reg[9]_1 ,
    \output_a_reg[8]_0 ,
    \output_a_reg[8]_1 ,
    \output_a_reg[7]_0 ,
    \output_a_reg[7]_1 ,
    \output_a_reg[6]_0 ,
    \output_a_reg[6]_1 ,
    \output_a_reg[5]_0 ,
    \output_a_reg[5]_1 ,
    \output_a_reg[4]_0 ,
    \output_a_reg[4]_1 ,
    \output_a_reg[3]_0 ,
    \output_a_reg[3]_1 ,
    \output_a_reg[2]_0 ,
    \output_a_reg[2]_1 ,
    \output_a_reg[1]_0 ,
    \output_a_reg[1]_1 ,
    \output_a_reg[0]_0 ,
    \output_a_reg[0]_1 ,
    i_clk,
    i_reset,
    \countH_reg[0]_0 ,
    single_port_bram_reg_7_7,
    p_1_in__1,
    p_1_in__0,
    p_1_in__0__0,
    \pixel_result_reg[7]_0 );
  output inv_done;
  output [7:0]D;
  output [17:0]\addr0_reg[17]_0 ;
  output [17:0]\output_a_reg[17]_0 ;
  output \addr0_reg[15]_0 ;
  output \addr0_reg[15]_1 ;
  output \addr0_reg[14]_0 ;
  output \addr0_reg[14]_1 ;
  output \addr0_reg[13]_0 ;
  output \addr0_reg[13]_1 ;
  output \addr0_reg[12]_0 ;
  output \addr0_reg[12]_1 ;
  output \addr0_reg[11]_0 ;
  output \addr0_reg[11]_1 ;
  output \addr0_reg[10]_0 ;
  output \addr0_reg[10]_1 ;
  output \addr0_reg[9]_0 ;
  output \addr0_reg[9]_1 ;
  output \addr0_reg[8]_0 ;
  output \addr0_reg[8]_1 ;
  output \addr0_reg[7]_0 ;
  output \addr0_reg[7]_1 ;
  output \addr0_reg[6]_0 ;
  output \addr0_reg[6]_1 ;
  output \addr0_reg[5]_0 ;
  output \addr0_reg[5]_1 ;
  output \addr0_reg[4]_0 ;
  output \addr0_reg[4]_1 ;
  output \addr0_reg[3]_0 ;
  output \addr0_reg[3]_1 ;
  output \addr0_reg[2]_0 ;
  output \addr0_reg[2]_1 ;
  output \addr0_reg[1]_0 ;
  output \addr0_reg[1]_1 ;
  output \addr0_reg[0]_0 ;
  output \addr0_reg[0]_1 ;
  output \output_a_reg[15]_0 ;
  output \output_a_reg[15]_1 ;
  output \output_a_reg[14]_0 ;
  output \output_a_reg[14]_1 ;
  output \output_a_reg[13]_0 ;
  output \output_a_reg[13]_1 ;
  output \output_a_reg[12]_0 ;
  output \output_a_reg[12]_1 ;
  output \output_a_reg[11]_0 ;
  output \output_a_reg[11]_1 ;
  output \output_a_reg[10]_0 ;
  output \output_a_reg[10]_1 ;
  output \output_a_reg[9]_0 ;
  output \output_a_reg[9]_1 ;
  output \output_a_reg[8]_0 ;
  output \output_a_reg[8]_1 ;
  output \output_a_reg[7]_0 ;
  output \output_a_reg[7]_1 ;
  output \output_a_reg[6]_0 ;
  output \output_a_reg[6]_1 ;
  output \output_a_reg[5]_0 ;
  output \output_a_reg[5]_1 ;
  output \output_a_reg[4]_0 ;
  output \output_a_reg[4]_1 ;
  output \output_a_reg[3]_0 ;
  output \output_a_reg[3]_1 ;
  output \output_a_reg[2]_0 ;
  output \output_a_reg[2]_1 ;
  output \output_a_reg[1]_0 ;
  output \output_a_reg[1]_1 ;
  output \output_a_reg[0]_0 ;
  output \output_a_reg[0]_1 ;
  input i_clk;
  input i_reset;
  input \countH_reg[0]_0 ;
  input single_port_bram_reg_7_7;
  input [7:0]p_1_in__1;
  input [17:0]p_1_in__0;
  input [17:0]p_1_in__0__0;
  input [7:0]\pixel_result_reg[7]_0 ;

  wire [7:0]D;
  wire addr00_carry__0_i_1__1_n_0;
  wire addr00_carry__0_n_0;
  wire addr00_carry__0_n_1;
  wire addr00_carry__0_n_2;
  wire addr00_carry__0_n_3;
  wire addr00_carry__0_n_4;
  wire addr00_carry__0_n_5;
  wire addr00_carry__0_n_6;
  wire addr00_carry__0_n_7;
  wire addr00_carry__1_i_1__1_n_0;
  wire addr00_carry__1_n_0;
  wire addr00_carry__1_n_1;
  wire addr00_carry__1_n_2;
  wire addr00_carry__1_n_3;
  wire addr00_carry__1_n_4;
  wire addr00_carry__1_n_5;
  wire addr00_carry__1_n_6;
  wire addr00_carry__1_n_7;
  wire addr00_carry__2_n_0;
  wire addr00_carry__2_n_1;
  wire addr00_carry__2_n_2;
  wire addr00_carry__2_n_3;
  wire addr00_carry__2_n_4;
  wire addr00_carry__2_n_5;
  wire addr00_carry__2_n_6;
  wire addr00_carry__2_n_7;
  wire addr00_carry__3_n_7;
  wire addr00_carry_i_1__0_n_0;
  wire addr00_carry_i_2__0_n_0;
  wire addr00_carry_i_3__0_n_0;
  wire addr00_carry_n_0;
  wire addr00_carry_n_1;
  wire addr00_carry_n_2;
  wire addr00_carry_n_3;
  wire addr00_carry_n_4;
  wire addr00_carry_n_5;
  wire addr00_carry_n_6;
  wire addr00_carry_n_7;
  wire \addr0_reg[0]_0 ;
  wire \addr0_reg[0]_1 ;
  wire \addr0_reg[10]_0 ;
  wire \addr0_reg[10]_1 ;
  wire \addr0_reg[11]_0 ;
  wire \addr0_reg[11]_1 ;
  wire \addr0_reg[12]_0 ;
  wire \addr0_reg[12]_1 ;
  wire \addr0_reg[13]_0 ;
  wire \addr0_reg[13]_1 ;
  wire \addr0_reg[14]_0 ;
  wire \addr0_reg[14]_1 ;
  wire \addr0_reg[15]_0 ;
  wire \addr0_reg[15]_1 ;
  wire [17:0]\addr0_reg[17]_0 ;
  wire \addr0_reg[1]_0 ;
  wire \addr0_reg[1]_1 ;
  wire \addr0_reg[2]_0 ;
  wire \addr0_reg[2]_1 ;
  wire \addr0_reg[3]_0 ;
  wire \addr0_reg[3]_1 ;
  wire \addr0_reg[4]_0 ;
  wire \addr0_reg[4]_1 ;
  wire \addr0_reg[5]_0 ;
  wire \addr0_reg[5]_1 ;
  wire \addr0_reg[6]_0 ;
  wire \addr0_reg[6]_1 ;
  wire \addr0_reg[7]_0 ;
  wire \addr0_reg[7]_1 ;
  wire \addr0_reg[8]_0 ;
  wire \addr0_reg[8]_1 ;
  wire \addr0_reg[9]_0 ;
  wire \addr0_reg[9]_1 ;
  wire \addr0_reg_n_0_[0] ;
  wire \addr0_reg_n_0_[10] ;
  wire \addr0_reg_n_0_[11] ;
  wire \addr0_reg_n_0_[12] ;
  wire \addr0_reg_n_0_[13] ;
  wire \addr0_reg_n_0_[14] ;
  wire \addr0_reg_n_0_[15] ;
  wire \addr0_reg_n_0_[16] ;
  wire \addr0_reg_n_0_[17] ;
  wire \addr0_reg_n_0_[1] ;
  wire \addr0_reg_n_0_[2] ;
  wire \addr0_reg_n_0_[3] ;
  wire \addr0_reg_n_0_[4] ;
  wire \addr0_reg_n_0_[5] ;
  wire \addr0_reg_n_0_[6] ;
  wire \addr0_reg_n_0_[7] ;
  wire \addr0_reg_n_0_[8] ;
  wire \addr0_reg_n_0_[9] ;
  wire \countH[0]_i_1__2_n_0 ;
  wire \countH[0]_i_3__2_n_0 ;
  wire [31:2]countH_reg;
  wire \countH_reg[0]_0 ;
  wire \countH_reg[0]_i_2__2_n_0 ;
  wire \countH_reg[0]_i_2__2_n_1 ;
  wire \countH_reg[0]_i_2__2_n_2 ;
  wire \countH_reg[0]_i_2__2_n_3 ;
  wire \countH_reg[0]_i_2__2_n_4 ;
  wire \countH_reg[0]_i_2__2_n_5 ;
  wire \countH_reg[0]_i_2__2_n_6 ;
  wire \countH_reg[0]_i_2__2_n_7 ;
  wire \countH_reg[12]_i_1__2_n_0 ;
  wire \countH_reg[12]_i_1__2_n_1 ;
  wire \countH_reg[12]_i_1__2_n_2 ;
  wire \countH_reg[12]_i_1__2_n_3 ;
  wire \countH_reg[12]_i_1__2_n_4 ;
  wire \countH_reg[12]_i_1__2_n_5 ;
  wire \countH_reg[12]_i_1__2_n_6 ;
  wire \countH_reg[12]_i_1__2_n_7 ;
  wire \countH_reg[16]_i_1__2_n_0 ;
  wire \countH_reg[16]_i_1__2_n_1 ;
  wire \countH_reg[16]_i_1__2_n_2 ;
  wire \countH_reg[16]_i_1__2_n_3 ;
  wire \countH_reg[16]_i_1__2_n_4 ;
  wire \countH_reg[16]_i_1__2_n_5 ;
  wire \countH_reg[16]_i_1__2_n_6 ;
  wire \countH_reg[16]_i_1__2_n_7 ;
  wire \countH_reg[20]_i_1__2_n_0 ;
  wire \countH_reg[20]_i_1__2_n_1 ;
  wire \countH_reg[20]_i_1__2_n_2 ;
  wire \countH_reg[20]_i_1__2_n_3 ;
  wire \countH_reg[20]_i_1__2_n_4 ;
  wire \countH_reg[20]_i_1__2_n_5 ;
  wire \countH_reg[20]_i_1__2_n_6 ;
  wire \countH_reg[20]_i_1__2_n_7 ;
  wire \countH_reg[24]_i_1__2_n_0 ;
  wire \countH_reg[24]_i_1__2_n_1 ;
  wire \countH_reg[24]_i_1__2_n_2 ;
  wire \countH_reg[24]_i_1__2_n_3 ;
  wire \countH_reg[24]_i_1__2_n_4 ;
  wire \countH_reg[24]_i_1__2_n_5 ;
  wire \countH_reg[24]_i_1__2_n_6 ;
  wire \countH_reg[24]_i_1__2_n_7 ;
  wire \countH_reg[28]_i_1__2_n_1 ;
  wire \countH_reg[28]_i_1__2_n_2 ;
  wire \countH_reg[28]_i_1__2_n_3 ;
  wire \countH_reg[28]_i_1__2_n_4 ;
  wire \countH_reg[28]_i_1__2_n_5 ;
  wire \countH_reg[28]_i_1__2_n_6 ;
  wire \countH_reg[28]_i_1__2_n_7 ;
  wire \countH_reg[4]_i_1__2_n_0 ;
  wire \countH_reg[4]_i_1__2_n_1 ;
  wire \countH_reg[4]_i_1__2_n_2 ;
  wire \countH_reg[4]_i_1__2_n_3 ;
  wire \countH_reg[4]_i_1__2_n_4 ;
  wire \countH_reg[4]_i_1__2_n_5 ;
  wire \countH_reg[4]_i_1__2_n_6 ;
  wire \countH_reg[4]_i_1__2_n_7 ;
  wire \countH_reg[8]_i_1__2_n_0 ;
  wire \countH_reg[8]_i_1__2_n_1 ;
  wire \countH_reg[8]_i_1__2_n_2 ;
  wire \countH_reg[8]_i_1__2_n_3 ;
  wire \countH_reg[8]_i_1__2_n_4 ;
  wire \countH_reg[8]_i_1__2_n_5 ;
  wire \countH_reg[8]_i_1__2_n_6 ;
  wire \countH_reg[8]_i_1__2_n_7 ;
  wire \countH_reg_n_0_[0] ;
  wire \countH_reg_n_0_[1] ;
  wire countP0__12;
  wire countP0_carry__0_i_1__0_n_0;
  wire countP0_carry__0_i_2__0_n_0;
  wire countP0_carry__0_i_3__0_n_0;
  wire countP0_carry__0_i_4__0_n_0;
  wire countP0_carry__0_i_5__0_n_0;
  wire countP0_carry__0_i_6__0_n_0;
  wire countP0_carry__0_n_0;
  wire countP0_carry__0_n_1;
  wire countP0_carry__0_n_2;
  wire countP0_carry__0_n_3;
  wire countP0_carry__1_i_1__0_n_0;
  wire countP0_carry__1_i_2__0_n_0;
  wire countP0_carry__1_i_3__0_n_0;
  wire countP0_carry__1_i_4__0_n_0;
  wire countP0_carry__1_n_0;
  wire countP0_carry__1_n_1;
  wire countP0_carry__1_n_2;
  wire countP0_carry__1_n_3;
  wire countP0_carry__2_i_1__0_n_0;
  wire countP0_carry_i_1__0_n_0;
  wire countP0_carry_i_2__0_n_0;
  wire countP0_carry_i_3__0_n_0;
  wire countP0_carry_i_4__0_n_0;
  wire countP0_carry_i_5__0_n_0;
  wire countP0_carry_i_6__0_n_0;
  wire countP0_carry_i_7__0_n_0;
  wire countP0_carry_i_8__0_n_0;
  wire countP0_carry_n_0;
  wire countP0_carry_n_1;
  wire countP0_carry_n_2;
  wire countP0_carry_n_3;
  wire countP1_carry__0_i_1__2_n_0;
  wire countP1_carry__0_i_2__2_n_0;
  wire countP1_carry__0_i_3__2_n_0;
  wire countP1_carry__0_i_4__2_n_0;
  wire countP1_carry__0_n_0;
  wire countP1_carry__0_n_1;
  wire countP1_carry__0_n_2;
  wire countP1_carry__0_n_3;
  wire countP1_carry__1_i_1__2_n_0;
  wire countP1_carry__1_i_2__2_n_0;
  wire countP1_carry__1_i_3__2_n_0;
  wire countP1_carry__1_i_4__2_n_0;
  wire countP1_carry__1_n_0;
  wire countP1_carry__1_n_1;
  wire countP1_carry__1_n_2;
  wire countP1_carry__1_n_3;
  wire countP1_carry__2_i_1__2_n_0;
  wire countP1_carry__2_i_2__2_n_0;
  wire countP1_carry__2_i_3__2_n_0;
  wire countP1_carry__2_n_1;
  wire countP1_carry__2_n_2;
  wire countP1_carry__2_n_3;
  wire countP1_carry_i_1__2_n_0;
  wire countP1_carry_i_2__2_n_0;
  wire countP1_carry_i_3__2_n_0;
  wire countP1_carry_i_4__2_n_0;
  wire countP1_carry_i_5__2_n_0;
  wire countP1_carry_i_6__2_n_0;
  wire countP1_carry_i_7__2_n_0;
  wire countP1_carry_i_8__2_n_0;
  wire countP1_carry_n_0;
  wire countP1_carry_n_1;
  wire countP1_carry_n_2;
  wire countP1_carry_n_3;
  wire \countP[0]_i_2__2_n_0 ;
  wire \countP[0]_i_3__2_n_0 ;
  wire [0:0]countP_reg;
  wire \countP_reg[0]_i_1__2_n_0 ;
  wire \countP_reg[0]_i_1__2_n_1 ;
  wire \countP_reg[0]_i_1__2_n_2 ;
  wire \countP_reg[0]_i_1__2_n_3 ;
  wire \countP_reg[0]_i_1__2_n_4 ;
  wire \countP_reg[0]_i_1__2_n_5 ;
  wire \countP_reg[0]_i_1__2_n_6 ;
  wire \countP_reg[0]_i_1__2_n_7 ;
  wire \countP_reg[12]_i_1__2_n_0 ;
  wire \countP_reg[12]_i_1__2_n_1 ;
  wire \countP_reg[12]_i_1__2_n_2 ;
  wire \countP_reg[12]_i_1__2_n_3 ;
  wire \countP_reg[12]_i_1__2_n_4 ;
  wire \countP_reg[12]_i_1__2_n_5 ;
  wire \countP_reg[12]_i_1__2_n_6 ;
  wire \countP_reg[12]_i_1__2_n_7 ;
  wire \countP_reg[16]_i_1__2_n_0 ;
  wire \countP_reg[16]_i_1__2_n_1 ;
  wire \countP_reg[16]_i_1__2_n_2 ;
  wire \countP_reg[16]_i_1__2_n_3 ;
  wire \countP_reg[16]_i_1__2_n_4 ;
  wire \countP_reg[16]_i_1__2_n_5 ;
  wire \countP_reg[16]_i_1__2_n_6 ;
  wire \countP_reg[16]_i_1__2_n_7 ;
  wire \countP_reg[20]_i_1__2_n_0 ;
  wire \countP_reg[20]_i_1__2_n_1 ;
  wire \countP_reg[20]_i_1__2_n_2 ;
  wire \countP_reg[20]_i_1__2_n_3 ;
  wire \countP_reg[20]_i_1__2_n_4 ;
  wire \countP_reg[20]_i_1__2_n_5 ;
  wire \countP_reg[20]_i_1__2_n_6 ;
  wire \countP_reg[20]_i_1__2_n_7 ;
  wire \countP_reg[24]_i_1__2_n_0 ;
  wire \countP_reg[24]_i_1__2_n_1 ;
  wire \countP_reg[24]_i_1__2_n_2 ;
  wire \countP_reg[24]_i_1__2_n_3 ;
  wire \countP_reg[24]_i_1__2_n_4 ;
  wire \countP_reg[24]_i_1__2_n_5 ;
  wire \countP_reg[24]_i_1__2_n_6 ;
  wire \countP_reg[24]_i_1__2_n_7 ;
  wire \countP_reg[28]_i_1__2_n_1 ;
  wire \countP_reg[28]_i_1__2_n_2 ;
  wire \countP_reg[28]_i_1__2_n_3 ;
  wire \countP_reg[28]_i_1__2_n_4 ;
  wire \countP_reg[28]_i_1__2_n_5 ;
  wire \countP_reg[28]_i_1__2_n_6 ;
  wire \countP_reg[28]_i_1__2_n_7 ;
  wire \countP_reg[4]_i_1__2_n_0 ;
  wire \countP_reg[4]_i_1__2_n_1 ;
  wire \countP_reg[4]_i_1__2_n_2 ;
  wire \countP_reg[4]_i_1__2_n_3 ;
  wire \countP_reg[4]_i_1__2_n_4 ;
  wire \countP_reg[4]_i_1__2_n_5 ;
  wire \countP_reg[4]_i_1__2_n_6 ;
  wire \countP_reg[4]_i_1__2_n_7 ;
  wire \countP_reg[8]_i_1__2_n_0 ;
  wire \countP_reg[8]_i_1__2_n_1 ;
  wire \countP_reg[8]_i_1__2_n_2 ;
  wire \countP_reg[8]_i_1__2_n_3 ;
  wire \countP_reg[8]_i_1__2_n_4 ;
  wire \countP_reg[8]_i_1__2_n_5 ;
  wire \countP_reg[8]_i_1__2_n_6 ;
  wire \countP_reg[8]_i_1__2_n_7 ;
  wire [31:1]countP_reg__0;
  wire \countU[0]_i_2__2_n_0 ;
  wire [17:0]countU_reg;
  wire \countU_reg[0]_i_1__2_n_0 ;
  wire \countU_reg[0]_i_1__2_n_1 ;
  wire \countU_reg[0]_i_1__2_n_2 ;
  wire \countU_reg[0]_i_1__2_n_3 ;
  wire \countU_reg[0]_i_1__2_n_4 ;
  wire \countU_reg[0]_i_1__2_n_5 ;
  wire \countU_reg[0]_i_1__2_n_6 ;
  wire \countU_reg[0]_i_1__2_n_7 ;
  wire \countU_reg[12]_i_1__2_n_0 ;
  wire \countU_reg[12]_i_1__2_n_1 ;
  wire \countU_reg[12]_i_1__2_n_2 ;
  wire \countU_reg[12]_i_1__2_n_3 ;
  wire \countU_reg[12]_i_1__2_n_4 ;
  wire \countU_reg[12]_i_1__2_n_5 ;
  wire \countU_reg[12]_i_1__2_n_6 ;
  wire \countU_reg[12]_i_1__2_n_7 ;
  wire \countU_reg[16]_i_1__2_n_3 ;
  wire \countU_reg[16]_i_1__2_n_6 ;
  wire \countU_reg[16]_i_1__2_n_7 ;
  wire \countU_reg[4]_i_1__2_n_0 ;
  wire \countU_reg[4]_i_1__2_n_1 ;
  wire \countU_reg[4]_i_1__2_n_2 ;
  wire \countU_reg[4]_i_1__2_n_3 ;
  wire \countU_reg[4]_i_1__2_n_4 ;
  wire \countU_reg[4]_i_1__2_n_5 ;
  wire \countU_reg[4]_i_1__2_n_6 ;
  wire \countU_reg[4]_i_1__2_n_7 ;
  wire \countU_reg[8]_i_1__2_n_0 ;
  wire \countU_reg[8]_i_1__2_n_1 ;
  wire \countU_reg[8]_i_1__2_n_2 ;
  wire \countU_reg[8]_i_1__2_n_3 ;
  wire \countU_reg[8]_i_1__2_n_4 ;
  wire \countU_reg[8]_i_1__2_n_5 ;
  wire \countU_reg[8]_i_1__2_n_6 ;
  wire \countU_reg[8]_i_1__2_n_7 ;
  wire done_i_1__2_n_0;
  wire i_clk;
  wire i_reset;
  wire inv_done;
  wire \output_a[17]_i_1__2_n_0 ;
  wire \output_a_reg[0]_0 ;
  wire \output_a_reg[0]_1 ;
  wire \output_a_reg[10]_0 ;
  wire \output_a_reg[10]_1 ;
  wire \output_a_reg[11]_0 ;
  wire \output_a_reg[11]_1 ;
  wire \output_a_reg[12]_0 ;
  wire \output_a_reg[12]_1 ;
  wire \output_a_reg[13]_0 ;
  wire \output_a_reg[13]_1 ;
  wire \output_a_reg[14]_0 ;
  wire \output_a_reg[14]_1 ;
  wire \output_a_reg[15]_0 ;
  wire \output_a_reg[15]_1 ;
  wire [17:0]\output_a_reg[17]_0 ;
  wire \output_a_reg[1]_0 ;
  wire \output_a_reg[1]_1 ;
  wire \output_a_reg[2]_0 ;
  wire \output_a_reg[2]_1 ;
  wire \output_a_reg[3]_0 ;
  wire \output_a_reg[3]_1 ;
  wire \output_a_reg[4]_0 ;
  wire \output_a_reg[4]_1 ;
  wire \output_a_reg[5]_0 ;
  wire \output_a_reg[5]_1 ;
  wire \output_a_reg[6]_0 ;
  wire \output_a_reg[6]_1 ;
  wire \output_a_reg[7]_0 ;
  wire \output_a_reg[7]_1 ;
  wire \output_a_reg[8]_0 ;
  wire \output_a_reg[8]_1 ;
  wire \output_a_reg[9]_0 ;
  wire \output_a_reg[9]_1 ;
  wire \output_a_reg_n_0_[0] ;
  wire \output_a_reg_n_0_[10] ;
  wire \output_a_reg_n_0_[11] ;
  wire \output_a_reg_n_0_[12] ;
  wire \output_a_reg_n_0_[13] ;
  wire \output_a_reg_n_0_[14] ;
  wire \output_a_reg_n_0_[15] ;
  wire \output_a_reg_n_0_[16] ;
  wire \output_a_reg_n_0_[17] ;
  wire \output_a_reg_n_0_[1] ;
  wire \output_a_reg_n_0_[2] ;
  wire \output_a_reg_n_0_[3] ;
  wire \output_a_reg_n_0_[4] ;
  wire \output_a_reg_n_0_[5] ;
  wire \output_a_reg_n_0_[6] ;
  wire \output_a_reg_n_0_[7] ;
  wire \output_a_reg_n_0_[8] ;
  wire \output_a_reg_n_0_[9] ;
  wire \output_d_reg_n_0_[0] ;
  wire \output_d_reg_n_0_[1] ;
  wire \output_d_reg_n_0_[2] ;
  wire \output_d_reg_n_0_[3] ;
  wire \output_d_reg_n_0_[4] ;
  wire \output_d_reg_n_0_[5] ;
  wire \output_d_reg_n_0_[6] ;
  wire \output_d_reg_n_0_[7] ;
  wire [17:0]p_1_in__0;
  wire [17:0]p_1_in__0__0;
  wire [7:0]p_1_in__1;
  wire [7:0]pixel_result;
  wire pixel_result_0;
  wire [7:0]\pixel_result_reg[7]_0 ;
  wire single_port_bram_reg_7_7;
  wire [3:0]NLW_addr00_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_addr00_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_countH_reg[28]_i_1__2_CO_UNCONNECTED ;
  wire [3:0]NLW_countP0_carry_O_UNCONNECTED;
  wire [3:0]NLW_countP0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_countP0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_countP0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_countP0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_countP1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_countP_reg[28]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_countU_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_countU_reg[16]_i_1__2_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry
       (.CI(1'b0),
        .CO({addr00_carry_n_0,addr00_carry_n_1,addr00_carry_n_2,addr00_carry_n_3}),
        .CYINIT(1'b0),
        .DI({countP_reg__0[4:2],1'b0}),
        .O({addr00_carry_n_4,addr00_carry_n_5,addr00_carry_n_6,addr00_carry_n_7}),
        .S({addr00_carry_i_1__0_n_0,addr00_carry_i_2__0_n_0,addr00_carry_i_3__0_n_0,countP_reg__0[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__0
       (.CI(addr00_carry_n_0),
        .CO({addr00_carry__0_n_0,addr00_carry__0_n_1,addr00_carry__0_n_2,addr00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countP_reg__0[6],1'b0}),
        .O({addr00_carry__0_n_4,addr00_carry__0_n_5,addr00_carry__0_n_6,addr00_carry__0_n_7}),
        .S({countP_reg__0[8:7],addr00_carry__0_i_1__1_n_0,countP_reg__0[5]}));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry__0_i_1__1
       (.I0(countP_reg__0[6]),
        .O(addr00_carry__0_i_1__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__1
       (.CI(addr00_carry__0_n_0),
        .CO({addr00_carry__1_n_0,addr00_carry__1_n_1,addr00_carry__1_n_2,addr00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countP_reg__0[9]}),
        .O({addr00_carry__1_n_4,addr00_carry__1_n_5,addr00_carry__1_n_6,addr00_carry__1_n_7}),
        .S({countP_reg__0[12:10],addr00_carry__1_i_1__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry__1_i_1__1
       (.I0(countP_reg__0[9]),
        .O(addr00_carry__1_i_1__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__2
       (.CI(addr00_carry__1_n_0),
        .CO({addr00_carry__2_n_0,addr00_carry__2_n_1,addr00_carry__2_n_2,addr00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({addr00_carry__2_n_4,addr00_carry__2_n_5,addr00_carry__2_n_6,addr00_carry__2_n_7}),
        .S(countP_reg__0[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__3
       (.CI(addr00_carry__2_n_0),
        .CO(NLW_addr00_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addr00_carry__3_O_UNCONNECTED[3:1],addr00_carry__3_n_7}),
        .S({1'b0,1'b0,1'b0,countP_reg__0[17]}));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry_i_1__0
       (.I0(countP_reg__0[4]),
        .O(addr00_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry_i_2__0
       (.I0(countP_reg__0[3]),
        .O(addr00_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry_i_3__0
       (.I0(countP_reg__0[2]),
        .O(addr00_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \addr0[17]_i_1__2 
       (.I0(\countH_reg[0]_0 ),
        .I1(countP0__12),
        .I2(i_reset),
        .O(pixel_result_0));
  FDRE \addr0_reg[0] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(countP_reg),
        .Q(\addr0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \addr0_reg[10] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__1_n_6),
        .Q(\addr0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \addr0_reg[11] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__1_n_5),
        .Q(\addr0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \addr0_reg[12] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__1_n_4),
        .Q(\addr0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \addr0_reg[13] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__2_n_7),
        .Q(\addr0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \addr0_reg[14] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__2_n_6),
        .Q(\addr0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \addr0_reg[15] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__2_n_5),
        .Q(\addr0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \addr0_reg[16] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__2_n_4),
        .Q(\addr0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \addr0_reg[17] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__3_n_7),
        .Q(\addr0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \addr0_reg[1] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry_n_7),
        .Q(\addr0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \addr0_reg[2] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry_n_6),
        .Q(\addr0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \addr0_reg[3] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry_n_5),
        .Q(\addr0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \addr0_reg[4] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry_n_4),
        .Q(\addr0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \addr0_reg[5] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__0_n_7),
        .Q(\addr0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \addr0_reg[6] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__0_n_6),
        .Q(\addr0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \addr0_reg[7] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__0_n_5),
        .Q(\addr0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \addr0_reg[8] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__0_n_4),
        .Q(\addr0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \addr0_reg[9] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(addr00_carry__1_n_7),
        .Q(\addr0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[0]_i_1 
       (.I0(\addr0_reg_n_0_[0] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[0]),
        .O(\addr0_reg[17]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[0]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[0] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[0]),
        .O(\addr0_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[0]_rep_i_1 
       (.I0(\addr0_reg_n_0_[0] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[0]),
        .O(\addr0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[10]_i_1 
       (.I0(\addr0_reg_n_0_[10] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[10]),
        .O(\addr0_reg[17]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[10]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[10] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[10]),
        .O(\addr0_reg[10]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[10]_rep_i_1 
       (.I0(\addr0_reg_n_0_[10] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[10]),
        .O(\addr0_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[11]_i_1 
       (.I0(\addr0_reg_n_0_[11] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[11]),
        .O(\addr0_reg[17]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[11]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[11] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[11]),
        .O(\addr0_reg[11]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[11]_rep_i_1 
       (.I0(\addr0_reg_n_0_[11] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[11]),
        .O(\addr0_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[12]_i_1 
       (.I0(\addr0_reg_n_0_[12] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[12]),
        .O(\addr0_reg[17]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[12]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[12] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[12]),
        .O(\addr0_reg[12]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[12]_rep_i_1 
       (.I0(\addr0_reg_n_0_[12] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[12]),
        .O(\addr0_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[13]_i_1 
       (.I0(\addr0_reg_n_0_[13] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[13]),
        .O(\addr0_reg[17]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[13]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[13] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[13]),
        .O(\addr0_reg[13]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[13]_rep_i_1 
       (.I0(\addr0_reg_n_0_[13] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[13]),
        .O(\addr0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[14]_i_1 
       (.I0(\addr0_reg_n_0_[14] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[14]),
        .O(\addr0_reg[17]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[14]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[14] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[14]),
        .O(\addr0_reg[14]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[14]_rep_i_1 
       (.I0(\addr0_reg_n_0_[14] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[14]),
        .O(\addr0_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[15]_i_1 
       (.I0(\addr0_reg_n_0_[15] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[15]),
        .O(\addr0_reg[17]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[15]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[15] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[15]),
        .O(\addr0_reg[15]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[15]_rep_i_1 
       (.I0(\addr0_reg_n_0_[15] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[15]),
        .O(\addr0_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[16]_i_1 
       (.I0(\addr0_reg_n_0_[16] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[16]),
        .O(\addr0_reg[17]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[17]_i_1 
       (.I0(\addr0_reg_n_0_[17] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[17]),
        .O(\addr0_reg[17]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[1]_i_1 
       (.I0(\addr0_reg_n_0_[1] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[1]),
        .O(\addr0_reg[17]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[1]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[1] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[1]),
        .O(\addr0_reg[1]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[1]_rep_i_1 
       (.I0(\addr0_reg_n_0_[1] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[1]),
        .O(\addr0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[2]_i_1 
       (.I0(\addr0_reg_n_0_[2] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[2]),
        .O(\addr0_reg[17]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[2]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[2] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[2]),
        .O(\addr0_reg[2]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[2]_rep_i_1 
       (.I0(\addr0_reg_n_0_[2] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[2]),
        .O(\addr0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[3]_i_1 
       (.I0(\addr0_reg_n_0_[3] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[3]),
        .O(\addr0_reg[17]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[3]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[3] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[3]),
        .O(\addr0_reg[3]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[3]_rep_i_1 
       (.I0(\addr0_reg_n_0_[3] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[3]),
        .O(\addr0_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[4]_i_1 
       (.I0(\addr0_reg_n_0_[4] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[4]),
        .O(\addr0_reg[17]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[4]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[4] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[4]),
        .O(\addr0_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[4]_rep_i_1 
       (.I0(\addr0_reg_n_0_[4] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[4]),
        .O(\addr0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[5]_i_1 
       (.I0(\addr0_reg_n_0_[5] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[5]),
        .O(\addr0_reg[17]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[5]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[5] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[5]),
        .O(\addr0_reg[5]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[5]_rep_i_1 
       (.I0(\addr0_reg_n_0_[5] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[5]),
        .O(\addr0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[6]_i_1 
       (.I0(\addr0_reg_n_0_[6] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[6]),
        .O(\addr0_reg[17]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[6]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[6] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[6]),
        .O(\addr0_reg[6]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[6]_rep_i_1 
       (.I0(\addr0_reg_n_0_[6] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[6]),
        .O(\addr0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[7]_i_1 
       (.I0(\addr0_reg_n_0_[7] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[7]),
        .O(\addr0_reg[17]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[7]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[7] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[7]),
        .O(\addr0_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[7]_rep_i_1 
       (.I0(\addr0_reg_n_0_[7] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[7]),
        .O(\addr0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[8]_i_1 
       (.I0(\addr0_reg_n_0_[8] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[8]),
        .O(\addr0_reg[17]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[8]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[8] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[8]),
        .O(\addr0_reg[8]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[8]_rep_i_1 
       (.I0(\addr0_reg_n_0_[8] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[8]),
        .O(\addr0_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[9]_i_1 
       (.I0(\addr0_reg_n_0_[9] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[9]),
        .O(\addr0_reg[17]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[9]_rep__0_i_1 
       (.I0(\addr0_reg_n_0_[9] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[9]),
        .O(\addr0_reg[9]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram1_a_mux_reg[9]_rep_i_1 
       (.I0(\addr0_reg_n_0_[9] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0[9]),
        .O(\addr0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[0]_i_1 
       (.I0(\output_a_reg_n_0_[0] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[0]),
        .O(\output_a_reg[17]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[0]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[0] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[0]),
        .O(\output_a_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[0]_rep_i_1 
       (.I0(\output_a_reg_n_0_[0] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[0]),
        .O(\output_a_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[10]_i_1 
       (.I0(\output_a_reg_n_0_[10] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[10]),
        .O(\output_a_reg[17]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[10]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[10] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[10]),
        .O(\output_a_reg[10]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[10]_rep_i_1 
       (.I0(\output_a_reg_n_0_[10] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[10]),
        .O(\output_a_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[11]_i_1 
       (.I0(\output_a_reg_n_0_[11] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[11]),
        .O(\output_a_reg[17]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[11]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[11] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[11]),
        .O(\output_a_reg[11]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[11]_rep_i_1 
       (.I0(\output_a_reg_n_0_[11] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[11]),
        .O(\output_a_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[12]_i_1 
       (.I0(\output_a_reg_n_0_[12] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[12]),
        .O(\output_a_reg[17]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[12]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[12] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[12]),
        .O(\output_a_reg[12]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[12]_rep_i_1 
       (.I0(\output_a_reg_n_0_[12] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[12]),
        .O(\output_a_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[13]_i_1 
       (.I0(\output_a_reg_n_0_[13] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[13]),
        .O(\output_a_reg[17]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[13]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[13] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[13]),
        .O(\output_a_reg[13]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[13]_rep_i_1 
       (.I0(\output_a_reg_n_0_[13] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[13]),
        .O(\output_a_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[14]_i_1 
       (.I0(\output_a_reg_n_0_[14] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[14]),
        .O(\output_a_reg[17]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[14]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[14] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[14]),
        .O(\output_a_reg[14]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[14]_rep_i_1 
       (.I0(\output_a_reg_n_0_[14] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[14]),
        .O(\output_a_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[15]_i_1 
       (.I0(\output_a_reg_n_0_[15] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[15]),
        .O(\output_a_reg[17]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[15]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[15] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[15]),
        .O(\output_a_reg[15]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[15]_rep_i_1 
       (.I0(\output_a_reg_n_0_[15] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[15]),
        .O(\output_a_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[16]_i_1 
       (.I0(\output_a_reg_n_0_[16] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[16]),
        .O(\output_a_reg[17]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[17]_i_1 
       (.I0(\output_a_reg_n_0_[17] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[17]),
        .O(\output_a_reg[17]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[1]_i_1 
       (.I0(\output_a_reg_n_0_[1] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[1]),
        .O(\output_a_reg[17]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[1]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[1] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[1]),
        .O(\output_a_reg[1]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[1]_rep_i_1 
       (.I0(\output_a_reg_n_0_[1] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[1]),
        .O(\output_a_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[2]_i_1 
       (.I0(\output_a_reg_n_0_[2] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[2]),
        .O(\output_a_reg[17]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[2]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[2] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[2]),
        .O(\output_a_reg[2]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[2]_rep_i_1 
       (.I0(\output_a_reg_n_0_[2] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[2]),
        .O(\output_a_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[3]_i_1 
       (.I0(\output_a_reg_n_0_[3] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[3]),
        .O(\output_a_reg[17]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[3]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[3] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[3]),
        .O(\output_a_reg[3]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[3]_rep_i_1 
       (.I0(\output_a_reg_n_0_[3] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[3]),
        .O(\output_a_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[4]_i_1 
       (.I0(\output_a_reg_n_0_[4] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[4]),
        .O(\output_a_reg[17]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[4]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[4] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[4]),
        .O(\output_a_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[4]_rep_i_1 
       (.I0(\output_a_reg_n_0_[4] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[4]),
        .O(\output_a_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[5]_i_1 
       (.I0(\output_a_reg_n_0_[5] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[5]),
        .O(\output_a_reg[17]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[5]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[5] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[5]),
        .O(\output_a_reg[5]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[5]_rep_i_1 
       (.I0(\output_a_reg_n_0_[5] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[5]),
        .O(\output_a_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[6]_i_1 
       (.I0(\output_a_reg_n_0_[6] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[6]),
        .O(\output_a_reg[17]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[6]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[6] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[6]),
        .O(\output_a_reg[6]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[6]_rep_i_1 
       (.I0(\output_a_reg_n_0_[6] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[6]),
        .O(\output_a_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[7]_i_1 
       (.I0(\output_a_reg_n_0_[7] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[7]),
        .O(\output_a_reg[17]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[7]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[7] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[7]),
        .O(\output_a_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[7]_rep_i_1 
       (.I0(\output_a_reg_n_0_[7] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[7]),
        .O(\output_a_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[8]_i_1 
       (.I0(\output_a_reg_n_0_[8] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[8]),
        .O(\output_a_reg[17]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[8]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[8] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[8]),
        .O(\output_a_reg[8]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[8]_rep_i_1 
       (.I0(\output_a_reg_n_0_[8] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[8]),
        .O(\output_a_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[9]_i_1 
       (.I0(\output_a_reg_n_0_[9] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[9]),
        .O(\output_a_reg[17]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[9]_rep__0_i_1 
       (.I0(\output_a_reg_n_0_[9] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[9]),
        .O(\output_a_reg[9]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_a_mux_reg[9]_rep_i_1 
       (.I0(\output_a_reg_n_0_[9] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__0__0[9]),
        .O(\output_a_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_d_mux_reg[0]_i_1 
       (.I0(\output_d_reg_n_0_[0] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__1[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_d_mux_reg[1]_i_1 
       (.I0(\output_d_reg_n_0_[1] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__1[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_d_mux_reg[2]_i_1 
       (.I0(\output_d_reg_n_0_[2] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__1[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_d_mux_reg[3]_i_1 
       (.I0(\output_d_reg_n_0_[3] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__1[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_d_mux_reg[4]_i_1 
       (.I0(\output_d_reg_n_0_[4] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__1[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_d_mux_reg[5]_i_1 
       (.I0(\output_d_reg_n_0_[5] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__1[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_d_mux_reg[6]_i_1 
       (.I0(\output_d_reg_n_0_[6] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__1[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bram2_d_mux_reg[7]_i_1 
       (.I0(\output_d_reg_n_0_[7] ),
        .I1(single_port_bram_reg_7_7),
        .I2(p_1_in__1[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \countH[0]_i_1__2 
       (.I0(i_reset),
        .I1(countP1_carry__2_n_1),
        .I2(countP0__12),
        .I3(\countH_reg[0]_0 ),
        .O(\countH[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \countH[0]_i_3__2 
       (.I0(\countH_reg_n_0_[0] ),
        .O(\countH[0]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[0]_i_2__2_n_7 ),
        .Q(\countH_reg_n_0_[0] ),
        .R(\countH[0]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\countH_reg[0]_i_2__2_n_0 ,\countH_reg[0]_i_2__2_n_1 ,\countH_reg[0]_i_2__2_n_2 ,\countH_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countH_reg[0]_i_2__2_n_4 ,\countH_reg[0]_i_2__2_n_5 ,\countH_reg[0]_i_2__2_n_6 ,\countH_reg[0]_i_2__2_n_7 }),
        .S({countH_reg[3:2],\countH_reg_n_0_[1] ,\countH[0]_i_3__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[8]_i_1__2_n_5 ),
        .Q(countH_reg[10]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[8]_i_1__2_n_4 ),
        .Q(countH_reg[11]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[12]_i_1__2_n_7 ),
        .Q(countH_reg[12]),
        .R(\countH[0]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[12]_i_1__2 
       (.CI(\countH_reg[8]_i_1__2_n_0 ),
        .CO({\countH_reg[12]_i_1__2_n_0 ,\countH_reg[12]_i_1__2_n_1 ,\countH_reg[12]_i_1__2_n_2 ,\countH_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[12]_i_1__2_n_4 ,\countH_reg[12]_i_1__2_n_5 ,\countH_reg[12]_i_1__2_n_6 ,\countH_reg[12]_i_1__2_n_7 }),
        .S(countH_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[12]_i_1__2_n_6 ),
        .Q(countH_reg[13]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[12]_i_1__2_n_5 ),
        .Q(countH_reg[14]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[12]_i_1__2_n_4 ),
        .Q(countH_reg[15]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[16]_i_1__2_n_7 ),
        .Q(countH_reg[16]),
        .R(\countH[0]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[16]_i_1__2 
       (.CI(\countH_reg[12]_i_1__2_n_0 ),
        .CO({\countH_reg[16]_i_1__2_n_0 ,\countH_reg[16]_i_1__2_n_1 ,\countH_reg[16]_i_1__2_n_2 ,\countH_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[16]_i_1__2_n_4 ,\countH_reg[16]_i_1__2_n_5 ,\countH_reg[16]_i_1__2_n_6 ,\countH_reg[16]_i_1__2_n_7 }),
        .S(countH_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[16]_i_1__2_n_6 ),
        .Q(countH_reg[17]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[18] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[16]_i_1__2_n_5 ),
        .Q(countH_reg[18]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[19] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[16]_i_1__2_n_4 ),
        .Q(countH_reg[19]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[0]_i_2__2_n_6 ),
        .Q(\countH_reg_n_0_[1] ),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[20] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[20]_i_1__2_n_7 ),
        .Q(countH_reg[20]),
        .R(\countH[0]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[20]_i_1__2 
       (.CI(\countH_reg[16]_i_1__2_n_0 ),
        .CO({\countH_reg[20]_i_1__2_n_0 ,\countH_reg[20]_i_1__2_n_1 ,\countH_reg[20]_i_1__2_n_2 ,\countH_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[20]_i_1__2_n_4 ,\countH_reg[20]_i_1__2_n_5 ,\countH_reg[20]_i_1__2_n_6 ,\countH_reg[20]_i_1__2_n_7 }),
        .S(countH_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[21] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[20]_i_1__2_n_6 ),
        .Q(countH_reg[21]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[22] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[20]_i_1__2_n_5 ),
        .Q(countH_reg[22]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[23] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[20]_i_1__2_n_4 ),
        .Q(countH_reg[23]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[24] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[24]_i_1__2_n_7 ),
        .Q(countH_reg[24]),
        .R(\countH[0]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[24]_i_1__2 
       (.CI(\countH_reg[20]_i_1__2_n_0 ),
        .CO({\countH_reg[24]_i_1__2_n_0 ,\countH_reg[24]_i_1__2_n_1 ,\countH_reg[24]_i_1__2_n_2 ,\countH_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[24]_i_1__2_n_4 ,\countH_reg[24]_i_1__2_n_5 ,\countH_reg[24]_i_1__2_n_6 ,\countH_reg[24]_i_1__2_n_7 }),
        .S(countH_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[25] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[24]_i_1__2_n_6 ),
        .Q(countH_reg[25]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[26] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[24]_i_1__2_n_5 ),
        .Q(countH_reg[26]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[27] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[24]_i_1__2_n_4 ),
        .Q(countH_reg[27]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[28] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[28]_i_1__2_n_7 ),
        .Q(countH_reg[28]),
        .R(\countH[0]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[28]_i_1__2 
       (.CI(\countH_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_countH_reg[28]_i_1__2_CO_UNCONNECTED [3],\countH_reg[28]_i_1__2_n_1 ,\countH_reg[28]_i_1__2_n_2 ,\countH_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[28]_i_1__2_n_4 ,\countH_reg[28]_i_1__2_n_5 ,\countH_reg[28]_i_1__2_n_6 ,\countH_reg[28]_i_1__2_n_7 }),
        .S(countH_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[29] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[28]_i_1__2_n_6 ),
        .Q(countH_reg[29]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[0]_i_2__2_n_5 ),
        .Q(countH_reg[2]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[30] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[28]_i_1__2_n_5 ),
        .Q(countH_reg[30]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[31] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[28]_i_1__2_n_4 ),
        .Q(countH_reg[31]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[0]_i_2__2_n_4 ),
        .Q(countH_reg[3]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[4]_i_1__2_n_7 ),
        .Q(countH_reg[4]),
        .R(\countH[0]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[4]_i_1__2 
       (.CI(\countH_reg[0]_i_2__2_n_0 ),
        .CO({\countH_reg[4]_i_1__2_n_0 ,\countH_reg[4]_i_1__2_n_1 ,\countH_reg[4]_i_1__2_n_2 ,\countH_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[4]_i_1__2_n_4 ,\countH_reg[4]_i_1__2_n_5 ,\countH_reg[4]_i_1__2_n_6 ,\countH_reg[4]_i_1__2_n_7 }),
        .S(countH_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[4]_i_1__2_n_6 ),
        .Q(countH_reg[5]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[4]_i_1__2_n_5 ),
        .Q(countH_reg[6]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[4]_i_1__2_n_4 ),
        .Q(countH_reg[7]),
        .R(\countH[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[8]_i_1__2_n_7 ),
        .Q(countH_reg[8]),
        .R(\countH[0]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[8]_i_1__2 
       (.CI(\countH_reg[4]_i_1__2_n_0 ),
        .CO({\countH_reg[8]_i_1__2_n_0 ,\countH_reg[8]_i_1__2_n_1 ,\countH_reg[8]_i_1__2_n_2 ,\countH_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[8]_i_1__2_n_4 ,\countH_reg[8]_i_1__2_n_5 ,\countH_reg[8]_i_1__2_n_6 ,\countH_reg[8]_i_1__2_n_7 }),
        .S(countH_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countH_reg[8]_i_1__2_n_6 ),
        .Q(countH_reg[9]),
        .R(\countH[0]_i_1__2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP0_carry
       (.CI(1'b0),
        .CO({countP0_carry_n_0,countP0_carry_n_1,countP0_carry_n_2,countP0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({countP0_carry_i_1__0_n_0,countP0_carry_i_2__0_n_0,countP0_carry_i_3__0_n_0,countP0_carry_i_4__0_n_0}),
        .O(NLW_countP0_carry_O_UNCONNECTED[3:0]),
        .S({countP0_carry_i_5__0_n_0,countP0_carry_i_6__0_n_0,countP0_carry_i_7__0_n_0,countP0_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP0_carry__0
       (.CI(countP0_carry_n_0),
        .CO({countP0_carry__0_n_0,countP0_carry__0_n_1,countP0_carry__0_n_2,countP0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countP0_carry__0_i_1__0_n_0,countP0_carry__0_i_2__0_n_0}),
        .O(NLW_countP0_carry__0_O_UNCONNECTED[3:0]),
        .S({countP0_carry__0_i_3__0_n_0,countP0_carry__0_i_4__0_n_0,countP0_carry__0_i_5__0_n_0,countP0_carry__0_i_6__0_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    countP0_carry__0_i_1__0
       (.I0(countP_reg__0[17]),
        .I1(countP_reg__0[16]),
        .O(countP0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP0_carry__0_i_2__0
       (.I0(countP_reg__0[15]),
        .O(countP0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__0_i_3__0
       (.I0(countP_reg__0[21]),
        .I1(countP_reg__0[20]),
        .O(countP0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__0_i_4__0
       (.I0(countP_reg__0[19]),
        .I1(countP_reg__0[18]),
        .O(countP0_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    countP0_carry__0_i_5__0
       (.I0(countP_reg__0[16]),
        .I1(countP_reg__0[17]),
        .O(countP0_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry__0_i_6__0
       (.I0(countP_reg__0[15]),
        .I1(countP_reg__0[14]),
        .O(countP0_carry__0_i_6__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP0_carry__1
       (.CI(countP0_carry__0_n_0),
        .CO({countP0_carry__1_n_0,countP0_carry__1_n_1,countP0_carry__1_n_2,countP0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP0_carry__1_O_UNCONNECTED[3:0]),
        .S({countP0_carry__1_i_1__0_n_0,countP0_carry__1_i_2__0_n_0,countP0_carry__1_i_3__0_n_0,countP0_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__1_i_1__0
       (.I0(countP_reg__0[29]),
        .I1(countP_reg__0[28]),
        .O(countP0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__1_i_2__0
       (.I0(countP_reg__0[27]),
        .I1(countP_reg__0[26]),
        .O(countP0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__1_i_3__0
       (.I0(countP_reg__0[25]),
        .I1(countP_reg__0[24]),
        .O(countP0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__1_i_4__0
       (.I0(countP_reg__0[23]),
        .I1(countP_reg__0[22]),
        .O(countP0_carry__1_i_4__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP0_carry__2
       (.CI(countP0_carry__1_n_0),
        .CO({NLW_countP0_carry__2_CO_UNCONNECTED[3:1],countP0__12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countP_reg__0[31]}),
        .O(NLW_countP0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,countP0_carry__2_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__2_i_1__0
       (.I0(countP_reg__0[31]),
        .I1(countP_reg__0[30]),
        .O(countP0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP0_carry_i_1__0
       (.I0(countP_reg__0[13]),
        .O(countP0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP0_carry_i_2__0
       (.I0(countP_reg__0[11]),
        .O(countP0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry_i_3__0
       (.I0(countP_reg__0[8]),
        .I1(countP_reg__0[9]),
        .O(countP0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP0_carry_i_4__0
       (.I0(countP_reg__0[7]),
        .O(countP0_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry_i_5__0
       (.I0(countP_reg__0[13]),
        .I1(countP_reg__0[12]),
        .O(countP0_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry_i_6__0
       (.I0(countP_reg__0[11]),
        .I1(countP_reg__0[10]),
        .O(countP0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry_i_7__0
       (.I0(countP_reg__0[8]),
        .I1(countP_reg__0[9]),
        .O(countP0_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry_i_8__0
       (.I0(countP_reg__0[7]),
        .I1(countP_reg__0[6]),
        .O(countP0_carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry
       (.CI(1'b0),
        .CO({countP1_carry_n_0,countP1_carry_n_1,countP1_carry_n_2,countP1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({countP1_carry_i_1__2_n_0,countP1_carry_i_2__2_n_0,countP1_carry_i_3__2_n_0,countP1_carry_i_4__2_n_0}),
        .O(NLW_countP1_carry_O_UNCONNECTED[3:0]),
        .S({countP1_carry_i_5__2_n_0,countP1_carry_i_6__2_n_0,countP1_carry_i_7__2_n_0,countP1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__0
       (.CI(countP1_carry_n_0),
        .CO({countP1_carry__0_n_0,countP1_carry__0_n_1,countP1_carry__0_n_2,countP1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP1_carry__0_O_UNCONNECTED[3:0]),
        .S({countP1_carry__0_i_1__2_n_0,countP1_carry__0_i_2__2_n_0,countP1_carry__0_i_3__2_n_0,countP1_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_1__2
       (.I0(countH_reg[17]),
        .I1(countH_reg[16]),
        .O(countP1_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_2__2
       (.I0(countH_reg[15]),
        .I1(countH_reg[14]),
        .O(countP1_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_3__2
       (.I0(countH_reg[13]),
        .I1(countH_reg[12]),
        .O(countP1_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_4__2
       (.I0(countH_reg[11]),
        .I1(countH_reg[10]),
        .O(countP1_carry__0_i_4__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__1
       (.CI(countP1_carry__0_n_0),
        .CO({countP1_carry__1_n_0,countP1_carry__1_n_1,countP1_carry__1_n_2,countP1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP1_carry__1_O_UNCONNECTED[3:0]),
        .S({countP1_carry__1_i_1__2_n_0,countP1_carry__1_i_2__2_n_0,countP1_carry__1_i_3__2_n_0,countP1_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_1__2
       (.I0(countH_reg[25]),
        .I1(countH_reg[24]),
        .O(countP1_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_2__2
       (.I0(countH_reg[23]),
        .I1(countH_reg[22]),
        .O(countP1_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_3__2
       (.I0(countH_reg[21]),
        .I1(countH_reg[20]),
        .O(countP1_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_4__2
       (.I0(countH_reg[19]),
        .I1(countH_reg[18]),
        .O(countP1_carry__1_i_4__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__2
       (.CI(countP1_carry__1_n_0),
        .CO({NLW_countP1_carry__2_CO_UNCONNECTED[3],countP1_carry__2_n_1,countP1_carry__2_n_2,countP1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,countH_reg[31],1'b0,1'b0}),
        .O(NLW_countP1_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,countP1_carry__2_i_1__2_n_0,countP1_carry__2_i_2__2_n_0,countP1_carry__2_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_1__2
       (.I0(countH_reg[31]),
        .I1(countH_reg[30]),
        .O(countP1_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_2__2
       (.I0(countH_reg[29]),
        .I1(countH_reg[28]),
        .O(countP1_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_3__2
       (.I0(countH_reg[27]),
        .I1(countH_reg[26]),
        .O(countP1_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP1_carry_i_1__2
       (.I0(countH_reg[9]),
        .O(countP1_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry_i_2__2
       (.I0(countH_reg[6]),
        .I1(countH_reg[7]),
        .O(countP1_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry_i_3__2
       (.I0(countH_reg[4]),
        .I1(countH_reg[5]),
        .O(countP1_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP1_carry_i_4__2
       (.I0(countH_reg[3]),
        .O(countP1_carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_5__2
       (.I0(countH_reg[9]),
        .I1(countH_reg[8]),
        .O(countP1_carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_6__2
       (.I0(countH_reg[6]),
        .I1(countH_reg[7]),
        .O(countP1_carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_7__2
       (.I0(countH_reg[4]),
        .I1(countH_reg[5]),
        .O(countP1_carry_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_8__2
       (.I0(countH_reg[3]),
        .I1(countH_reg[2]),
        .O(countP1_carry_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \countP[0]_i_2__2 
       (.I0(countP1_carry__2_n_1),
        .I1(countP_reg__0[1]),
        .O(\countP[0]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \countP[0]_i_3__2 
       (.I0(countP_reg),
        .O(\countP[0]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[0]_i_1__2_n_7 ),
        .Q(countP_reg),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\countP_reg[0]_i_1__2_n_0 ,\countP_reg[0]_i_1__2_n_1 ,\countP_reg[0]_i_1__2_n_2 ,\countP_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countP_reg__0[1],1'b1}),
        .O({\countP_reg[0]_i_1__2_n_4 ,\countP_reg[0]_i_1__2_n_5 ,\countP_reg[0]_i_1__2_n_6 ,\countP_reg[0]_i_1__2_n_7 }),
        .S({countP_reg__0[3:2],\countP[0]_i_2__2_n_0 ,\countP[0]_i_3__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[8]_i_1__2_n_5 ),
        .Q(countP_reg__0[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[8]_i_1__2_n_4 ),
        .Q(countP_reg__0[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[12]_i_1__2_n_7 ),
        .Q(countP_reg__0[12]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[12]_i_1__2 
       (.CI(\countP_reg[8]_i_1__2_n_0 ),
        .CO({\countP_reg[12]_i_1__2_n_0 ,\countP_reg[12]_i_1__2_n_1 ,\countP_reg[12]_i_1__2_n_2 ,\countP_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[12]_i_1__2_n_4 ,\countP_reg[12]_i_1__2_n_5 ,\countP_reg[12]_i_1__2_n_6 ,\countP_reg[12]_i_1__2_n_7 }),
        .S(countP_reg__0[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[12]_i_1__2_n_6 ),
        .Q(countP_reg__0[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[12]_i_1__2_n_5 ),
        .Q(countP_reg__0[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[12]_i_1__2_n_4 ),
        .Q(countP_reg__0[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[16]_i_1__2_n_7 ),
        .Q(countP_reg__0[16]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[16]_i_1__2 
       (.CI(\countP_reg[12]_i_1__2_n_0 ),
        .CO({\countP_reg[16]_i_1__2_n_0 ,\countP_reg[16]_i_1__2_n_1 ,\countP_reg[16]_i_1__2_n_2 ,\countP_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[16]_i_1__2_n_4 ,\countP_reg[16]_i_1__2_n_5 ,\countP_reg[16]_i_1__2_n_6 ,\countP_reg[16]_i_1__2_n_7 }),
        .S(countP_reg__0[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[16]_i_1__2_n_6 ),
        .Q(countP_reg__0[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[18] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[16]_i_1__2_n_5 ),
        .Q(countP_reg__0[18]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[19] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[16]_i_1__2_n_4 ),
        .Q(countP_reg__0[19]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[0]_i_1__2_n_6 ),
        .Q(countP_reg__0[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[20] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[20]_i_1__2_n_7 ),
        .Q(countP_reg__0[20]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[20]_i_1__2 
       (.CI(\countP_reg[16]_i_1__2_n_0 ),
        .CO({\countP_reg[20]_i_1__2_n_0 ,\countP_reg[20]_i_1__2_n_1 ,\countP_reg[20]_i_1__2_n_2 ,\countP_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[20]_i_1__2_n_4 ,\countP_reg[20]_i_1__2_n_5 ,\countP_reg[20]_i_1__2_n_6 ,\countP_reg[20]_i_1__2_n_7 }),
        .S(countP_reg__0[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[21] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[20]_i_1__2_n_6 ),
        .Q(countP_reg__0[21]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[22] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[20]_i_1__2_n_5 ),
        .Q(countP_reg__0[22]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[23] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[20]_i_1__2_n_4 ),
        .Q(countP_reg__0[23]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[24] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[24]_i_1__2_n_7 ),
        .Q(countP_reg__0[24]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[24]_i_1__2 
       (.CI(\countP_reg[20]_i_1__2_n_0 ),
        .CO({\countP_reg[24]_i_1__2_n_0 ,\countP_reg[24]_i_1__2_n_1 ,\countP_reg[24]_i_1__2_n_2 ,\countP_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[24]_i_1__2_n_4 ,\countP_reg[24]_i_1__2_n_5 ,\countP_reg[24]_i_1__2_n_6 ,\countP_reg[24]_i_1__2_n_7 }),
        .S(countP_reg__0[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[25] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[24]_i_1__2_n_6 ),
        .Q(countP_reg__0[25]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[26] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[24]_i_1__2_n_5 ),
        .Q(countP_reg__0[26]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[27] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[24]_i_1__2_n_4 ),
        .Q(countP_reg__0[27]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[28] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[28]_i_1__2_n_7 ),
        .Q(countP_reg__0[28]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[28]_i_1__2 
       (.CI(\countP_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_countP_reg[28]_i_1__2_CO_UNCONNECTED [3],\countP_reg[28]_i_1__2_n_1 ,\countP_reg[28]_i_1__2_n_2 ,\countP_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[28]_i_1__2_n_4 ,\countP_reg[28]_i_1__2_n_5 ,\countP_reg[28]_i_1__2_n_6 ,\countP_reg[28]_i_1__2_n_7 }),
        .S(countP_reg__0[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[29] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[28]_i_1__2_n_6 ),
        .Q(countP_reg__0[29]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[0]_i_1__2_n_5 ),
        .Q(countP_reg__0[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[30] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[28]_i_1__2_n_5 ),
        .Q(countP_reg__0[30]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[31] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[28]_i_1__2_n_4 ),
        .Q(countP_reg__0[31]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[0]_i_1__2_n_4 ),
        .Q(countP_reg__0[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[4]_i_1__2_n_7 ),
        .Q(countP_reg__0[4]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[4]_i_1__2 
       (.CI(\countP_reg[0]_i_1__2_n_0 ),
        .CO({\countP_reg[4]_i_1__2_n_0 ,\countP_reg[4]_i_1__2_n_1 ,\countP_reg[4]_i_1__2_n_2 ,\countP_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[4]_i_1__2_n_4 ,\countP_reg[4]_i_1__2_n_5 ,\countP_reg[4]_i_1__2_n_6 ,\countP_reg[4]_i_1__2_n_7 }),
        .S(countP_reg__0[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[4]_i_1__2_n_6 ),
        .Q(countP_reg__0[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[4]_i_1__2_n_5 ),
        .Q(countP_reg__0[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[4]_i_1__2_n_4 ),
        .Q(countP_reg__0[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[8]_i_1__2_n_7 ),
        .Q(countP_reg__0[8]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[8]_i_1__2 
       (.CI(\countP_reg[4]_i_1__2_n_0 ),
        .CO({\countP_reg[8]_i_1__2_n_0 ,\countP_reg[8]_i_1__2_n_1 ,\countP_reg[8]_i_1__2_n_2 ,\countP_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[8]_i_1__2_n_4 ,\countP_reg[8]_i_1__2_n_5 ,\countP_reg[8]_i_1__2_n_6 ,\countP_reg[8]_i_1__2_n_7 }),
        .S(countP_reg__0[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countP_reg[8]_i_1__2_n_6 ),
        .Q(countP_reg__0[9]),
        .R(i_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \countU[0]_i_2__2 
       (.I0(countU_reg[0]),
        .O(\countU[0]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[0]_i_1__2_n_7 ),
        .Q(countU_reg[0]),
        .R(i_reset));
  CARRY4 \countU_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\countU_reg[0]_i_1__2_n_0 ,\countU_reg[0]_i_1__2_n_1 ,\countU_reg[0]_i_1__2_n_2 ,\countU_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countU_reg[0]_i_1__2_n_4 ,\countU_reg[0]_i_1__2_n_5 ,\countU_reg[0]_i_1__2_n_6 ,\countU_reg[0]_i_1__2_n_7 }),
        .S({countU_reg[3:1],\countU[0]_i_2__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[8]_i_1__2_n_5 ),
        .Q(countU_reg[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[8]_i_1__2_n_4 ),
        .Q(countU_reg[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[12]_i_1__2_n_7 ),
        .Q(countU_reg[12]),
        .R(i_reset));
  CARRY4 \countU_reg[12]_i_1__2 
       (.CI(\countU_reg[8]_i_1__2_n_0 ),
        .CO({\countU_reg[12]_i_1__2_n_0 ,\countU_reg[12]_i_1__2_n_1 ,\countU_reg[12]_i_1__2_n_2 ,\countU_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[12]_i_1__2_n_4 ,\countU_reg[12]_i_1__2_n_5 ,\countU_reg[12]_i_1__2_n_6 ,\countU_reg[12]_i_1__2_n_7 }),
        .S(countU_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[12]_i_1__2_n_6 ),
        .Q(countU_reg[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[12]_i_1__2_n_5 ),
        .Q(countU_reg[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[12]_i_1__2_n_4 ),
        .Q(countU_reg[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[16]_i_1__2_n_7 ),
        .Q(countU_reg[16]),
        .R(i_reset));
  CARRY4 \countU_reg[16]_i_1__2 
       (.CI(\countU_reg[12]_i_1__2_n_0 ),
        .CO({\NLW_countU_reg[16]_i_1__2_CO_UNCONNECTED [3:1],\countU_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_countU_reg[16]_i_1__2_O_UNCONNECTED [3:2],\countU_reg[16]_i_1__2_n_6 ,\countU_reg[16]_i_1__2_n_7 }),
        .S({1'b0,1'b0,countU_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[16]_i_1__2_n_6 ),
        .Q(countU_reg[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[0]_i_1__2_n_6 ),
        .Q(countU_reg[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[0]_i_1__2_n_5 ),
        .Q(countU_reg[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[0]_i_1__2_n_4 ),
        .Q(countU_reg[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[4]_i_1__2_n_7 ),
        .Q(countU_reg[4]),
        .R(i_reset));
  CARRY4 \countU_reg[4]_i_1__2 
       (.CI(\countU_reg[0]_i_1__2_n_0 ),
        .CO({\countU_reg[4]_i_1__2_n_0 ,\countU_reg[4]_i_1__2_n_1 ,\countU_reg[4]_i_1__2_n_2 ,\countU_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[4]_i_1__2_n_4 ,\countU_reg[4]_i_1__2_n_5 ,\countU_reg[4]_i_1__2_n_6 ,\countU_reg[4]_i_1__2_n_7 }),
        .S(countU_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[4]_i_1__2_n_6 ),
        .Q(countU_reg[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[4]_i_1__2_n_5 ),
        .Q(countU_reg[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[4]_i_1__2_n_4 ),
        .Q(countU_reg[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[8]_i_1__2_n_7 ),
        .Q(countU_reg[8]),
        .R(i_reset));
  CARRY4 \countU_reg[8]_i_1__2 
       (.CI(\countU_reg[4]_i_1__2_n_0 ),
        .CO({\countU_reg[8]_i_1__2_n_0 ,\countU_reg[8]_i_1__2_n_1 ,\countU_reg[8]_i_1__2_n_2 ,\countU_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[8]_i_1__2_n_4 ,\countU_reg[8]_i_1__2_n_5 ,\countU_reg[8]_i_1__2_n_6 ,\countU_reg[8]_i_1__2_n_7 }),
        .S(countU_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(\countU_reg[8]_i_1__2_n_6 ),
        .Q(countU_reg[9]),
        .R(i_reset));
  LUT3 #(
    .INIT(8'hF4)) 
    done_i_1__2
       (.I0(countP0__12),
        .I1(\countH_reg[0]_0 ),
        .I2(inv_done),
        .O(done_i_1__2_n_0));
  FDRE done_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(done_i_1__2_n_0),
        .Q(inv_done),
        .R(i_reset));
  LUT2 #(
    .INIT(4'h8)) 
    \output_a[17]_i_1__2 
       (.I0(countP0__12),
        .I1(\countH_reg[0]_0 ),
        .O(\output_a[17]_i_1__2_n_0 ));
  FDRE \output_a_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[0]),
        .Q(\output_a_reg_n_0_[0] ),
        .R(i_reset));
  FDRE \output_a_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[10]),
        .Q(\output_a_reg_n_0_[10] ),
        .R(i_reset));
  FDRE \output_a_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[11]),
        .Q(\output_a_reg_n_0_[11] ),
        .R(i_reset));
  FDRE \output_a_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[12]),
        .Q(\output_a_reg_n_0_[12] ),
        .R(i_reset));
  FDRE \output_a_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[13]),
        .Q(\output_a_reg_n_0_[13] ),
        .R(i_reset));
  FDRE \output_a_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[14]),
        .Q(\output_a_reg_n_0_[14] ),
        .R(i_reset));
  FDRE \output_a_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[15]),
        .Q(\output_a_reg_n_0_[15] ),
        .R(i_reset));
  FDRE \output_a_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[16]),
        .Q(\output_a_reg_n_0_[16] ),
        .R(i_reset));
  FDRE \output_a_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[17]),
        .Q(\output_a_reg_n_0_[17] ),
        .R(i_reset));
  FDRE \output_a_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[1]),
        .Q(\output_a_reg_n_0_[1] ),
        .R(i_reset));
  FDRE \output_a_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[2]),
        .Q(\output_a_reg_n_0_[2] ),
        .R(i_reset));
  FDRE \output_a_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[3]),
        .Q(\output_a_reg_n_0_[3] ),
        .R(i_reset));
  FDRE \output_a_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[4]),
        .Q(\output_a_reg_n_0_[4] ),
        .R(i_reset));
  FDRE \output_a_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[5]),
        .Q(\output_a_reg_n_0_[5] ),
        .R(i_reset));
  FDRE \output_a_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[6]),
        .Q(\output_a_reg_n_0_[6] ),
        .R(i_reset));
  FDRE \output_a_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[7]),
        .Q(\output_a_reg_n_0_[7] ),
        .R(i_reset));
  FDRE \output_a_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[8]),
        .Q(\output_a_reg_n_0_[8] ),
        .R(i_reset));
  FDRE \output_a_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(countU_reg[9]),
        .Q(\output_a_reg_n_0_[9] ),
        .R(i_reset));
  FDRE \output_d_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(pixel_result[0]),
        .Q(\output_d_reg_n_0_[0] ),
        .R(i_reset));
  FDRE \output_d_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(pixel_result[1]),
        .Q(\output_d_reg_n_0_[1] ),
        .R(i_reset));
  FDRE \output_d_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(pixel_result[2]),
        .Q(\output_d_reg_n_0_[2] ),
        .R(i_reset));
  FDRE \output_d_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(pixel_result[3]),
        .Q(\output_d_reg_n_0_[3] ),
        .R(i_reset));
  FDRE \output_d_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(pixel_result[4]),
        .Q(\output_d_reg_n_0_[4] ),
        .R(i_reset));
  FDRE \output_d_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(pixel_result[5]),
        .Q(\output_d_reg_n_0_[5] ),
        .R(i_reset));
  FDRE \output_d_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(pixel_result[6]),
        .Q(\output_d_reg_n_0_[6] ),
        .R(i_reset));
  FDRE \output_d_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__2_n_0 ),
        .D(pixel_result[7]),
        .Q(\output_d_reg_n_0_[7] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_result_reg[0] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(\pixel_result_reg[7]_0 [0]),
        .Q(pixel_result[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_result_reg[1] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(\pixel_result_reg[7]_0 [1]),
        .Q(pixel_result[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_result_reg[2] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(\pixel_result_reg[7]_0 [2]),
        .Q(pixel_result[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_result_reg[3] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(\pixel_result_reg[7]_0 [3]),
        .Q(pixel_result[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_result_reg[4] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(\pixel_result_reg[7]_0 [4]),
        .Q(pixel_result[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_result_reg[5] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(\pixel_result_reg[7]_0 [5]),
        .Q(pixel_result[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_result_reg[6] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(\pixel_result_reg[7]_0 [6]),
        .Q(pixel_result[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_result_reg[7] 
       (.C(i_clk),
        .CE(pixel_result_0),
        .D(\pixel_result_reg[7]_0 [7]),
        .Q(pixel_result[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lapacian_filter
   (Q,
    lap_done,
    \countV_reg[11]_0 ,
    \addr0_reg[17]_0 ,
    \output_a_reg[17]_0 ,
    \output_d_reg[7]_0 ,
    i_clk,
    i_reset,
    \accu_reg[3]_0 ,
    \accu_reg[7]_0 ,
    \accu_reg[11]_0 ,
    \accu_reg[11]_1 ,
    \countH_reg[0]_0 );
  output [6:0]Q;
  output lap_done;
  output \countV_reg[11]_0 ;
  output [17:0]\addr0_reg[17]_0 ;
  output [17:0]\output_a_reg[17]_0 ;
  output [7:0]\output_d_reg[7]_0 ;
  input i_clk;
  input i_reset;
  input [1:0]\accu_reg[3]_0 ;
  input [3:0]\accu_reg[7]_0 ;
  input [0:0]\accu_reg[11]_0 ;
  input [2:0]\accu_reg[11]_1 ;
  input \countH_reg[0]_0 ;

  wire [6:0]Q;
  wire [7:0]RESIZE;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire accu0__12;
  wire accu0_carry__0_i_1__0_n_0;
  wire accu0_carry__0_i_2__0_n_0;
  wire accu0_carry__0_i_3__0_n_0;
  wire accu0_carry__0_i_4__0_n_0;
  wire accu0_carry__0_i_5__0_n_0;
  wire accu0_carry__0_i_6__0_n_0;
  wire accu0_carry__0_n_0;
  wire accu0_carry__0_n_1;
  wire accu0_carry__0_n_2;
  wire accu0_carry__0_n_3;
  wire accu0_carry__1_i_1__0_n_0;
  wire accu0_carry__1_i_2__0_n_0;
  wire accu0_carry__1_i_3__0_n_0;
  wire accu0_carry__1_i_4__0_n_0;
  wire accu0_carry__1_n_0;
  wire accu0_carry__1_n_1;
  wire accu0_carry__1_n_2;
  wire accu0_carry__1_n_3;
  wire accu0_carry__2_i_1__0_n_0;
  wire accu0_carry_i_1__0_n_0;
  wire accu0_carry_i_2__0_n_0;
  wire accu0_carry_i_3__0_n_0;
  wire accu0_carry_i_4__0_n_0;
  wire accu0_carry_i_5__0_n_0;
  wire accu0_carry_i_6__0_n_0;
  wire accu0_carry_i_7__0_n_0;
  wire accu0_carry_i_8__0_n_0;
  wire accu0_carry_n_0;
  wire accu0_carry_n_1;
  wire accu0_carry_n_2;
  wire accu0_carry_n_3;
  wire accu1_carry__0_i_1__0_n_0;
  wire accu1_carry__0_i_2__0_n_0;
  wire accu1_carry__0_i_3__0_n_0;
  wire accu1_carry__0_i_4__0_n_0;
  wire accu1_carry__0_n_0;
  wire accu1_carry__0_n_1;
  wire accu1_carry__0_n_2;
  wire accu1_carry__0_n_3;
  wire accu1_carry__1_i_1__0_n_0;
  wire accu1_carry__1_i_2__0_n_0;
  wire accu1_carry__1_i_3__0_n_0;
  wire accu1_carry__1_i_4__0_n_0;
  wire accu1_carry__1_n_0;
  wire accu1_carry__1_n_1;
  wire accu1_carry__1_n_2;
  wire accu1_carry__1_n_3;
  wire accu1_carry__2_i_1__0_n_0;
  wire accu1_carry__2_i_2__0_n_0;
  wire accu1_carry__2_i_3__0_n_0;
  wire accu1_carry__2_i_4__0_n_0;
  wire accu1_carry__2_n_0;
  wire accu1_carry__2_n_1;
  wire accu1_carry__2_n_2;
  wire accu1_carry__2_n_3;
  wire accu1_carry_i_1__0_n_0;
  wire accu1_carry_i_2__0_n_0;
  wire accu1_carry_i_3__0_n_0;
  wire accu1_carry_i_4__0_n_0;
  wire accu1_carry_i_5__0_n_0;
  wire accu1_carry_i_6__0_n_0;
  wire accu1_carry_n_0;
  wire accu1_carry_n_1;
  wire accu1_carry_n_2;
  wire accu1_carry_n_3;
  wire [11:0]accu1_in;
  wire \accu[11]_i_1_n_0 ;
  wire \accu[11]_i_2_n_0 ;
  wire [0:0]\accu_reg[11]_0 ;
  wire [2:0]\accu_reg[11]_1 ;
  wire [1:0]\accu_reg[3]_0 ;
  wire [3:0]\accu_reg[7]_0 ;
  wire \accu_reg_n_0_[10] ;
  wire \accu_reg_n_0_[9] ;
  wire addr00__2_carry__0_i_1_n_0;
  wire addr00__2_carry__0_i_2_n_0;
  wire addr00__2_carry__0_i_3_n_0;
  wire addr00__2_carry__0_i_4_n_0;
  wire addr00__2_carry__0_i_5_n_0;
  wire addr00__2_carry__0_i_6_n_0;
  wire addr00__2_carry__0_i_7_n_0;
  wire addr00__2_carry__0_i_8_n_0;
  wire addr00__2_carry__0_n_0;
  wire addr00__2_carry__0_n_1;
  wire addr00__2_carry__0_n_2;
  wire addr00__2_carry__0_n_3;
  wire addr00__2_carry__0_n_4;
  wire addr00__2_carry__0_n_5;
  wire addr00__2_carry__0_n_6;
  wire addr00__2_carry__0_n_7;
  wire addr00__2_carry__1_i_1_n_0;
  wire addr00__2_carry__1_i_2_n_0;
  wire addr00__2_carry__1_i_3_n_0;
  wire addr00__2_carry__1_i_4_n_0;
  wire addr00__2_carry__1_i_5_n_0;
  wire addr00__2_carry__1_i_6_n_0;
  wire addr00__2_carry__1_i_7_n_0;
  wire addr00__2_carry__1_i_8_n_0;
  wire addr00__2_carry__1_n_0;
  wire addr00__2_carry__1_n_1;
  wire addr00__2_carry__1_n_2;
  wire addr00__2_carry__1_n_3;
  wire addr00__2_carry__1_n_4;
  wire addr00__2_carry__1_n_5;
  wire addr00__2_carry__1_n_6;
  wire addr00__2_carry__1_n_7;
  wire addr00__2_carry__2_i_1_n_0;
  wire addr00__2_carry__2_i_2_n_0;
  wire addr00__2_carry__2_i_3_n_0;
  wire addr00__2_carry__2_i_4_n_0;
  wire addr00__2_carry__2_n_0;
  wire addr00__2_carry__2_n_1;
  wire addr00__2_carry__2_n_2;
  wire addr00__2_carry__2_n_3;
  wire addr00__2_carry__2_n_4;
  wire addr00__2_carry__2_n_5;
  wire addr00__2_carry__2_n_6;
  wire addr00__2_carry__2_n_7;
  wire addr00__2_carry__3_i_1_n_0;
  wire addr00__2_carry__3_i_2_n_0;
  wire addr00__2_carry__3_n_3;
  wire addr00__2_carry__3_n_6;
  wire addr00__2_carry__3_n_7;
  wire addr00__2_carry_i_1_n_0;
  wire addr00__2_carry_i_2_n_0;
  wire addr00__2_carry_i_3_n_0;
  wire addr00__2_carry_i_4_n_0;
  wire addr00__2_carry_i_5_n_0;
  wire addr00__2_carry_i_6_n_0;
  wire addr00__2_carry_i_7_n_0;
  wire addr00__2_carry_i_8_n_0;
  wire addr00__2_carry_n_0;
  wire addr00__2_carry_n_1;
  wire addr00__2_carry_n_2;
  wire addr00__2_carry_n_3;
  wire addr00__2_carry_n_4;
  wire addr00__2_carry_n_5;
  wire addr00__2_carry_n_6;
  wire addr00__2_carry_n_7;
  wire \addr0[17]_i_1__0_n_0 ;
  wire [17:0]\addr0_reg[17]_0 ;
  wire \countH[0]_i_1__0_n_0 ;
  wire \countH[0]_i_3__0_n_0 ;
  wire [31:2]countH_reg;
  wire \countH_reg[0]_0 ;
  wire \countH_reg[0]_i_2__0_n_0 ;
  wire \countH_reg[0]_i_2__0_n_1 ;
  wire \countH_reg[0]_i_2__0_n_2 ;
  wire \countH_reg[0]_i_2__0_n_3 ;
  wire \countH_reg[0]_i_2__0_n_4 ;
  wire \countH_reg[0]_i_2__0_n_5 ;
  wire \countH_reg[0]_i_2__0_n_6 ;
  wire \countH_reg[0]_i_2__0_n_7 ;
  wire \countH_reg[12]_i_1__0_n_0 ;
  wire \countH_reg[12]_i_1__0_n_1 ;
  wire \countH_reg[12]_i_1__0_n_2 ;
  wire \countH_reg[12]_i_1__0_n_3 ;
  wire \countH_reg[12]_i_1__0_n_4 ;
  wire \countH_reg[12]_i_1__0_n_5 ;
  wire \countH_reg[12]_i_1__0_n_6 ;
  wire \countH_reg[12]_i_1__0_n_7 ;
  wire \countH_reg[16]_i_1__0_n_0 ;
  wire \countH_reg[16]_i_1__0_n_1 ;
  wire \countH_reg[16]_i_1__0_n_2 ;
  wire \countH_reg[16]_i_1__0_n_3 ;
  wire \countH_reg[16]_i_1__0_n_4 ;
  wire \countH_reg[16]_i_1__0_n_5 ;
  wire \countH_reg[16]_i_1__0_n_6 ;
  wire \countH_reg[16]_i_1__0_n_7 ;
  wire \countH_reg[20]_i_1__0_n_0 ;
  wire \countH_reg[20]_i_1__0_n_1 ;
  wire \countH_reg[20]_i_1__0_n_2 ;
  wire \countH_reg[20]_i_1__0_n_3 ;
  wire \countH_reg[20]_i_1__0_n_4 ;
  wire \countH_reg[20]_i_1__0_n_5 ;
  wire \countH_reg[20]_i_1__0_n_6 ;
  wire \countH_reg[20]_i_1__0_n_7 ;
  wire \countH_reg[24]_i_1__0_n_0 ;
  wire \countH_reg[24]_i_1__0_n_1 ;
  wire \countH_reg[24]_i_1__0_n_2 ;
  wire \countH_reg[24]_i_1__0_n_3 ;
  wire \countH_reg[24]_i_1__0_n_4 ;
  wire \countH_reg[24]_i_1__0_n_5 ;
  wire \countH_reg[24]_i_1__0_n_6 ;
  wire \countH_reg[24]_i_1__0_n_7 ;
  wire \countH_reg[28]_i_1__0_n_1 ;
  wire \countH_reg[28]_i_1__0_n_2 ;
  wire \countH_reg[28]_i_1__0_n_3 ;
  wire \countH_reg[28]_i_1__0_n_4 ;
  wire \countH_reg[28]_i_1__0_n_5 ;
  wire \countH_reg[28]_i_1__0_n_6 ;
  wire \countH_reg[28]_i_1__0_n_7 ;
  wire \countH_reg[4]_i_1__0_n_0 ;
  wire \countH_reg[4]_i_1__0_n_1 ;
  wire \countH_reg[4]_i_1__0_n_2 ;
  wire \countH_reg[4]_i_1__0_n_3 ;
  wire \countH_reg[4]_i_1__0_n_4 ;
  wire \countH_reg[4]_i_1__0_n_5 ;
  wire \countH_reg[4]_i_1__0_n_6 ;
  wire \countH_reg[4]_i_1__0_n_7 ;
  wire \countH_reg[8]_i_1__0_n_0 ;
  wire \countH_reg[8]_i_1__0_n_1 ;
  wire \countH_reg[8]_i_1__0_n_2 ;
  wire \countH_reg[8]_i_1__0_n_3 ;
  wire \countH_reg[8]_i_1__0_n_4 ;
  wire \countH_reg[8]_i_1__0_n_5 ;
  wire \countH_reg[8]_i_1__0_n_6 ;
  wire \countH_reg[8]_i_1__0_n_7 ;
  wire \countH_reg_n_0_[0] ;
  wire \countH_reg_n_0_[1] ;
  wire countP1_carry__0_i_1__0_n_0;
  wire countP1_carry__0_i_2__0_n_0;
  wire countP1_carry__0_i_3__0_n_0;
  wire countP1_carry__0_i_4__0_n_0;
  wire countP1_carry__0_n_0;
  wire countP1_carry__0_n_1;
  wire countP1_carry__0_n_2;
  wire countP1_carry__0_n_3;
  wire countP1_carry__1_i_1__0_n_0;
  wire countP1_carry__1_i_2__0_n_0;
  wire countP1_carry__1_i_3__0_n_0;
  wire countP1_carry__1_i_4__0_n_0;
  wire countP1_carry__1_n_0;
  wire countP1_carry__1_n_1;
  wire countP1_carry__1_n_2;
  wire countP1_carry__1_n_3;
  wire countP1_carry__2_i_1__0_n_0;
  wire countP1_carry__2_i_2__0_n_0;
  wire countP1_carry__2_i_3__0_n_0;
  wire countP1_carry__2_n_1;
  wire countP1_carry__2_n_2;
  wire countP1_carry__2_n_3;
  wire countP1_carry_i_1__0_n_0;
  wire countP1_carry_i_2__0_n_0;
  wire countP1_carry_i_3__0_n_0;
  wire countP1_carry_i_4__0_n_0;
  wire countP1_carry_i_5__0_n_0;
  wire countP1_carry_i_6__0_n_0;
  wire countP1_carry_i_7__0_n_0;
  wire countP1_carry_i_8__0_n_0;
  wire countP1_carry_n_0;
  wire countP1_carry_n_1;
  wire countP1_carry_n_2;
  wire countP1_carry_n_3;
  wire \countP[0]_i_2__0_n_0 ;
  wire \countP[0]_i_3__0_n_0 ;
  wire [31:0]countP_reg;
  wire \countP_reg[0]_i_1__0_n_0 ;
  wire \countP_reg[0]_i_1__0_n_1 ;
  wire \countP_reg[0]_i_1__0_n_2 ;
  wire \countP_reg[0]_i_1__0_n_3 ;
  wire \countP_reg[0]_i_1__0_n_4 ;
  wire \countP_reg[0]_i_1__0_n_5 ;
  wire \countP_reg[0]_i_1__0_n_6 ;
  wire \countP_reg[0]_i_1__0_n_7 ;
  wire \countP_reg[12]_i_1__0_n_0 ;
  wire \countP_reg[12]_i_1__0_n_1 ;
  wire \countP_reg[12]_i_1__0_n_2 ;
  wire \countP_reg[12]_i_1__0_n_3 ;
  wire \countP_reg[12]_i_1__0_n_4 ;
  wire \countP_reg[12]_i_1__0_n_5 ;
  wire \countP_reg[12]_i_1__0_n_6 ;
  wire \countP_reg[12]_i_1__0_n_7 ;
  wire \countP_reg[16]_i_1__0_n_0 ;
  wire \countP_reg[16]_i_1__0_n_1 ;
  wire \countP_reg[16]_i_1__0_n_2 ;
  wire \countP_reg[16]_i_1__0_n_3 ;
  wire \countP_reg[16]_i_1__0_n_4 ;
  wire \countP_reg[16]_i_1__0_n_5 ;
  wire \countP_reg[16]_i_1__0_n_6 ;
  wire \countP_reg[16]_i_1__0_n_7 ;
  wire \countP_reg[20]_i_1__0_n_0 ;
  wire \countP_reg[20]_i_1__0_n_1 ;
  wire \countP_reg[20]_i_1__0_n_2 ;
  wire \countP_reg[20]_i_1__0_n_3 ;
  wire \countP_reg[20]_i_1__0_n_4 ;
  wire \countP_reg[20]_i_1__0_n_5 ;
  wire \countP_reg[20]_i_1__0_n_6 ;
  wire \countP_reg[20]_i_1__0_n_7 ;
  wire \countP_reg[24]_i_1__0_n_0 ;
  wire \countP_reg[24]_i_1__0_n_1 ;
  wire \countP_reg[24]_i_1__0_n_2 ;
  wire \countP_reg[24]_i_1__0_n_3 ;
  wire \countP_reg[24]_i_1__0_n_4 ;
  wire \countP_reg[24]_i_1__0_n_5 ;
  wire \countP_reg[24]_i_1__0_n_6 ;
  wire \countP_reg[24]_i_1__0_n_7 ;
  wire \countP_reg[28]_i_1__0_n_1 ;
  wire \countP_reg[28]_i_1__0_n_2 ;
  wire \countP_reg[28]_i_1__0_n_3 ;
  wire \countP_reg[28]_i_1__0_n_4 ;
  wire \countP_reg[28]_i_1__0_n_5 ;
  wire \countP_reg[28]_i_1__0_n_6 ;
  wire \countP_reg[28]_i_1__0_n_7 ;
  wire \countP_reg[4]_i_1__0_n_0 ;
  wire \countP_reg[4]_i_1__0_n_1 ;
  wire \countP_reg[4]_i_1__0_n_2 ;
  wire \countP_reg[4]_i_1__0_n_3 ;
  wire \countP_reg[4]_i_1__0_n_4 ;
  wire \countP_reg[4]_i_1__0_n_5 ;
  wire \countP_reg[4]_i_1__0_n_6 ;
  wire \countP_reg[4]_i_1__0_n_7 ;
  wire \countP_reg[8]_i_1__0_n_0 ;
  wire \countP_reg[8]_i_1__0_n_1 ;
  wire \countP_reg[8]_i_1__0_n_2 ;
  wire \countP_reg[8]_i_1__0_n_3 ;
  wire \countP_reg[8]_i_1__0_n_4 ;
  wire \countP_reg[8]_i_1__0_n_5 ;
  wire \countP_reg[8]_i_1__0_n_6 ;
  wire \countP_reg[8]_i_1__0_n_7 ;
  wire \countU[0]_i_2__0_n_0 ;
  wire [17:0]countU_reg;
  wire \countU_reg[0]_i_1__0_n_0 ;
  wire \countU_reg[0]_i_1__0_n_1 ;
  wire \countU_reg[0]_i_1__0_n_2 ;
  wire \countU_reg[0]_i_1__0_n_3 ;
  wire \countU_reg[0]_i_1__0_n_4 ;
  wire \countU_reg[0]_i_1__0_n_5 ;
  wire \countU_reg[0]_i_1__0_n_6 ;
  wire \countU_reg[0]_i_1__0_n_7 ;
  wire \countU_reg[12]_i_1__0_n_0 ;
  wire \countU_reg[12]_i_1__0_n_1 ;
  wire \countU_reg[12]_i_1__0_n_2 ;
  wire \countU_reg[12]_i_1__0_n_3 ;
  wire \countU_reg[12]_i_1__0_n_4 ;
  wire \countU_reg[12]_i_1__0_n_5 ;
  wire \countU_reg[12]_i_1__0_n_6 ;
  wire \countU_reg[12]_i_1__0_n_7 ;
  wire \countU_reg[16]_i_1__0_n_3 ;
  wire \countU_reg[16]_i_1__0_n_6 ;
  wire \countU_reg[16]_i_1__0_n_7 ;
  wire \countU_reg[4]_i_1__0_n_0 ;
  wire \countU_reg[4]_i_1__0_n_1 ;
  wire \countU_reg[4]_i_1__0_n_2 ;
  wire \countU_reg[4]_i_1__0_n_3 ;
  wire \countU_reg[4]_i_1__0_n_4 ;
  wire \countU_reg[4]_i_1__0_n_5 ;
  wire \countU_reg[4]_i_1__0_n_6 ;
  wire \countU_reg[4]_i_1__0_n_7 ;
  wire \countU_reg[8]_i_1__0_n_0 ;
  wire \countU_reg[8]_i_1__0_n_1 ;
  wire \countU_reg[8]_i_1__0_n_2 ;
  wire \countU_reg[8]_i_1__0_n_3 ;
  wire \countU_reg[8]_i_1__0_n_4 ;
  wire \countU_reg[8]_i_1__0_n_5 ;
  wire \countU_reg[8]_i_1__0_n_6 ;
  wire \countU_reg[8]_i_1__0_n_7 ;
  wire \countV[0]_i_2_n_0 ;
  wire [2:0]countV_reg;
  wire \countV_reg[0]_i_1__0_n_0 ;
  wire \countV_reg[0]_i_1__0_n_1 ;
  wire \countV_reg[0]_i_1__0_n_2 ;
  wire \countV_reg[0]_i_1__0_n_3 ;
  wire \countV_reg[0]_i_1__0_n_4 ;
  wire \countV_reg[0]_i_1__0_n_5 ;
  wire \countV_reg[0]_i_1__0_n_6 ;
  wire \countV_reg[0]_i_1__0_n_7 ;
  wire \countV_reg[11]_0 ;
  wire \countV_reg[12]_i_1__0_n_0 ;
  wire \countV_reg[12]_i_1__0_n_1 ;
  wire \countV_reg[12]_i_1__0_n_2 ;
  wire \countV_reg[12]_i_1__0_n_3 ;
  wire \countV_reg[12]_i_1__0_n_4 ;
  wire \countV_reg[12]_i_1__0_n_5 ;
  wire \countV_reg[12]_i_1__0_n_6 ;
  wire \countV_reg[12]_i_1__0_n_7 ;
  wire \countV_reg[16]_i_1__0_n_0 ;
  wire \countV_reg[16]_i_1__0_n_1 ;
  wire \countV_reg[16]_i_1__0_n_2 ;
  wire \countV_reg[16]_i_1__0_n_3 ;
  wire \countV_reg[16]_i_1__0_n_4 ;
  wire \countV_reg[16]_i_1__0_n_5 ;
  wire \countV_reg[16]_i_1__0_n_6 ;
  wire \countV_reg[16]_i_1__0_n_7 ;
  wire \countV_reg[20]_i_1__0_n_0 ;
  wire \countV_reg[20]_i_1__0_n_1 ;
  wire \countV_reg[20]_i_1__0_n_2 ;
  wire \countV_reg[20]_i_1__0_n_3 ;
  wire \countV_reg[20]_i_1__0_n_4 ;
  wire \countV_reg[20]_i_1__0_n_5 ;
  wire \countV_reg[20]_i_1__0_n_6 ;
  wire \countV_reg[20]_i_1__0_n_7 ;
  wire \countV_reg[24]_i_1__0_n_0 ;
  wire \countV_reg[24]_i_1__0_n_1 ;
  wire \countV_reg[24]_i_1__0_n_2 ;
  wire \countV_reg[24]_i_1__0_n_3 ;
  wire \countV_reg[24]_i_1__0_n_4 ;
  wire \countV_reg[24]_i_1__0_n_5 ;
  wire \countV_reg[24]_i_1__0_n_6 ;
  wire \countV_reg[24]_i_1__0_n_7 ;
  wire \countV_reg[28]_i_1__0_n_1 ;
  wire \countV_reg[28]_i_1__0_n_2 ;
  wire \countV_reg[28]_i_1__0_n_3 ;
  wire \countV_reg[28]_i_1__0_n_4 ;
  wire \countV_reg[28]_i_1__0_n_5 ;
  wire \countV_reg[28]_i_1__0_n_6 ;
  wire \countV_reg[28]_i_1__0_n_7 ;
  wire \countV_reg[4]_i_1__0_n_0 ;
  wire \countV_reg[4]_i_1__0_n_1 ;
  wire \countV_reg[4]_i_1__0_n_2 ;
  wire \countV_reg[4]_i_1__0_n_3 ;
  wire \countV_reg[4]_i_1__0_n_4 ;
  wire \countV_reg[4]_i_1__0_n_5 ;
  wire \countV_reg[4]_i_1__0_n_6 ;
  wire \countV_reg[4]_i_1__0_n_7 ;
  wire \countV_reg[8]_i_1__0_n_0 ;
  wire \countV_reg[8]_i_1__0_n_1 ;
  wire \countV_reg[8]_i_1__0_n_2 ;
  wire \countV_reg[8]_i_1__0_n_3 ;
  wire \countV_reg[8]_i_1__0_n_4 ;
  wire \countV_reg[8]_i_1__0_n_5 ;
  wire \countV_reg[8]_i_1__0_n_6 ;
  wire \countV_reg[8]_i_1__0_n_7 ;
  wire [31:3]countV_reg__0;
  wire done_i_1__0_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_13_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_15_n_0;
  wire i__carry_i_16_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_18_n_0;
  wire i__carry_i_19_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_24_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_26_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire i_clk;
  wire i_reset;
  wire lap_done;
  wire \output_a[17]_i_1__0_n_0 ;
  wire [17:0]\output_a_reg[17]_0 ;
  wire [7:0]\output_d_reg[7]_0 ;
  wire [3:3]\NLW__inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]NLW_accu0_carry_O_UNCONNECTED;
  wire [3:0]NLW_accu0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_accu0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_accu0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_accu0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_accu1_carry_O_UNCONNECTED;
  wire [3:0]NLW_accu1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_accu1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_accu1_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_addr00__2_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_addr00__2_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_countH_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]NLW_countP1_carry_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_countP1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_countP_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_countU_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_countU_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_countV_reg[28]_i_1__0_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(RESIZE[0]),
        .DI({Q[1:0],RESIZE[1],i__carry_i_1_n_0}),
        .O(accu1_in[3:0]),
        .S({\accu_reg[3]_0 ,i__carry_i_4__3_n_0,i__carry_i_5__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O(accu1_in[7:4]),
        .S(\accu_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW__inferred__0/i__carry__1_CO_UNCONNECTED [3],\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\accu_reg_n_0_[10] ,\accu_reg_n_0_[9] ,Q[6]}),
        .O(accu1_in[11:8]),
        .S({i__carry__1_i_1__3_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,\accu_reg[11]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu0_carry
       (.CI(1'b0),
        .CO({accu0_carry_n_0,accu0_carry_n_1,accu0_carry_n_2,accu0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({accu0_carry_i_1__0_n_0,accu0_carry_i_2__0_n_0,accu0_carry_i_3__0_n_0,accu0_carry_i_4__0_n_0}),
        .O(NLW_accu0_carry_O_UNCONNECTED[3:0]),
        .S({accu0_carry_i_5__0_n_0,accu0_carry_i_6__0_n_0,accu0_carry_i_7__0_n_0,accu0_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu0_carry__0
       (.CI(accu0_carry_n_0),
        .CO({accu0_carry__0_n_0,accu0_carry__0_n_1,accu0_carry__0_n_2,accu0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,accu0_carry__0_i_1__0_n_0,accu0_carry__0_i_2__0_n_0}),
        .O(NLW_accu0_carry__0_O_UNCONNECTED[3:0]),
        .S({accu0_carry__0_i_3__0_n_0,accu0_carry__0_i_4__0_n_0,accu0_carry__0_i_5__0_n_0,accu0_carry__0_i_6__0_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    accu0_carry__0_i_1__0
       (.I0(countP_reg[16]),
        .I1(countP_reg[17]),
        .O(accu0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu0_carry__0_i_2__0
       (.I0(countP_reg[15]),
        .O(accu0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__0_i_3__0
       (.I0(countP_reg[21]),
        .I1(countP_reg[20]),
        .O(accu0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__0_i_4__0
       (.I0(countP_reg[19]),
        .I1(countP_reg[18]),
        .O(accu0_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    accu0_carry__0_i_5__0
       (.I0(countP_reg[17]),
        .I1(countP_reg[16]),
        .O(accu0_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry__0_i_6__0
       (.I0(countP_reg[15]),
        .I1(countP_reg[14]),
        .O(accu0_carry__0_i_6__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu0_carry__1
       (.CI(accu0_carry__0_n_0),
        .CO({accu0_carry__1_n_0,accu0_carry__1_n_1,accu0_carry__1_n_2,accu0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_accu0_carry__1_O_UNCONNECTED[3:0]),
        .S({accu0_carry__1_i_1__0_n_0,accu0_carry__1_i_2__0_n_0,accu0_carry__1_i_3__0_n_0,accu0_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__1_i_1__0
       (.I0(countP_reg[29]),
        .I1(countP_reg[28]),
        .O(accu0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__1_i_2__0
       (.I0(countP_reg[27]),
        .I1(countP_reg[26]),
        .O(accu0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__1_i_3__0
       (.I0(countP_reg[25]),
        .I1(countP_reg[24]),
        .O(accu0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__1_i_4__0
       (.I0(countP_reg[23]),
        .I1(countP_reg[22]),
        .O(accu0_carry__1_i_4__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu0_carry__2
       (.CI(accu0_carry__1_n_0),
        .CO({NLW_accu0_carry__2_CO_UNCONNECTED[3:1],accu0__12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countP_reg[31]}),
        .O(NLW_accu0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,accu0_carry__2_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry__2_i_1__0
       (.I0(countP_reg[31]),
        .I1(countP_reg[30]),
        .O(accu0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu0_carry_i_1__0
       (.I0(countP_reg[13]),
        .O(accu0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu0_carry_i_2__0
       (.I0(countP_reg[11]),
        .O(accu0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu0_carry_i_3__0
       (.I0(countP_reg[8]),
        .I1(countP_reg[9]),
        .O(accu0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    accu0_carry_i_4__0
       (.I0(countP_reg[7]),
        .O(accu0_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry_i_5__0
       (.I0(countP_reg[13]),
        .I1(countP_reg[12]),
        .O(accu0_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry_i_6__0
       (.I0(countP_reg[11]),
        .I1(countP_reg[10]),
        .O(accu0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry_i_7__0
       (.I0(countP_reg[8]),
        .I1(countP_reg[9]),
        .O(accu0_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu0_carry_i_8__0
       (.I0(countP_reg[7]),
        .I1(countP_reg[6]),
        .O(accu0_carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu1_carry
       (.CI(1'b0),
        .CO({accu1_carry_n_0,accu1_carry_n_1,accu1_carry_n_2,accu1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,accu1_carry_i_1__0_n_0,accu1_carry_i_2__0_n_0}),
        .O(NLW_accu1_carry_O_UNCONNECTED[3:0]),
        .S({accu1_carry_i_3__0_n_0,accu1_carry_i_4__0_n_0,accu1_carry_i_5__0_n_0,accu1_carry_i_6__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu1_carry__0
       (.CI(accu1_carry_n_0),
        .CO({accu1_carry__0_n_0,accu1_carry__0_n_1,accu1_carry__0_n_2,accu1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_accu1_carry__0_O_UNCONNECTED[3:0]),
        .S({accu1_carry__0_i_1__0_n_0,accu1_carry__0_i_2__0_n_0,accu1_carry__0_i_3__0_n_0,accu1_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__0_i_1__0
       (.I0(countV_reg__0[15]),
        .I1(countV_reg__0[14]),
        .O(accu1_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__0_i_2__0
       (.I0(countV_reg__0[13]),
        .I1(countV_reg__0[12]),
        .O(accu1_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__0_i_3__0
       (.I0(countV_reg__0[11]),
        .I1(countV_reg__0[10]),
        .O(accu1_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__0_i_4__0
       (.I0(countV_reg__0[9]),
        .I1(countV_reg__0[8]),
        .O(accu1_carry__0_i_4__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu1_carry__1
       (.CI(accu1_carry__0_n_0),
        .CO({accu1_carry__1_n_0,accu1_carry__1_n_1,accu1_carry__1_n_2,accu1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_accu1_carry__1_O_UNCONNECTED[3:0]),
        .S({accu1_carry__1_i_1__0_n_0,accu1_carry__1_i_2__0_n_0,accu1_carry__1_i_3__0_n_0,accu1_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__1_i_1__0
       (.I0(countV_reg__0[23]),
        .I1(countV_reg__0[22]),
        .O(accu1_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__1_i_2__0
       (.I0(countV_reg__0[21]),
        .I1(countV_reg__0[20]),
        .O(accu1_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__1_i_3__0
       (.I0(countV_reg__0[19]),
        .I1(countV_reg__0[18]),
        .O(accu1_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__1_i_4__0
       (.I0(countV_reg__0[17]),
        .I1(countV_reg__0[16]),
        .O(accu1_carry__1_i_4__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 accu1_carry__2
       (.CI(accu1_carry__1_n_0),
        .CO({accu1_carry__2_n_0,accu1_carry__2_n_1,accu1_carry__2_n_2,accu1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({countV_reg__0[31],1'b0,1'b0,1'b0}),
        .O(NLW_accu1_carry__2_O_UNCONNECTED[3:0]),
        .S({accu1_carry__2_i_1__0_n_0,accu1_carry__2_i_2__0_n_0,accu1_carry__2_i_3__0_n_0,accu1_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__2_i_1__0
       (.I0(countV_reg__0[31]),
        .I1(countV_reg__0[30]),
        .O(accu1_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__2_i_2__0
       (.I0(countV_reg__0[29]),
        .I1(countV_reg__0[28]),
        .O(accu1_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__2_i_3__0
       (.I0(countV_reg__0[27]),
        .I1(countV_reg__0[26]),
        .O(accu1_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry__2_i_4__0
       (.I0(countV_reg__0[25]),
        .I1(countV_reg__0[24]),
        .O(accu1_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry_i_1__0
       (.I0(countV_reg[2]),
        .I1(countV_reg__0[3]),
        .O(accu1_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry_i_2__0
       (.I0(countV_reg[0]),
        .I1(countV_reg[1]),
        .O(accu1_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry_i_3__0
       (.I0(countV_reg__0[7]),
        .I1(countV_reg__0[6]),
        .O(accu1_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    accu1_carry_i_4__0
       (.I0(countV_reg__0[5]),
        .I1(countV_reg__0[4]),
        .O(accu1_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu1_carry_i_5__0
       (.I0(countV_reg[2]),
        .I1(countV_reg__0[3]),
        .O(accu1_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    accu1_carry_i_6__0
       (.I0(countV_reg[0]),
        .I1(countV_reg[1]),
        .O(accu1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \accu[11]_i_1 
       (.I0(i_reset),
        .I1(accu1_carry__2_n_0),
        .I2(accu0__12),
        .I3(\countH_reg[0]_0 ),
        .O(\accu[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \accu[11]_i_2 
       (.I0(accu0__12),
        .I1(\countH_reg[0]_0 ),
        .O(\accu[11]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[0] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[0]),
        .Q(RESIZE[0]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[10] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[10]),
        .Q(\accu_reg_n_0_[10] ),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[11] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[11]),
        .Q(RESIZE[7]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[1] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[1]),
        .Q(RESIZE[1]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[2] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[2]),
        .Q(Q[0]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[3] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[3]),
        .Q(Q[1]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[4] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[4]),
        .Q(Q[2]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[5] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[5]),
        .Q(Q[3]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[6] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[6]),
        .Q(Q[4]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[7] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[7]),
        .Q(Q[5]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[8] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[8]),
        .Q(Q[6]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accu_reg[9] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(accu1_in[9]),
        .Q(\accu_reg_n_0_[9] ),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00__2_carry
       (.CI(1'b0),
        .CO({addr00__2_carry_n_0,addr00__2_carry_n_1,addr00__2_carry_n_2,addr00__2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({addr00__2_carry_i_1_n_0,addr00__2_carry_i_2_n_0,addr00__2_carry_i_3_n_0,addr00__2_carry_i_4_n_0}),
        .O({addr00__2_carry_n_4,addr00__2_carry_n_5,addr00__2_carry_n_6,addr00__2_carry_n_7}),
        .S({addr00__2_carry_i_5_n_0,addr00__2_carry_i_6_n_0,addr00__2_carry_i_7_n_0,addr00__2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00__2_carry__0
       (.CI(addr00__2_carry_n_0),
        .CO({addr00__2_carry__0_n_0,addr00__2_carry__0_n_1,addr00__2_carry__0_n_2,addr00__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({addr00__2_carry__0_i_1_n_0,addr00__2_carry__0_i_2_n_0,addr00__2_carry__0_i_3_n_0,addr00__2_carry__0_i_4_n_0}),
        .O({addr00__2_carry__0_n_4,addr00__2_carry__0_n_5,addr00__2_carry__0_n_6,addr00__2_carry__0_n_7}),
        .S({addr00__2_carry__0_i_5_n_0,addr00__2_carry__0_i_6_n_0,addr00__2_carry__0_i_7_n_0,addr00__2_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h80)) 
    addr00__2_carry__0_i_1
       (.I0(countP_reg[6]),
        .I1(countP_reg[5]),
        .I2(countP_reg[4]),
        .O(addr00__2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    addr00__2_carry__0_i_2
       (.I0(countP_reg[5]),
        .I1(countP_reg[4]),
        .I2(countP_reg[6]),
        .O(addr00__2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    addr00__2_carry__0_i_3
       (.I0(countV_reg[0]),
        .I1(countV_reg[1]),
        .O(addr00__2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    addr00__2_carry__0_i_4
       (.I0(countP_reg[3]),
        .I1(countV_reg[1]),
        .O(addr00__2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    addr00__2_carry__0_i_5
       (.I0(addr00__2_carry__0_i_1_n_0),
        .I1(countV_reg[0]),
        .I2(countV_reg[1]),
        .I3(countP_reg[7]),
        .O(addr00__2_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h95956A95)) 
    addr00__2_carry__0_i_6
       (.I0(countP_reg[6]),
        .I1(countP_reg[5]),
        .I2(countP_reg[4]),
        .I3(countV_reg[1]),
        .I4(countV_reg[0]),
        .O(addr00__2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    addr00__2_carry__0_i_7
       (.I0(countV_reg[1]),
        .I1(countV_reg[0]),
        .I2(countP_reg[5]),
        .I3(countP_reg[4]),
        .O(addr00__2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    addr00__2_carry__0_i_8
       (.I0(countV_reg[1]),
        .I1(countP_reg[3]),
        .I2(countP_reg[4]),
        .O(addr00__2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00__2_carry__1
       (.CI(addr00__2_carry__0_n_0),
        .CO({addr00__2_carry__1_n_0,addr00__2_carry__1_n_1,addr00__2_carry__1_n_2,addr00__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({addr00__2_carry__1_i_1_n_0,addr00__2_carry__1_i_2_n_0,addr00__2_carry__1_i_3_n_0,addr00__2_carry__1_i_4_n_0}),
        .O({addr00__2_carry__1_n_4,addr00__2_carry__1_n_5,addr00__2_carry__1_n_6,addr00__2_carry__1_n_7}),
        .S({addr00__2_carry__1_i_5_n_0,addr00__2_carry__1_i_6_n_0,addr00__2_carry__1_i_7_n_0,addr00__2_carry__1_i_8_n_0}));
  LUT3 #(
    .INIT(8'hEF)) 
    addr00__2_carry__1_i_1
       (.I0(countP_reg[10]),
        .I1(countV_reg[1]),
        .I2(countV_reg[0]),
        .O(addr00__2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h28)) 
    addr00__2_carry__1_i_2
       (.I0(countP_reg[9]),
        .I1(countV_reg[1]),
        .I2(countV_reg[0]),
        .O(addr00__2_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    addr00__2_carry__1_i_3
       (.I0(countP_reg[8]),
        .I1(countV_reg[1]),
        .I2(countV_reg[0]),
        .O(addr00__2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    addr00__2_carry__1_i_4
       (.I0(countV_reg[1]),
        .I1(countV_reg[0]),
        .I2(countP_reg[7]),
        .O(addr00__2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFD02)) 
    addr00__2_carry__1_i_5
       (.I0(countV_reg[0]),
        .I1(countV_reg[1]),
        .I2(countP_reg[10]),
        .I3(countP_reg[11]),
        .O(addr00__2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hDB24)) 
    addr00__2_carry__1_i_6
       (.I0(countP_reg[9]),
        .I1(countV_reg[0]),
        .I2(countV_reg[1]),
        .I3(countP_reg[10]),
        .O(addr00__2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    addr00__2_carry__1_i_7
       (.I0(addr00__2_carry__1_i_3_n_0),
        .I1(countV_reg[0]),
        .I2(countV_reg[1]),
        .I3(countP_reg[9]),
        .O(addr00__2_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    addr00__2_carry__1_i_8
       (.I0(countP_reg[8]),
        .I1(countV_reg[1]),
        .I2(countV_reg[0]),
        .I3(countP_reg[7]),
        .O(addr00__2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00__2_carry__2
       (.CI(addr00__2_carry__1_n_0),
        .CO({addr00__2_carry__2_n_0,addr00__2_carry__2_n_1,addr00__2_carry__2_n_2,addr00__2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(countP_reg[14:11]),
        .O({addr00__2_carry__2_n_4,addr00__2_carry__2_n_5,addr00__2_carry__2_n_6,addr00__2_carry__2_n_7}),
        .S({addr00__2_carry__2_i_1_n_0,addr00__2_carry__2_i_2_n_0,addr00__2_carry__2_i_3_n_0,addr00__2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    addr00__2_carry__2_i_1
       (.I0(countP_reg[14]),
        .I1(countP_reg[15]),
        .O(addr00__2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    addr00__2_carry__2_i_2
       (.I0(countP_reg[13]),
        .I1(countP_reg[14]),
        .O(addr00__2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    addr00__2_carry__2_i_3
       (.I0(countP_reg[12]),
        .I1(countP_reg[13]),
        .O(addr00__2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    addr00__2_carry__2_i_4
       (.I0(countP_reg[11]),
        .I1(countP_reg[12]),
        .O(addr00__2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00__2_carry__3
       (.CI(addr00__2_carry__2_n_0),
        .CO({NLW_addr00__2_carry__3_CO_UNCONNECTED[3:1],addr00__2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countP_reg[15]}),
        .O({NLW_addr00__2_carry__3_O_UNCONNECTED[3:2],addr00__2_carry__3_n_6,addr00__2_carry__3_n_7}),
        .S({1'b0,1'b0,addr00__2_carry__3_i_1_n_0,addr00__2_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    addr00__2_carry__3_i_1
       (.I0(countP_reg[17]),
        .I1(countP_reg[16]),
        .O(addr00__2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    addr00__2_carry__3_i_2
       (.I0(countP_reg[15]),
        .I1(countP_reg[16]),
        .O(addr00__2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    addr00__2_carry_i_1
       (.I0(countV_reg[0]),
        .I1(countP_reg[2]),
        .O(addr00__2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE0)) 
    addr00__2_carry_i_2
       (.I0(countV_reg[0]),
        .I1(countV_reg[1]),
        .I2(countP_reg[1]),
        .O(addr00__2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    addr00__2_carry_i_3
       (.I0(countP_reg[0]),
        .I1(countV_reg[1]),
        .I2(countV_reg[0]),
        .I3(countV_reg[2]),
        .O(addr00__2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hEA15)) 
    addr00__2_carry_i_4
       (.I0(countV_reg[2]),
        .I1(countV_reg[0]),
        .I2(countV_reg[1]),
        .I3(countP_reg[0]),
        .O(addr00__2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h7887)) 
    addr00__2_carry_i_5
       (.I0(countP_reg[2]),
        .I1(countV_reg[0]),
        .I2(countP_reg[3]),
        .I3(countV_reg[1]),
        .O(addr00__2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hA578)) 
    addr00__2_carry_i_6
       (.I0(countP_reg[1]),
        .I1(countV_reg[1]),
        .I2(countP_reg[2]),
        .I3(countV_reg[0]),
        .O(addr00__2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hF0E1E11E)) 
    addr00__2_carry_i_7
       (.I0(countV_reg[2]),
        .I1(countP_reg[0]),
        .I2(countP_reg[1]),
        .I3(countV_reg[1]),
        .I4(countV_reg[0]),
        .O(addr00__2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h556A)) 
    addr00__2_carry_i_8
       (.I0(countP_reg[0]),
        .I1(countV_reg[1]),
        .I2(countV_reg[0]),
        .I3(countV_reg[2]),
        .O(addr00__2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \addr0[17]_i_1__0 
       (.I0(\countH_reg[0]_0 ),
        .I1(accu0__12),
        .I2(accu1_carry__2_n_0),
        .I3(i_reset),
        .O(\addr0[17]_i_1__0_n_0 ));
  FDRE \addr0_reg[0] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry_n_7),
        .Q(\addr0_reg[17]_0 [0]),
        .R(1'b0));
  FDRE \addr0_reg[10] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__1_n_5),
        .Q(\addr0_reg[17]_0 [10]),
        .R(1'b0));
  FDRE \addr0_reg[11] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__1_n_4),
        .Q(\addr0_reg[17]_0 [11]),
        .R(1'b0));
  FDRE \addr0_reg[12] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__2_n_7),
        .Q(\addr0_reg[17]_0 [12]),
        .R(1'b0));
  FDRE \addr0_reg[13] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__2_n_6),
        .Q(\addr0_reg[17]_0 [13]),
        .R(1'b0));
  FDRE \addr0_reg[14] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__2_n_5),
        .Q(\addr0_reg[17]_0 [14]),
        .R(1'b0));
  FDRE \addr0_reg[15] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__2_n_4),
        .Q(\addr0_reg[17]_0 [15]),
        .R(1'b0));
  FDRE \addr0_reg[16] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__3_n_7),
        .Q(\addr0_reg[17]_0 [16]),
        .R(1'b0));
  FDRE \addr0_reg[17] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__3_n_6),
        .Q(\addr0_reg[17]_0 [17]),
        .R(1'b0));
  FDRE \addr0_reg[1] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry_n_6),
        .Q(\addr0_reg[17]_0 [1]),
        .R(1'b0));
  FDRE \addr0_reg[2] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry_n_5),
        .Q(\addr0_reg[17]_0 [2]),
        .R(1'b0));
  FDRE \addr0_reg[3] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry_n_4),
        .Q(\addr0_reg[17]_0 [3]),
        .R(1'b0));
  FDRE \addr0_reg[4] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__0_n_7),
        .Q(\addr0_reg[17]_0 [4]),
        .R(1'b0));
  FDRE \addr0_reg[5] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__0_n_6),
        .Q(\addr0_reg[17]_0 [5]),
        .R(1'b0));
  FDRE \addr0_reg[6] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__0_n_5),
        .Q(\addr0_reg[17]_0 [6]),
        .R(1'b0));
  FDRE \addr0_reg[7] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__0_n_4),
        .Q(\addr0_reg[17]_0 [7]),
        .R(1'b0));
  FDRE \addr0_reg[8] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__1_n_7),
        .Q(\addr0_reg[17]_0 [8]),
        .R(1'b0));
  FDRE \addr0_reg[9] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__0_n_0 ),
        .D(addr00__2_carry__1_n_6),
        .Q(\addr0_reg[17]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF00FF08)) 
    \countH[0]_i_1__0 
       (.I0(\countH_reg[0]_0 ),
        .I1(accu0__12),
        .I2(accu1_carry__2_n_0),
        .I3(i_reset),
        .I4(countP1_carry__2_n_1),
        .O(\countH[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \countH[0]_i_3__0 
       (.I0(\countH_reg_n_0_[0] ),
        .O(\countH[0]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[0]_i_2__0_n_7 ),
        .Q(\countH_reg_n_0_[0] ),
        .R(\countH[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\countH_reg[0]_i_2__0_n_0 ,\countH_reg[0]_i_2__0_n_1 ,\countH_reg[0]_i_2__0_n_2 ,\countH_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countH_reg[0]_i_2__0_n_4 ,\countH_reg[0]_i_2__0_n_5 ,\countH_reg[0]_i_2__0_n_6 ,\countH_reg[0]_i_2__0_n_7 }),
        .S({countH_reg[3:2],\countH_reg_n_0_[1] ,\countH[0]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[8]_i_1__0_n_5 ),
        .Q(countH_reg[10]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[8]_i_1__0_n_4 ),
        .Q(countH_reg[11]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[12]_i_1__0_n_7 ),
        .Q(countH_reg[12]),
        .R(\countH[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[12]_i_1__0 
       (.CI(\countH_reg[8]_i_1__0_n_0 ),
        .CO({\countH_reg[12]_i_1__0_n_0 ,\countH_reg[12]_i_1__0_n_1 ,\countH_reg[12]_i_1__0_n_2 ,\countH_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[12]_i_1__0_n_4 ,\countH_reg[12]_i_1__0_n_5 ,\countH_reg[12]_i_1__0_n_6 ,\countH_reg[12]_i_1__0_n_7 }),
        .S(countH_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[12]_i_1__0_n_6 ),
        .Q(countH_reg[13]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[12]_i_1__0_n_5 ),
        .Q(countH_reg[14]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[12]_i_1__0_n_4 ),
        .Q(countH_reg[15]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[16]_i_1__0_n_7 ),
        .Q(countH_reg[16]),
        .R(\countH[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[16]_i_1__0 
       (.CI(\countH_reg[12]_i_1__0_n_0 ),
        .CO({\countH_reg[16]_i_1__0_n_0 ,\countH_reg[16]_i_1__0_n_1 ,\countH_reg[16]_i_1__0_n_2 ,\countH_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[16]_i_1__0_n_4 ,\countH_reg[16]_i_1__0_n_5 ,\countH_reg[16]_i_1__0_n_6 ,\countH_reg[16]_i_1__0_n_7 }),
        .S(countH_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[16]_i_1__0_n_6 ),
        .Q(countH_reg[17]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[18] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[16]_i_1__0_n_5 ),
        .Q(countH_reg[18]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[19] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[16]_i_1__0_n_4 ),
        .Q(countH_reg[19]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[0]_i_2__0_n_6 ),
        .Q(\countH_reg_n_0_[1] ),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[20] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[20]_i_1__0_n_7 ),
        .Q(countH_reg[20]),
        .R(\countH[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[20]_i_1__0 
       (.CI(\countH_reg[16]_i_1__0_n_0 ),
        .CO({\countH_reg[20]_i_1__0_n_0 ,\countH_reg[20]_i_1__0_n_1 ,\countH_reg[20]_i_1__0_n_2 ,\countH_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[20]_i_1__0_n_4 ,\countH_reg[20]_i_1__0_n_5 ,\countH_reg[20]_i_1__0_n_6 ,\countH_reg[20]_i_1__0_n_7 }),
        .S(countH_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[21] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[20]_i_1__0_n_6 ),
        .Q(countH_reg[21]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[22] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[20]_i_1__0_n_5 ),
        .Q(countH_reg[22]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[23] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[20]_i_1__0_n_4 ),
        .Q(countH_reg[23]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[24] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[24]_i_1__0_n_7 ),
        .Q(countH_reg[24]),
        .R(\countH[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[24]_i_1__0 
       (.CI(\countH_reg[20]_i_1__0_n_0 ),
        .CO({\countH_reg[24]_i_1__0_n_0 ,\countH_reg[24]_i_1__0_n_1 ,\countH_reg[24]_i_1__0_n_2 ,\countH_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[24]_i_1__0_n_4 ,\countH_reg[24]_i_1__0_n_5 ,\countH_reg[24]_i_1__0_n_6 ,\countH_reg[24]_i_1__0_n_7 }),
        .S(countH_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[25] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[24]_i_1__0_n_6 ),
        .Q(countH_reg[25]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[26] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[24]_i_1__0_n_5 ),
        .Q(countH_reg[26]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[27] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[24]_i_1__0_n_4 ),
        .Q(countH_reg[27]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[28] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[28]_i_1__0_n_7 ),
        .Q(countH_reg[28]),
        .R(\countH[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[28]_i_1__0 
       (.CI(\countH_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_countH_reg[28]_i_1__0_CO_UNCONNECTED [3],\countH_reg[28]_i_1__0_n_1 ,\countH_reg[28]_i_1__0_n_2 ,\countH_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[28]_i_1__0_n_4 ,\countH_reg[28]_i_1__0_n_5 ,\countH_reg[28]_i_1__0_n_6 ,\countH_reg[28]_i_1__0_n_7 }),
        .S(countH_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[29] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[28]_i_1__0_n_6 ),
        .Q(countH_reg[29]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[0]_i_2__0_n_5 ),
        .Q(countH_reg[2]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[30] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[28]_i_1__0_n_5 ),
        .Q(countH_reg[30]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[31] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[28]_i_1__0_n_4 ),
        .Q(countH_reg[31]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[0]_i_2__0_n_4 ),
        .Q(countH_reg[3]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[4]_i_1__0_n_7 ),
        .Q(countH_reg[4]),
        .R(\countH[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[4]_i_1__0 
       (.CI(\countH_reg[0]_i_2__0_n_0 ),
        .CO({\countH_reg[4]_i_1__0_n_0 ,\countH_reg[4]_i_1__0_n_1 ,\countH_reg[4]_i_1__0_n_2 ,\countH_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[4]_i_1__0_n_4 ,\countH_reg[4]_i_1__0_n_5 ,\countH_reg[4]_i_1__0_n_6 ,\countH_reg[4]_i_1__0_n_7 }),
        .S(countH_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[4]_i_1__0_n_6 ),
        .Q(countH_reg[5]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[4]_i_1__0_n_5 ),
        .Q(countH_reg[6]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[4]_i_1__0_n_4 ),
        .Q(countH_reg[7]),
        .R(\countH[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[8]_i_1__0_n_7 ),
        .Q(countH_reg[8]),
        .R(\countH[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[8]_i_1__0 
       (.CI(\countH_reg[4]_i_1__0_n_0 ),
        .CO({\countH_reg[8]_i_1__0_n_0 ,\countH_reg[8]_i_1__0_n_1 ,\countH_reg[8]_i_1__0_n_2 ,\countH_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[8]_i_1__0_n_4 ,\countH_reg[8]_i_1__0_n_5 ,\countH_reg[8]_i_1__0_n_6 ,\countH_reg[8]_i_1__0_n_7 }),
        .S(countH_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countH_reg[8]_i_1__0_n_6 ),
        .Q(countH_reg[9]),
        .R(\countH[0]_i_1__0_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry
       (.CI(1'b0),
        .CO({countP1_carry_n_0,countP1_carry_n_1,countP1_carry_n_2,countP1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({countP1_carry_i_1__0_n_0,countP1_carry_i_2__0_n_0,countP1_carry_i_3__0_n_0,countP1_carry_i_4__0_n_0}),
        .O(NLW_countP1_carry_O_UNCONNECTED[3:0]),
        .S({countP1_carry_i_5__0_n_0,countP1_carry_i_6__0_n_0,countP1_carry_i_7__0_n_0,countP1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__0
       (.CI(countP1_carry_n_0),
        .CO({countP1_carry__0_n_0,countP1_carry__0_n_1,countP1_carry__0_n_2,countP1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP1_carry__0_O_UNCONNECTED[3:0]),
        .S({countP1_carry__0_i_1__0_n_0,countP1_carry__0_i_2__0_n_0,countP1_carry__0_i_3__0_n_0,countP1_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_1__0
       (.I0(countH_reg[17]),
        .I1(countH_reg[16]),
        .O(countP1_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_2__0
       (.I0(countH_reg[15]),
        .I1(countH_reg[14]),
        .O(countP1_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_3__0
       (.I0(countH_reg[13]),
        .I1(countH_reg[12]),
        .O(countP1_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_4__0
       (.I0(countH_reg[11]),
        .I1(countH_reg[10]),
        .O(countP1_carry__0_i_4__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__1
       (.CI(countP1_carry__0_n_0),
        .CO({countP1_carry__1_n_0,countP1_carry__1_n_1,countP1_carry__1_n_2,countP1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP1_carry__1_O_UNCONNECTED[3:0]),
        .S({countP1_carry__1_i_1__0_n_0,countP1_carry__1_i_2__0_n_0,countP1_carry__1_i_3__0_n_0,countP1_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_1__0
       (.I0(countH_reg[25]),
        .I1(countH_reg[24]),
        .O(countP1_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_2__0
       (.I0(countH_reg[23]),
        .I1(countH_reg[22]),
        .O(countP1_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_3__0
       (.I0(countH_reg[21]),
        .I1(countH_reg[20]),
        .O(countP1_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_4__0
       (.I0(countH_reg[19]),
        .I1(countH_reg[18]),
        .O(countP1_carry__1_i_4__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__2
       (.CI(countP1_carry__1_n_0),
        .CO({NLW_countP1_carry__2_CO_UNCONNECTED[3],countP1_carry__2_n_1,countP1_carry__2_n_2,countP1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,countH_reg[31],1'b0,1'b0}),
        .O(NLW_countP1_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,countP1_carry__2_i_1__0_n_0,countP1_carry__2_i_2__0_n_0,countP1_carry__2_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_1__0
       (.I0(countH_reg[31]),
        .I1(countH_reg[30]),
        .O(countP1_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_2__0
       (.I0(countH_reg[29]),
        .I1(countH_reg[28]),
        .O(countP1_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_3__0
       (.I0(countH_reg[27]),
        .I1(countH_reg[26]),
        .O(countP1_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP1_carry_i_1__0
       (.I0(countH_reg[9]),
        .O(countP1_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry_i_2__0
       (.I0(countH_reg[6]),
        .I1(countH_reg[7]),
        .O(countP1_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry_i_3__0
       (.I0(countH_reg[4]),
        .I1(countH_reg[5]),
        .O(countP1_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP1_carry_i_4__0
       (.I0(countH_reg[3]),
        .O(countP1_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_5__0
       (.I0(countH_reg[9]),
        .I1(countH_reg[8]),
        .O(countP1_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_6__0
       (.I0(countH_reg[6]),
        .I1(countH_reg[7]),
        .O(countP1_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_7__0
       (.I0(countH_reg[4]),
        .I1(countH_reg[5]),
        .O(countP1_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_8__0
       (.I0(countH_reg[3]),
        .I1(countH_reg[2]),
        .O(countP1_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \countP[0]_i_2__0 
       (.I0(countP1_carry__2_n_1),
        .I1(countP_reg[1]),
        .O(\countP[0]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \countP[0]_i_3__0 
       (.I0(countP_reg[0]),
        .O(\countP[0]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[0]_i_1__0_n_7 ),
        .Q(countP_reg[0]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\countP_reg[0]_i_1__0_n_0 ,\countP_reg[0]_i_1__0_n_1 ,\countP_reg[0]_i_1__0_n_2 ,\countP_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countP_reg[1],1'b1}),
        .O({\countP_reg[0]_i_1__0_n_4 ,\countP_reg[0]_i_1__0_n_5 ,\countP_reg[0]_i_1__0_n_6 ,\countP_reg[0]_i_1__0_n_7 }),
        .S({countP_reg[3:2],\countP[0]_i_2__0_n_0 ,\countP[0]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[8]_i_1__0_n_5 ),
        .Q(countP_reg[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[8]_i_1__0_n_4 ),
        .Q(countP_reg[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[12]_i_1__0_n_7 ),
        .Q(countP_reg[12]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[12]_i_1__0 
       (.CI(\countP_reg[8]_i_1__0_n_0 ),
        .CO({\countP_reg[12]_i_1__0_n_0 ,\countP_reg[12]_i_1__0_n_1 ,\countP_reg[12]_i_1__0_n_2 ,\countP_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[12]_i_1__0_n_4 ,\countP_reg[12]_i_1__0_n_5 ,\countP_reg[12]_i_1__0_n_6 ,\countP_reg[12]_i_1__0_n_7 }),
        .S(countP_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[12]_i_1__0_n_6 ),
        .Q(countP_reg[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[12]_i_1__0_n_5 ),
        .Q(countP_reg[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[12]_i_1__0_n_4 ),
        .Q(countP_reg[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[16]_i_1__0_n_7 ),
        .Q(countP_reg[16]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[16]_i_1__0 
       (.CI(\countP_reg[12]_i_1__0_n_0 ),
        .CO({\countP_reg[16]_i_1__0_n_0 ,\countP_reg[16]_i_1__0_n_1 ,\countP_reg[16]_i_1__0_n_2 ,\countP_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[16]_i_1__0_n_4 ,\countP_reg[16]_i_1__0_n_5 ,\countP_reg[16]_i_1__0_n_6 ,\countP_reg[16]_i_1__0_n_7 }),
        .S(countP_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[16]_i_1__0_n_6 ),
        .Q(countP_reg[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[18] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[16]_i_1__0_n_5 ),
        .Q(countP_reg[18]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[19] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[16]_i_1__0_n_4 ),
        .Q(countP_reg[19]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[0]_i_1__0_n_6 ),
        .Q(countP_reg[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[20] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[20]_i_1__0_n_7 ),
        .Q(countP_reg[20]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[20]_i_1__0 
       (.CI(\countP_reg[16]_i_1__0_n_0 ),
        .CO({\countP_reg[20]_i_1__0_n_0 ,\countP_reg[20]_i_1__0_n_1 ,\countP_reg[20]_i_1__0_n_2 ,\countP_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[20]_i_1__0_n_4 ,\countP_reg[20]_i_1__0_n_5 ,\countP_reg[20]_i_1__0_n_6 ,\countP_reg[20]_i_1__0_n_7 }),
        .S(countP_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[21] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[20]_i_1__0_n_6 ),
        .Q(countP_reg[21]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[22] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[20]_i_1__0_n_5 ),
        .Q(countP_reg[22]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[23] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[20]_i_1__0_n_4 ),
        .Q(countP_reg[23]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[24] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[24]_i_1__0_n_7 ),
        .Q(countP_reg[24]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[24]_i_1__0 
       (.CI(\countP_reg[20]_i_1__0_n_0 ),
        .CO({\countP_reg[24]_i_1__0_n_0 ,\countP_reg[24]_i_1__0_n_1 ,\countP_reg[24]_i_1__0_n_2 ,\countP_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[24]_i_1__0_n_4 ,\countP_reg[24]_i_1__0_n_5 ,\countP_reg[24]_i_1__0_n_6 ,\countP_reg[24]_i_1__0_n_7 }),
        .S(countP_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[25] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[24]_i_1__0_n_6 ),
        .Q(countP_reg[25]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[26] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[24]_i_1__0_n_5 ),
        .Q(countP_reg[26]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[27] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[24]_i_1__0_n_4 ),
        .Q(countP_reg[27]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[28] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[28]_i_1__0_n_7 ),
        .Q(countP_reg[28]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[28]_i_1__0 
       (.CI(\countP_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_countP_reg[28]_i_1__0_CO_UNCONNECTED [3],\countP_reg[28]_i_1__0_n_1 ,\countP_reg[28]_i_1__0_n_2 ,\countP_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[28]_i_1__0_n_4 ,\countP_reg[28]_i_1__0_n_5 ,\countP_reg[28]_i_1__0_n_6 ,\countP_reg[28]_i_1__0_n_7 }),
        .S(countP_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[29] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[28]_i_1__0_n_6 ),
        .Q(countP_reg[29]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[0]_i_1__0_n_5 ),
        .Q(countP_reg[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[30] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[28]_i_1__0_n_5 ),
        .Q(countP_reg[30]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[31] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[28]_i_1__0_n_4 ),
        .Q(countP_reg[31]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[0]_i_1__0_n_4 ),
        .Q(countP_reg[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[4]_i_1__0_n_7 ),
        .Q(countP_reg[4]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[4]_i_1__0 
       (.CI(\countP_reg[0]_i_1__0_n_0 ),
        .CO({\countP_reg[4]_i_1__0_n_0 ,\countP_reg[4]_i_1__0_n_1 ,\countP_reg[4]_i_1__0_n_2 ,\countP_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[4]_i_1__0_n_4 ,\countP_reg[4]_i_1__0_n_5 ,\countP_reg[4]_i_1__0_n_6 ,\countP_reg[4]_i_1__0_n_7 }),
        .S(countP_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[4]_i_1__0_n_6 ),
        .Q(countP_reg[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[4]_i_1__0_n_5 ),
        .Q(countP_reg[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[4]_i_1__0_n_4 ),
        .Q(countP_reg[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[8]_i_1__0_n_7 ),
        .Q(countP_reg[8]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[8]_i_1__0 
       (.CI(\countP_reg[4]_i_1__0_n_0 ),
        .CO({\countP_reg[8]_i_1__0_n_0 ,\countP_reg[8]_i_1__0_n_1 ,\countP_reg[8]_i_1__0_n_2 ,\countP_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[8]_i_1__0_n_4 ,\countP_reg[8]_i_1__0_n_5 ,\countP_reg[8]_i_1__0_n_6 ,\countP_reg[8]_i_1__0_n_7 }),
        .S(countP_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countP_reg[8]_i_1__0_n_6 ),
        .Q(countP_reg[9]),
        .R(i_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \countU[0]_i_2__0 
       (.I0(countU_reg[0]),
        .O(\countU[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[0]_i_1__0_n_7 ),
        .Q(countU_reg[0]),
        .R(i_reset));
  CARRY4 \countU_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\countU_reg[0]_i_1__0_n_0 ,\countU_reg[0]_i_1__0_n_1 ,\countU_reg[0]_i_1__0_n_2 ,\countU_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countU_reg[0]_i_1__0_n_4 ,\countU_reg[0]_i_1__0_n_5 ,\countU_reg[0]_i_1__0_n_6 ,\countU_reg[0]_i_1__0_n_7 }),
        .S({countU_reg[3:1],\countU[0]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[8]_i_1__0_n_5 ),
        .Q(countU_reg[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[8]_i_1__0_n_4 ),
        .Q(countU_reg[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[12]_i_1__0_n_7 ),
        .Q(countU_reg[12]),
        .R(i_reset));
  CARRY4 \countU_reg[12]_i_1__0 
       (.CI(\countU_reg[8]_i_1__0_n_0 ),
        .CO({\countU_reg[12]_i_1__0_n_0 ,\countU_reg[12]_i_1__0_n_1 ,\countU_reg[12]_i_1__0_n_2 ,\countU_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[12]_i_1__0_n_4 ,\countU_reg[12]_i_1__0_n_5 ,\countU_reg[12]_i_1__0_n_6 ,\countU_reg[12]_i_1__0_n_7 }),
        .S(countU_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[12]_i_1__0_n_6 ),
        .Q(countU_reg[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[12]_i_1__0_n_5 ),
        .Q(countU_reg[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[12]_i_1__0_n_4 ),
        .Q(countU_reg[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[16]_i_1__0_n_7 ),
        .Q(countU_reg[16]),
        .R(i_reset));
  CARRY4 \countU_reg[16]_i_1__0 
       (.CI(\countU_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_countU_reg[16]_i_1__0_CO_UNCONNECTED [3:1],\countU_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_countU_reg[16]_i_1__0_O_UNCONNECTED [3:2],\countU_reg[16]_i_1__0_n_6 ,\countU_reg[16]_i_1__0_n_7 }),
        .S({1'b0,1'b0,countU_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[16]_i_1__0_n_6 ),
        .Q(countU_reg[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[0]_i_1__0_n_6 ),
        .Q(countU_reg[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[0]_i_1__0_n_5 ),
        .Q(countU_reg[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[0]_i_1__0_n_4 ),
        .Q(countU_reg[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[4]_i_1__0_n_7 ),
        .Q(countU_reg[4]),
        .R(i_reset));
  CARRY4 \countU_reg[4]_i_1__0 
       (.CI(\countU_reg[0]_i_1__0_n_0 ),
        .CO({\countU_reg[4]_i_1__0_n_0 ,\countU_reg[4]_i_1__0_n_1 ,\countU_reg[4]_i_1__0_n_2 ,\countU_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[4]_i_1__0_n_4 ,\countU_reg[4]_i_1__0_n_5 ,\countU_reg[4]_i_1__0_n_6 ,\countU_reg[4]_i_1__0_n_7 }),
        .S(countU_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[4]_i_1__0_n_6 ),
        .Q(countU_reg[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[4]_i_1__0_n_5 ),
        .Q(countU_reg[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[4]_i_1__0_n_4 ),
        .Q(countU_reg[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[8]_i_1__0_n_7 ),
        .Q(countU_reg[8]),
        .R(i_reset));
  CARRY4 \countU_reg[8]_i_1__0 
       (.CI(\countU_reg[4]_i_1__0_n_0 ),
        .CO({\countU_reg[8]_i_1__0_n_0 ,\countU_reg[8]_i_1__0_n_1 ,\countU_reg[8]_i_1__0_n_2 ,\countU_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[8]_i_1__0_n_4 ,\countU_reg[8]_i_1__0_n_5 ,\countU_reg[8]_i_1__0_n_6 ,\countU_reg[8]_i_1__0_n_7 }),
        .S(countU_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(\countU_reg[8]_i_1__0_n_6 ),
        .Q(countU_reg[9]),
        .R(i_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \countV[0]_i_2 
       (.I0(countV_reg[0]),
        .O(\countV[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[0] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[0]_i_1__0_n_7 ),
        .Q(countV_reg[0]),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\countV_reg[0]_i_1__0_n_0 ,\countV_reg[0]_i_1__0_n_1 ,\countV_reg[0]_i_1__0_n_2 ,\countV_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countV_reg[0]_i_1__0_n_4 ,\countV_reg[0]_i_1__0_n_5 ,\countV_reg[0]_i_1__0_n_6 ,\countV_reg[0]_i_1__0_n_7 }),
        .S({countV_reg__0[3],countV_reg[2:1],\countV[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[10] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[8]_i_1__0_n_5 ),
        .Q(countV_reg__0[10]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[11] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[8]_i_1__0_n_4 ),
        .Q(countV_reg__0[11]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[12] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[12]_i_1__0_n_7 ),
        .Q(countV_reg__0[12]),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[12]_i_1__0 
       (.CI(\countV_reg[8]_i_1__0_n_0 ),
        .CO({\countV_reg[12]_i_1__0_n_0 ,\countV_reg[12]_i_1__0_n_1 ,\countV_reg[12]_i_1__0_n_2 ,\countV_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[12]_i_1__0_n_4 ,\countV_reg[12]_i_1__0_n_5 ,\countV_reg[12]_i_1__0_n_6 ,\countV_reg[12]_i_1__0_n_7 }),
        .S(countV_reg__0[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[13] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[12]_i_1__0_n_6 ),
        .Q(countV_reg__0[13]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[14] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[12]_i_1__0_n_5 ),
        .Q(countV_reg__0[14]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[15] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[12]_i_1__0_n_4 ),
        .Q(countV_reg__0[15]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[16] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[16]_i_1__0_n_7 ),
        .Q(countV_reg__0[16]),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[16]_i_1__0 
       (.CI(\countV_reg[12]_i_1__0_n_0 ),
        .CO({\countV_reg[16]_i_1__0_n_0 ,\countV_reg[16]_i_1__0_n_1 ,\countV_reg[16]_i_1__0_n_2 ,\countV_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[16]_i_1__0_n_4 ,\countV_reg[16]_i_1__0_n_5 ,\countV_reg[16]_i_1__0_n_6 ,\countV_reg[16]_i_1__0_n_7 }),
        .S(countV_reg__0[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[17] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[16]_i_1__0_n_6 ),
        .Q(countV_reg__0[17]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[18] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[16]_i_1__0_n_5 ),
        .Q(countV_reg__0[18]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[19] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[16]_i_1__0_n_4 ),
        .Q(countV_reg__0[19]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[1] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[0]_i_1__0_n_6 ),
        .Q(countV_reg[1]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[20] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[20]_i_1__0_n_7 ),
        .Q(countV_reg__0[20]),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[20]_i_1__0 
       (.CI(\countV_reg[16]_i_1__0_n_0 ),
        .CO({\countV_reg[20]_i_1__0_n_0 ,\countV_reg[20]_i_1__0_n_1 ,\countV_reg[20]_i_1__0_n_2 ,\countV_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[20]_i_1__0_n_4 ,\countV_reg[20]_i_1__0_n_5 ,\countV_reg[20]_i_1__0_n_6 ,\countV_reg[20]_i_1__0_n_7 }),
        .S(countV_reg__0[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[21] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[20]_i_1__0_n_6 ),
        .Q(countV_reg__0[21]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[22] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[20]_i_1__0_n_5 ),
        .Q(countV_reg__0[22]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[23] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[20]_i_1__0_n_4 ),
        .Q(countV_reg__0[23]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[24] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[24]_i_1__0_n_7 ),
        .Q(countV_reg__0[24]),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[24]_i_1__0 
       (.CI(\countV_reg[20]_i_1__0_n_0 ),
        .CO({\countV_reg[24]_i_1__0_n_0 ,\countV_reg[24]_i_1__0_n_1 ,\countV_reg[24]_i_1__0_n_2 ,\countV_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[24]_i_1__0_n_4 ,\countV_reg[24]_i_1__0_n_5 ,\countV_reg[24]_i_1__0_n_6 ,\countV_reg[24]_i_1__0_n_7 }),
        .S(countV_reg__0[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[25] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[24]_i_1__0_n_6 ),
        .Q(countV_reg__0[25]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[26] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[24]_i_1__0_n_5 ),
        .Q(countV_reg__0[26]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[27] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[24]_i_1__0_n_4 ),
        .Q(countV_reg__0[27]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[28] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[28]_i_1__0_n_7 ),
        .Q(countV_reg__0[28]),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[28]_i_1__0 
       (.CI(\countV_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_countV_reg[28]_i_1__0_CO_UNCONNECTED [3],\countV_reg[28]_i_1__0_n_1 ,\countV_reg[28]_i_1__0_n_2 ,\countV_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[28]_i_1__0_n_4 ,\countV_reg[28]_i_1__0_n_5 ,\countV_reg[28]_i_1__0_n_6 ,\countV_reg[28]_i_1__0_n_7 }),
        .S(countV_reg__0[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[29] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[28]_i_1__0_n_6 ),
        .Q(countV_reg__0[29]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[2] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[0]_i_1__0_n_5 ),
        .Q(countV_reg[2]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[30] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[28]_i_1__0_n_5 ),
        .Q(countV_reg__0[30]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[31] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[28]_i_1__0_n_4 ),
        .Q(countV_reg__0[31]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[3] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[0]_i_1__0_n_4 ),
        .Q(countV_reg__0[3]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[4] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[4]_i_1__0_n_7 ),
        .Q(countV_reg__0[4]),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[4]_i_1__0 
       (.CI(\countV_reg[0]_i_1__0_n_0 ),
        .CO({\countV_reg[4]_i_1__0_n_0 ,\countV_reg[4]_i_1__0_n_1 ,\countV_reg[4]_i_1__0_n_2 ,\countV_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[4]_i_1__0_n_4 ,\countV_reg[4]_i_1__0_n_5 ,\countV_reg[4]_i_1__0_n_6 ,\countV_reg[4]_i_1__0_n_7 }),
        .S(countV_reg__0[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[5] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[4]_i_1__0_n_6 ),
        .Q(countV_reg__0[5]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[6] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[4]_i_1__0_n_5 ),
        .Q(countV_reg__0[6]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[7] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[4]_i_1__0_n_4 ),
        .Q(countV_reg__0[7]),
        .R(\accu[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[8] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[8]_i_1__0_n_7 ),
        .Q(countV_reg__0[8]),
        .R(\accu[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countV_reg[8]_i_1__0 
       (.CI(\countV_reg[4]_i_1__0_n_0 ),
        .CO({\countV_reg[8]_i_1__0_n_0 ,\countV_reg[8]_i_1__0_n_1 ,\countV_reg[8]_i_1__0_n_2 ,\countV_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countV_reg[8]_i_1__0_n_4 ,\countV_reg[8]_i_1__0_n_5 ,\countV_reg[8]_i_1__0_n_6 ,\countV_reg[8]_i_1__0_n_7 }),
        .S(countV_reg__0[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countV_reg[9] 
       (.C(i_clk),
        .CE(\accu[11]_i_2_n_0 ),
        .D(\countV_reg[8]_i_1__0_n_6 ),
        .Q(countV_reg__0[9]),
        .R(\accu[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    done_i_1__0
       (.I0(accu0__12),
        .I1(\countH_reg[0]_0 ),
        .I2(lap_done),
        .O(done_i_1__0_n_0));
  FDRE done_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(done_i_1__0_n_0),
        .Q(lap_done),
        .R(i_reset));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_1__3
       (.I0(i__carry_i_1_n_0),
        .I1(\accu_reg[11]_1 [2]),
        .I2(RESIZE[7]),
        .O(i__carry__1_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_2__3
       (.I0(i__carry_i_1_n_0),
        .I1(\accu_reg[11]_1 [2]),
        .I2(\accu_reg_n_0_[10] ),
        .O(i__carry__1_i_2__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_3__3
       (.I0(i__carry_i_1_n_0),
        .I1(\accu_reg[11]_1 [2]),
        .I2(\accu_reg_n_0_[9] ),
        .O(i__carry__1_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    i__carry_i_1
       (.I0(i__carry_i_6_n_0),
        .I1(i__carry_i_7__0_n_0),
        .I2(i__carry_i_8_n_0),
        .I3(i__carry_i_9_n_0),
        .I4(i__carry_i_10_n_0),
        .I5(i__carry_i_11_n_0),
        .O(i__carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_10
       (.I0(countV_reg__0[5]),
        .I1(countV_reg__0[4]),
        .O(i__carry_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    i__carry_i_11
       (.I0(i__carry_i_15_n_0),
        .I1(i__carry_i_16_n_0),
        .I2(countV_reg__0[10]),
        .I3(countV_reg__0[11]),
        .I4(i__carry_i_17_n_0),
        .I5(i__carry_i_18_n_0),
        .O(i__carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    i__carry_i_12
       (.I0(i__carry_i_19_n_0),
        .I1(i__carry_i_8_n_0),
        .I2(i__carry_i_16_n_0),
        .I3(i__carry_i_9_n_0),
        .I4(i__carry_i_20_n_0),
        .I5(i__carry_i_21_n_0),
        .O(\countV_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_13
       (.I0(countV_reg__0[25]),
        .I1(countV_reg__0[24]),
        .O(i__carry_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_14
       (.I0(countV_reg[1]),
        .I1(countV_reg[0]),
        .O(i__carry_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_15
       (.I0(countV_reg__0[7]),
        .I1(countV_reg__0[6]),
        .O(i__carry_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_16
       (.I0(countV_reg__0[15]),
        .I1(countV_reg__0[14]),
        .O(i__carry_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_17
       (.I0(countV_reg__0[23]),
        .I1(countV_reg__0[22]),
        .O(i__carry_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    i__carry_i_18
       (.I0(countV_reg__0[31]),
        .I1(countV_reg__0[30]),
        .I2(i__carry_i_22_n_0),
        .I3(i__carry_i_23_n_0),
        .I4(countV_reg[2]),
        .I5(countV_reg__0[3]),
        .O(i__carry_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_19
       (.I0(countV_reg__0[11]),
        .I1(countV_reg__0[10]),
        .O(i__carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    i__carry_i_20
       (.I0(countV_reg__0[31]),
        .I1(countV_reg__0[3]),
        .I2(countV_reg[0]),
        .I3(countV_reg[1]),
        .I4(i__carry_i_15_n_0),
        .I5(i__carry_i_10_n_0),
        .O(i__carry_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    i__carry_i_21
       (.I0(i__carry_i_7__0_n_0),
        .I1(i__carry_i_17_n_0),
        .I2(countV_reg__0[16]),
        .I3(countV_reg__0[17]),
        .I4(i__carry_i_23_n_0),
        .I5(i__carry_i_24_n_0),
        .O(i__carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_22
       (.I0(countV_reg__0[17]),
        .I1(countV_reg__0[16]),
        .O(i__carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_23
       (.I0(countV_reg__0[19]),
        .I1(countV_reg__0[18]),
        .O(i__carry_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    i__carry_i_24
       (.I0(i__carry_i_25_n_0),
        .I1(countV_reg__0[25]),
        .I2(countV_reg__0[24]),
        .I3(countV_reg[2]),
        .I4(countV_reg__0[30]),
        .I5(i__carry_i_26_n_0),
        .O(i__carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_25
       (.I0(countV_reg__0[27]),
        .I1(countV_reg__0[26]),
        .O(i__carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_26
       (.I0(countV_reg__0[29]),
        .I1(countV_reg__0[28]),
        .O(i__carry_i_26_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    i__carry_i_4__3
       (.I0(i__carry_i_1_n_0),
        .I1(\accu_reg[11]_1 [1]),
        .I2(RESIZE[1]),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h4)) 
    i__carry_i_5__3
       (.I0(i__carry_i_1_n_0),
        .I1(\accu_reg[11]_1 [0]),
        .O(i__carry_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    i__carry_i_6
       (.I0(countV_reg__0[29]),
        .I1(countV_reg__0[28]),
        .I2(countV_reg__0[27]),
        .I3(countV_reg__0[26]),
        .I4(i__carry_i_13_n_0),
        .I5(i__carry_i_14_n_0),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__0
       (.I0(countV_reg__0[21]),
        .I1(countV_reg__0[20]),
        .O(i__carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8
       (.I0(countV_reg__0[9]),
        .I1(countV_reg__0[8]),
        .O(i__carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_9
       (.I0(countV_reg__0[13]),
        .I1(countV_reg__0[12]),
        .O(i__carry_i_9_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \output_a[17]_i_1__0 
       (.I0(\countH_reg[0]_0 ),
        .I1(accu0__12),
        .I2(accu1_carry__2_n_0),
        .O(\output_a[17]_i_1__0_n_0 ));
  FDRE \output_a_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[0]),
        .Q(\output_a_reg[17]_0 [0]),
        .R(i_reset));
  FDRE \output_a_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[10]),
        .Q(\output_a_reg[17]_0 [10]),
        .R(i_reset));
  FDRE \output_a_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[11]),
        .Q(\output_a_reg[17]_0 [11]),
        .R(i_reset));
  FDRE \output_a_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[12]),
        .Q(\output_a_reg[17]_0 [12]),
        .R(i_reset));
  FDRE \output_a_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[13]),
        .Q(\output_a_reg[17]_0 [13]),
        .R(i_reset));
  FDRE \output_a_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[14]),
        .Q(\output_a_reg[17]_0 [14]),
        .R(i_reset));
  FDRE \output_a_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[15]),
        .Q(\output_a_reg[17]_0 [15]),
        .R(i_reset));
  FDRE \output_a_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[16]),
        .Q(\output_a_reg[17]_0 [16]),
        .R(i_reset));
  FDRE \output_a_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[17]),
        .Q(\output_a_reg[17]_0 [17]),
        .R(i_reset));
  FDRE \output_a_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[1]),
        .Q(\output_a_reg[17]_0 [1]),
        .R(i_reset));
  FDRE \output_a_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[2]),
        .Q(\output_a_reg[17]_0 [2]),
        .R(i_reset));
  FDRE \output_a_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[3]),
        .Q(\output_a_reg[17]_0 [3]),
        .R(i_reset));
  FDRE \output_a_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[4]),
        .Q(\output_a_reg[17]_0 [4]),
        .R(i_reset));
  FDRE \output_a_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[5]),
        .Q(\output_a_reg[17]_0 [5]),
        .R(i_reset));
  FDRE \output_a_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[6]),
        .Q(\output_a_reg[17]_0 [6]),
        .R(i_reset));
  FDRE \output_a_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[7]),
        .Q(\output_a_reg[17]_0 [7]),
        .R(i_reset));
  FDRE \output_a_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[8]),
        .Q(\output_a_reg[17]_0 [8]),
        .R(i_reset));
  FDRE \output_a_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(countU_reg[9]),
        .Q(\output_a_reg[17]_0 [9]),
        .R(i_reset));
  FDRE \output_d_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(RESIZE[0]),
        .Q(\output_d_reg[7]_0 [0]),
        .R(i_reset));
  FDRE \output_d_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(RESIZE[1]),
        .Q(\output_d_reg[7]_0 [1]),
        .R(i_reset));
  FDRE \output_d_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(Q[0]),
        .Q(\output_d_reg[7]_0 [2]),
        .R(i_reset));
  FDRE \output_d_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(Q[1]),
        .Q(\output_d_reg[7]_0 [3]),
        .R(i_reset));
  FDRE \output_d_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(Q[2]),
        .Q(\output_d_reg[7]_0 [4]),
        .R(i_reset));
  FDRE \output_d_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(Q[3]),
        .Q(\output_d_reg[7]_0 [5]),
        .R(i_reset));
  FDRE \output_d_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(Q[4]),
        .Q(\output_d_reg[7]_0 [6]),
        .R(i_reset));
  FDRE \output_d_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__0_n_0 ),
        .D(RESIZE[7]),
        .Q(\output_d_reg[7]_0 [7]),
        .R(i_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxsonar_sensor
   (o_ssd_cat,
    o_ssd,
    i_clk,
    i_reset,
    sensor_pulse);
  output o_ssd_cat;
  output [6:0]o_ssd;
  input i_clk;
  input i_reset;
  input sensor_pulse;

  wire clear;
  wire clock_divider_instance_n_1;
  wire clock_divider_instance_n_4;
  wire delay_2Hz;
  wire [3:0]distance_nibble__3;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry__0_i_6__2_n_0;
  wire i__carry__0_i_7__0_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_6__3_n_0;
  wire i__carry_i_7__1_n_0;
  wire i_clk;
  wire i_reset;
  wire [0:0]in;
  wire [7:4]inch_counter0_in;
  wire [6:0]o_ssd;
  wire [6:0]o_ssd_0;
  wire o_ssd_cat;
  wire \read_sensor_proc.inch_counter[0]_i_3_n_0 ;
  wire \read_sensor_proc.inch_counter[0]_i_4_n_0 ;
  wire [7:0]\read_sensor_proc.inch_counter_reg ;
  wire \read_sensor_proc.inch_counter_reg[0]_i_2_n_0 ;
  wire \read_sensor_proc.inch_counter_reg[0]_i_2_n_1 ;
  wire \read_sensor_proc.inch_counter_reg[0]_i_2_n_2 ;
  wire \read_sensor_proc.inch_counter_reg[0]_i_2_n_3 ;
  wire \read_sensor_proc.inch_counter_reg[0]_i_2_n_4 ;
  wire \read_sensor_proc.inch_counter_reg[0]_i_2_n_5 ;
  wire \read_sensor_proc.inch_counter_reg[0]_i_2_n_6 ;
  wire \read_sensor_proc.inch_counter_reg[0]_i_2_n_7 ;
  wire \read_sensor_proc.inch_counter_reg[4]_i_1_n_1 ;
  wire \read_sensor_proc.inch_counter_reg[4]_i_1_n_2 ;
  wire \read_sensor_proc.inch_counter_reg[4]_i_1_n_3 ;
  wire \read_sensor_proc.inch_counter_reg[4]_i_1_n_4 ;
  wire \read_sensor_proc.inch_counter_reg[4]_i_1_n_5 ;
  wire \read_sensor_proc.inch_counter_reg[4]_i_1_n_6 ;
  wire \read_sensor_proc.inch_counter_reg[4]_i_1_n_7 ;
  wire \read_sensor_proc.sub_inch_counter[0]_i_4_n_0 ;
  wire [31:0]\read_sensor_proc.sub_inch_counter_reg ;
  wire \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_0 ;
  wire \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_1 ;
  wire \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_2 ;
  wire \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_3 ;
  wire \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_4 ;
  wire \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_5 ;
  wire \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_6 ;
  wire \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_7 ;
  wire \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_0 ;
  wire \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_1 ;
  wire \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_2 ;
  wire \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_3 ;
  wire \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_4 ;
  wire \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_5 ;
  wire \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_6 ;
  wire \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_7 ;
  wire \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_0 ;
  wire \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_1 ;
  wire \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_2 ;
  wire \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_3 ;
  wire \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_4 ;
  wire \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_5 ;
  wire \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_6 ;
  wire \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_7 ;
  wire \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_0 ;
  wire \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_1 ;
  wire \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_2 ;
  wire \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_3 ;
  wire \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_4 ;
  wire \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_5 ;
  wire \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_6 ;
  wire \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_7 ;
  wire \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_0 ;
  wire \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_1 ;
  wire \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_2 ;
  wire \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_3 ;
  wire \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_4 ;
  wire \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_5 ;
  wire \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_6 ;
  wire \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_7 ;
  wire \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_1 ;
  wire \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_2 ;
  wire \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_3 ;
  wire \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_4 ;
  wire \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_5 ;
  wire \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_6 ;
  wire \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_7 ;
  wire \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_0 ;
  wire \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_1 ;
  wire \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_2 ;
  wire \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_3 ;
  wire \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_4 ;
  wire \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_5 ;
  wire \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_6 ;
  wire \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_7 ;
  wire \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_0 ;
  wire \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_1 ;
  wire \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_2 ;
  wire \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_3 ;
  wire \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_4 ;
  wire \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_5 ;
  wire \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_6 ;
  wire \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_7 ;
  wire \sensor_distance_reg[7]_i_3_n_0 ;
  wire \sensor_distance_reg_reg_n_0_[0] ;
  wire \sensor_distance_reg_reg_n_0_[1] ;
  wire \sensor_distance_reg_reg_n_0_[2] ;
  wire \sensor_distance_reg_reg_n_0_[3] ;
  wire \sensor_distance_reg_reg_n_0_[4] ;
  wire \sensor_distance_reg_reg_n_0_[5] ;
  wire \sensor_distance_reg_reg_n_0_[6] ;
  wire \sensor_distance_reg_reg_n_0_[7] ;
  wire sensor_pulse;
  wire sensor_pulse_previous;
  wire sensor_pulse_previous_reg_n_0;
  wire ssd_cat_signal;
  wire ssd_cat_signal_i_1_n_0;
  wire [31:0]ssd_counter;
  wire \ssd_counter[31]_i_10_n_0 ;
  wire \ssd_counter[31]_i_1_n_0 ;
  wire \ssd_counter[31]_i_3_n_0 ;
  wire \ssd_counter[31]_i_4_n_0 ;
  wire \ssd_counter[31]_i_5_n_0 ;
  wire \ssd_counter[31]_i_6_n_0 ;
  wire \ssd_counter[31]_i_7_n_0 ;
  wire \ssd_counter[31]_i_8_n_0 ;
  wire \ssd_counter[31]_i_9_n_0 ;
  wire [0:0]ssd_counter_1;
  wire \ssd_counter_reg[12]_i_1_n_0 ;
  wire \ssd_counter_reg[12]_i_1_n_1 ;
  wire \ssd_counter_reg[12]_i_1_n_2 ;
  wire \ssd_counter_reg[12]_i_1_n_3 ;
  wire \ssd_counter_reg[12]_i_1_n_4 ;
  wire \ssd_counter_reg[12]_i_1_n_5 ;
  wire \ssd_counter_reg[12]_i_1_n_6 ;
  wire \ssd_counter_reg[12]_i_1_n_7 ;
  wire \ssd_counter_reg[16]_i_1_n_0 ;
  wire \ssd_counter_reg[16]_i_1_n_1 ;
  wire \ssd_counter_reg[16]_i_1_n_2 ;
  wire \ssd_counter_reg[16]_i_1_n_3 ;
  wire \ssd_counter_reg[16]_i_1_n_4 ;
  wire \ssd_counter_reg[16]_i_1_n_5 ;
  wire \ssd_counter_reg[16]_i_1_n_6 ;
  wire \ssd_counter_reg[16]_i_1_n_7 ;
  wire \ssd_counter_reg[20]_i_1_n_0 ;
  wire \ssd_counter_reg[20]_i_1_n_1 ;
  wire \ssd_counter_reg[20]_i_1_n_2 ;
  wire \ssd_counter_reg[20]_i_1_n_3 ;
  wire \ssd_counter_reg[20]_i_1_n_4 ;
  wire \ssd_counter_reg[20]_i_1_n_5 ;
  wire \ssd_counter_reg[20]_i_1_n_6 ;
  wire \ssd_counter_reg[20]_i_1_n_7 ;
  wire \ssd_counter_reg[24]_i_1_n_0 ;
  wire \ssd_counter_reg[24]_i_1_n_1 ;
  wire \ssd_counter_reg[24]_i_1_n_2 ;
  wire \ssd_counter_reg[24]_i_1_n_3 ;
  wire \ssd_counter_reg[24]_i_1_n_4 ;
  wire \ssd_counter_reg[24]_i_1_n_5 ;
  wire \ssd_counter_reg[24]_i_1_n_6 ;
  wire \ssd_counter_reg[24]_i_1_n_7 ;
  wire \ssd_counter_reg[28]_i_1_n_0 ;
  wire \ssd_counter_reg[28]_i_1_n_1 ;
  wire \ssd_counter_reg[28]_i_1_n_2 ;
  wire \ssd_counter_reg[28]_i_1_n_3 ;
  wire \ssd_counter_reg[28]_i_1_n_4 ;
  wire \ssd_counter_reg[28]_i_1_n_5 ;
  wire \ssd_counter_reg[28]_i_1_n_6 ;
  wire \ssd_counter_reg[28]_i_1_n_7 ;
  wire \ssd_counter_reg[31]_i_2_n_2 ;
  wire \ssd_counter_reg[31]_i_2_n_3 ;
  wire \ssd_counter_reg[31]_i_2_n_5 ;
  wire \ssd_counter_reg[31]_i_2_n_6 ;
  wire \ssd_counter_reg[31]_i_2_n_7 ;
  wire \ssd_counter_reg[4]_i_1_n_0 ;
  wire \ssd_counter_reg[4]_i_1_n_1 ;
  wire \ssd_counter_reg[4]_i_1_n_2 ;
  wire \ssd_counter_reg[4]_i_1_n_3 ;
  wire \ssd_counter_reg[4]_i_1_n_4 ;
  wire \ssd_counter_reg[4]_i_1_n_5 ;
  wire \ssd_counter_reg[4]_i_1_n_6 ;
  wire \ssd_counter_reg[4]_i_1_n_7 ;
  wire \ssd_counter_reg[8]_i_1_n_0 ;
  wire \ssd_counter_reg[8]_i_1_n_1 ;
  wire \ssd_counter_reg[8]_i_1_n_2 ;
  wire \ssd_counter_reg[8]_i_1_n_3 ;
  wire \ssd_counter_reg[8]_i_1_n_4 ;
  wire \ssd_counter_reg[8]_i_1_n_5 ;
  wire \ssd_counter_reg[8]_i_1_n_6 ;
  wire \ssd_counter_reg[8]_i_1_n_7 ;
  wire ssd_pulse;
  wire sub_inch_counter;
  wire \sub_inch_counter1_inferred__0/i__carry__0_n_0 ;
  wire \sub_inch_counter1_inferred__0/i__carry__0_n_1 ;
  wire \sub_inch_counter1_inferred__0/i__carry__0_n_2 ;
  wire \sub_inch_counter1_inferred__0/i__carry__0_n_3 ;
  wire \sub_inch_counter1_inferred__0/i__carry__1_n_0 ;
  wire \sub_inch_counter1_inferred__0/i__carry__1_n_1 ;
  wire \sub_inch_counter1_inferred__0/i__carry__1_n_2 ;
  wire \sub_inch_counter1_inferred__0/i__carry__1_n_3 ;
  wire \sub_inch_counter1_inferred__0/i__carry__2_n_0 ;
  wire \sub_inch_counter1_inferred__0/i__carry__2_n_1 ;
  wire \sub_inch_counter1_inferred__0/i__carry__2_n_2 ;
  wire \sub_inch_counter1_inferred__0/i__carry__2_n_3 ;
  wire \sub_inch_counter1_inferred__0/i__carry_n_0 ;
  wire \sub_inch_counter1_inferred__0/i__carry_n_1 ;
  wire \sub_inch_counter1_inferred__0/i__carry_n_2 ;
  wire \sub_inch_counter1_inferred__0/i__carry_n_3 ;
  wire [3:3]\NLW_read_sensor_proc.inch_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_read_sensor_proc.sub_inch_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ssd_counter_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ssd_counter_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_inch_counter1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_inch_counter1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_inch_counter1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_inch_counter1_inferred__0/i__carry__2_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_divider clock_divider_instance
       (.E(clock_divider_instance_n_1),
        .delay_2Hz(delay_2Hz),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .sensor_pulse(sensor_pulse),
        .sensor_pulse_0(clock_divider_instance_n_4),
        .sensor_pulse_previous(sensor_pulse_previous),
        .sensor_pulse_previous_reg(sensor_pulse_previous_reg_n_0),
        .sub_inch_counter(sub_inch_counter));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_1
       (.I0(\read_sensor_proc.sub_inch_counter_reg [14]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [15]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_2__2
       (.I0(\read_sensor_proc.sub_inch_counter_reg [10]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [11]),
        .O(i__carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__0_i_3__0
       (.I0(\read_sensor_proc.sub_inch_counter_reg [9]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [8]),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_4
       (.I0(\read_sensor_proc.sub_inch_counter_reg [14]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [15]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__1
       (.I0(\read_sensor_proc.sub_inch_counter_reg [13]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [12]),
        .O(i__carry__0_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_6__2
       (.I0(\read_sensor_proc.sub_inch_counter_reg [10]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [11]),
        .O(i__carry__0_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_7__0
       (.I0(\read_sensor_proc.sub_inch_counter_reg [8]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [9]),
        .O(i__carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_1
       (.I0(\read_sensor_proc.sub_inch_counter_reg [23]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [22]),
        .O(i__carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_2
       (.I0(\read_sensor_proc.sub_inch_counter_reg [21]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [20]),
        .O(i__carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_3
       (.I0(\read_sensor_proc.sub_inch_counter_reg [19]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [18]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_4
       (.I0(\read_sensor_proc.sub_inch_counter_reg [17]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [16]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_1
       (.I0(\read_sensor_proc.sub_inch_counter_reg [31]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [30]),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_2
       (.I0(\read_sensor_proc.sub_inch_counter_reg [29]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [28]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_3
       (.I0(\read_sensor_proc.sub_inch_counter_reg [27]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [26]),
        .O(i__carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_4
       (.I0(\read_sensor_proc.sub_inch_counter_reg [25]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [24]),
        .O(i__carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1__0
       (.I0(\read_sensor_proc.sub_inch_counter_reg [7]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [6]),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__2
       (.I0(\read_sensor_proc.sub_inch_counter_reg [2]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [3]),
        .O(i__carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_3__0
       (.I0(\read_sensor_proc.sub_inch_counter_reg [0]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [1]),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_4
       (.I0(\read_sensor_proc.sub_inch_counter_reg [6]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [7]),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__1
       (.I0(\read_sensor_proc.sub_inch_counter_reg [5]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [4]),
        .O(i__carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_6__3
       (.I0(\read_sensor_proc.sub_inch_counter_reg [2]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [3]),
        .O(i__carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_7__1
       (.I0(\read_sensor_proc.sub_inch_counter_reg [1]),
        .I1(\read_sensor_proc.sub_inch_counter_reg [0]),
        .O(i__carry_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hABFBFFFFFD5DAAAA)) 
    \o_ssd[0]_i_1 
       (.I0(distance_nibble__3[3]),
        .I1(\sensor_distance_reg_reg_n_0_[0] ),
        .I2(ssd_cat_signal),
        .I3(\sensor_distance_reg_reg_n_0_[4] ),
        .I4(distance_nibble__3[2]),
        .I5(distance_nibble__3[1]),
        .O(o_ssd_0[0]));
  LUT6 #(
    .INIT(64'hAE6FAEAEAE6F6F6F)) 
    \o_ssd[1]_i_1 
       (.I0(distance_nibble__3[3]),
        .I1(distance_nibble__3[2]),
        .I2(distance_nibble__3[0]),
        .I3(\sensor_distance_reg_reg_n_0_[5] ),
        .I4(ssd_cat_signal),
        .I5(\sensor_distance_reg_reg_n_0_[1] ),
        .O(o_ssd_0[1]));
  LUT6 #(
    .INIT(64'hAAAA8A80EFEAFFFF)) 
    \o_ssd[2]_i_1 
       (.I0(distance_nibble__3[3]),
        .I1(\sensor_distance_reg_reg_n_0_[5] ),
        .I2(ssd_cat_signal),
        .I3(\sensor_distance_reg_reg_n_0_[1] ),
        .I4(distance_nibble__3[2]),
        .I5(distance_nibble__3[0]),
        .O(o_ssd_0[2]));
  LUT6 #(
    .INIT(64'h333CCC3CDDDBBBDB)) 
    \o_ssd[3]_i_1 
       (.I0(distance_nibble__3[3]),
        .I1(distance_nibble__3[2]),
        .I2(\sensor_distance_reg_reg_n_0_[1] ),
        .I3(ssd_cat_signal),
        .I4(\sensor_distance_reg_reg_n_0_[5] ),
        .I5(distance_nibble__3[0]),
        .O(o_ssd_0[3]));
  LUT6 #(
    .INIT(64'h7F677F7F7F676767)) 
    \o_ssd[4]_i_1 
       (.I0(distance_nibble__3[3]),
        .I1(distance_nibble__3[2]),
        .I2(distance_nibble__3[1]),
        .I3(\sensor_distance_reg_reg_n_0_[4] ),
        .I4(ssd_cat_signal),
        .I5(\sensor_distance_reg_reg_n_0_[0] ),
        .O(o_ssd_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_ssd[4]_i_2 
       (.I0(\sensor_distance_reg_reg_n_0_[5] ),
        .I1(ssd_cat_signal),
        .I2(\sensor_distance_reg_reg_n_0_[1] ),
        .O(distance_nibble__3[1]));
  LUT6 #(
    .INIT(64'h494449997F777FFF)) 
    \o_ssd[5]_i_1 
       (.I0(distance_nibble__3[3]),
        .I1(distance_nibble__3[0]),
        .I2(\sensor_distance_reg_reg_n_0_[5] ),
        .I3(ssd_cat_signal),
        .I4(\sensor_distance_reg_reg_n_0_[1] ),
        .I5(distance_nibble__3[2]),
        .O(o_ssd_0[5]));
  LUT6 #(
    .INIT(64'hDDD666D6FFFBBBFB)) 
    \o_ssd[6]_i_1 
       (.I0(distance_nibble__3[3]),
        .I1(distance_nibble__3[2]),
        .I2(\sensor_distance_reg_reg_n_0_[1] ),
        .I3(ssd_cat_signal),
        .I4(\sensor_distance_reg_reg_n_0_[5] ),
        .I5(distance_nibble__3[0]),
        .O(o_ssd_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_ssd[6]_i_2 
       (.I0(\sensor_distance_reg_reg_n_0_[7] ),
        .I1(ssd_cat_signal),
        .I2(\sensor_distance_reg_reg_n_0_[3] ),
        .O(distance_nibble__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_ssd[6]_i_3 
       (.I0(\sensor_distance_reg_reg_n_0_[6] ),
        .I1(ssd_cat_signal),
        .I2(\sensor_distance_reg_reg_n_0_[2] ),
        .O(distance_nibble__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_ssd[6]_i_4 
       (.I0(\sensor_distance_reg_reg_n_0_[4] ),
        .I1(ssd_cat_signal),
        .I2(\sensor_distance_reg_reg_n_0_[0] ),
        .O(distance_nibble__3[0]));
  FDRE o_ssd_cat_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(ssd_cat_signal),
        .Q(o_ssd_cat),
        .R(1'b0));
  FDRE \o_ssd_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(o_ssd_0[0]),
        .Q(o_ssd[0]),
        .R(1'b0));
  FDRE \o_ssd_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(o_ssd_0[1]),
        .Q(o_ssd[1]),
        .R(1'b0));
  FDRE \o_ssd_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(o_ssd_0[2]),
        .Q(o_ssd[2]),
        .R(1'b0));
  FDRE \o_ssd_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(o_ssd_0[3]),
        .Q(o_ssd[3]),
        .R(1'b0));
  FDRE \o_ssd_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(o_ssd_0[4]),
        .Q(o_ssd[4]),
        .R(1'b0));
  FDRE \o_ssd_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(o_ssd_0[5]),
        .Q(o_ssd[5]),
        .R(1'b0));
  FDRE \o_ssd_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(o_ssd_0[6]),
        .Q(o_ssd[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \read_sensor_proc.inch_counter[0]_i_3 
       (.I0(sensor_pulse),
        .I1(\sub_inch_counter1_inferred__0/i__carry__2_n_0 ),
        .O(\read_sensor_proc.inch_counter[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \read_sensor_proc.inch_counter[0]_i_4 
       (.I0(\sub_inch_counter1_inferred__0/i__carry__2_n_0 ),
        .I1(sensor_pulse),
        .I2(\read_sensor_proc.inch_counter_reg [0]),
        .O(\read_sensor_proc.inch_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.inch_counter_reg[0] 
       (.C(i_clk),
        .CE(sensor_pulse_previous),
        .D(\read_sensor_proc.inch_counter_reg[0]_i_2_n_7 ),
        .Q(\read_sensor_proc.inch_counter_reg [0]),
        .R(clock_divider_instance_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.inch_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\read_sensor_proc.inch_counter_reg[0]_i_2_n_0 ,\read_sensor_proc.inch_counter_reg[0]_i_2_n_1 ,\read_sensor_proc.inch_counter_reg[0]_i_2_n_2 ,\read_sensor_proc.inch_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\read_sensor_proc.inch_counter[0]_i_3_n_0 }),
        .O({\read_sensor_proc.inch_counter_reg[0]_i_2_n_4 ,\read_sensor_proc.inch_counter_reg[0]_i_2_n_5 ,\read_sensor_proc.inch_counter_reg[0]_i_2_n_6 ,\read_sensor_proc.inch_counter_reg[0]_i_2_n_7 }),
        .S({\read_sensor_proc.inch_counter_reg [3:1],\read_sensor_proc.inch_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.inch_counter_reg[1] 
       (.C(i_clk),
        .CE(sensor_pulse_previous),
        .D(\read_sensor_proc.inch_counter_reg[0]_i_2_n_6 ),
        .Q(\read_sensor_proc.inch_counter_reg [1]),
        .R(clock_divider_instance_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.inch_counter_reg[2] 
       (.C(i_clk),
        .CE(sensor_pulse_previous),
        .D(\read_sensor_proc.inch_counter_reg[0]_i_2_n_5 ),
        .Q(\read_sensor_proc.inch_counter_reg [2]),
        .R(clock_divider_instance_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.inch_counter_reg[3] 
       (.C(i_clk),
        .CE(sensor_pulse_previous),
        .D(\read_sensor_proc.inch_counter_reg[0]_i_2_n_4 ),
        .Q(\read_sensor_proc.inch_counter_reg [3]),
        .R(clock_divider_instance_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.inch_counter_reg[4] 
       (.C(i_clk),
        .CE(sensor_pulse_previous),
        .D(\read_sensor_proc.inch_counter_reg[4]_i_1_n_7 ),
        .Q(\read_sensor_proc.inch_counter_reg [4]),
        .R(clock_divider_instance_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.inch_counter_reg[4]_i_1 
       (.CI(\read_sensor_proc.inch_counter_reg[0]_i_2_n_0 ),
        .CO({\NLW_read_sensor_proc.inch_counter_reg[4]_i_1_CO_UNCONNECTED [3],\read_sensor_proc.inch_counter_reg[4]_i_1_n_1 ,\read_sensor_proc.inch_counter_reg[4]_i_1_n_2 ,\read_sensor_proc.inch_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_sensor_proc.inch_counter_reg[4]_i_1_n_4 ,\read_sensor_proc.inch_counter_reg[4]_i_1_n_5 ,\read_sensor_proc.inch_counter_reg[4]_i_1_n_6 ,\read_sensor_proc.inch_counter_reg[4]_i_1_n_7 }),
        .S(\read_sensor_proc.inch_counter_reg [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.inch_counter_reg[5] 
       (.C(i_clk),
        .CE(sensor_pulse_previous),
        .D(\read_sensor_proc.inch_counter_reg[4]_i_1_n_6 ),
        .Q(\read_sensor_proc.inch_counter_reg [5]),
        .R(clock_divider_instance_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.inch_counter_reg[6] 
       (.C(i_clk),
        .CE(sensor_pulse_previous),
        .D(\read_sensor_proc.inch_counter_reg[4]_i_1_n_5 ),
        .Q(\read_sensor_proc.inch_counter_reg [6]),
        .R(clock_divider_instance_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.inch_counter_reg[7] 
       (.C(i_clk),
        .CE(sensor_pulse_previous),
        .D(\read_sensor_proc.inch_counter_reg[4]_i_1_n_4 ),
        .Q(\read_sensor_proc.inch_counter_reg [7]),
        .R(clock_divider_instance_n_1));
  LUT5 #(
    .INIT(32'hBFBAAAAA)) 
    \read_sensor_proc.sub_inch_counter[0]_i_1 
       (.I0(i_reset),
        .I1(\sub_inch_counter1_inferred__0/i__carry__2_n_0 ),
        .I2(sensor_pulse),
        .I3(sensor_pulse_previous_reg_n_0),
        .I4(delay_2Hz),
        .O(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \read_sensor_proc.sub_inch_counter[0]_i_4 
       (.I0(\read_sensor_proc.sub_inch_counter_reg [0]),
        .O(\read_sensor_proc.sub_inch_counter[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[0] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_7 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.sub_inch_counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_0 ,\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_1 ,\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_2 ,\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_4 ,\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_5 ,\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_6 ,\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_7 }),
        .S({\read_sensor_proc.sub_inch_counter_reg [3:1],\read_sensor_proc.sub_inch_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[10] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_5 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[11] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_4 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[12] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_7 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.sub_inch_counter_reg[12]_i_1 
       (.CI(\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_0 ),
        .CO({\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_0 ,\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_1 ,\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_2 ,\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_4 ,\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_5 ,\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_6 ,\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_7 }),
        .S(\read_sensor_proc.sub_inch_counter_reg [15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[13] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_6 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[14] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_5 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[15] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_4 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[16] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_7 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [16]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.sub_inch_counter_reg[16]_i_1 
       (.CI(\read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_0 ),
        .CO({\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_0 ,\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_1 ,\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_2 ,\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_4 ,\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_5 ,\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_6 ,\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_7 }),
        .S(\read_sensor_proc.sub_inch_counter_reg [19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[17] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_6 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[18] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_5 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[19] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_4 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[1] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_6 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[20] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_7 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [20]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.sub_inch_counter_reg[20]_i_1 
       (.CI(\read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_0 ),
        .CO({\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_0 ,\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_1 ,\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_2 ,\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_4 ,\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_5 ,\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_6 ,\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_7 }),
        .S(\read_sensor_proc.sub_inch_counter_reg [23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[21] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_6 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [21]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[22] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_5 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [22]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[23] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_4 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [23]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[24] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_7 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [24]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.sub_inch_counter_reg[24]_i_1 
       (.CI(\read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_0 ),
        .CO({\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_0 ,\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_1 ,\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_2 ,\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_4 ,\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_5 ,\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_6 ,\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_7 }),
        .S(\read_sensor_proc.sub_inch_counter_reg [27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[25] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_6 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [25]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[26] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_5 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [26]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[27] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_4 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [27]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[28] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_7 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [28]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.sub_inch_counter_reg[28]_i_1 
       (.CI(\read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_read_sensor_proc.sub_inch_counter_reg[28]_i_1_CO_UNCONNECTED [3],\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_1 ,\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_2 ,\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_4 ,\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_5 ,\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_6 ,\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_7 }),
        .S(\read_sensor_proc.sub_inch_counter_reg [31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[29] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_6 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [29]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[2] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_5 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[30] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_5 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [30]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[31] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_4 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [31]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[3] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_4 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[4] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_7 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.sub_inch_counter_reg[4]_i_1 
       (.CI(\read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_0 ),
        .CO({\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_0 ,\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_1 ,\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_2 ,\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_4 ,\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_5 ,\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_6 ,\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_7 }),
        .S(\read_sensor_proc.sub_inch_counter_reg [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[5] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_6 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[6] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_5 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[7] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_4 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[8] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_7 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \read_sensor_proc.sub_inch_counter_reg[8]_i_1 
       (.CI(\read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_0 ),
        .CO({\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_0 ,\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_1 ,\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_2 ,\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_4 ,\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_5 ,\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_6 ,\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_7 }),
        .S(\read_sensor_proc.sub_inch_counter_reg [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \read_sensor_proc.sub_inch_counter_reg[9] 
       (.C(i_clk),
        .CE(sub_inch_counter),
        .D(\read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_6 ),
        .Q(\read_sensor_proc.sub_inch_counter_reg [9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sensor_distance_reg[4]_i_1 
       (.I0(\read_sensor_proc.inch_counter_reg [4]),
        .I1(\read_sensor_proc.inch_counter_reg [2]),
        .I2(\read_sensor_proc.inch_counter_reg [0]),
        .I3(in),
        .I4(\read_sensor_proc.inch_counter_reg [1]),
        .I5(\read_sensor_proc.inch_counter_reg [3]),
        .O(inch_counter0_in[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \sensor_distance_reg[4]_i_2 
       (.I0(sensor_pulse),
        .I1(\sub_inch_counter1_inferred__0/i__carry__2_n_0 ),
        .O(in));
  LUT3 #(
    .INIT(8'h6A)) 
    \sensor_distance_reg[5]_i_1 
       (.I0(\read_sensor_proc.inch_counter_reg [5]),
        .I1(\sensor_distance_reg[7]_i_3_n_0 ),
        .I2(\read_sensor_proc.inch_counter_reg [4]),
        .O(inch_counter0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sensor_distance_reg[6]_i_1 
       (.I0(\read_sensor_proc.inch_counter_reg [6]),
        .I1(\read_sensor_proc.inch_counter_reg [4]),
        .I2(\sensor_distance_reg[7]_i_3_n_0 ),
        .I3(\read_sensor_proc.inch_counter_reg [5]),
        .O(inch_counter0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sensor_distance_reg[7]_i_2 
       (.I0(\read_sensor_proc.inch_counter_reg [7]),
        .I1(\read_sensor_proc.inch_counter_reg [5]),
        .I2(\sensor_distance_reg[7]_i_3_n_0 ),
        .I3(\read_sensor_proc.inch_counter_reg [4]),
        .I4(\read_sensor_proc.inch_counter_reg [6]),
        .O(inch_counter0_in[7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \sensor_distance_reg[7]_i_3 
       (.I0(\read_sensor_proc.inch_counter_reg [3]),
        .I1(\read_sensor_proc.inch_counter_reg [1]),
        .I2(sensor_pulse),
        .I3(\sub_inch_counter1_inferred__0/i__carry__2_n_0 ),
        .I4(\read_sensor_proc.inch_counter_reg [0]),
        .I5(\read_sensor_proc.inch_counter_reg [2]),
        .O(\sensor_distance_reg[7]_i_3_n_0 ));
  FDRE \sensor_distance_reg_reg[0] 
       (.C(i_clk),
        .CE(clock_divider_instance_n_1),
        .D(\read_sensor_proc.inch_counter_reg [0]),
        .Q(\sensor_distance_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sensor_distance_reg_reg[1] 
       (.C(i_clk),
        .CE(clock_divider_instance_n_1),
        .D(\read_sensor_proc.inch_counter_reg [1]),
        .Q(\sensor_distance_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sensor_distance_reg_reg[2] 
       (.C(i_clk),
        .CE(clock_divider_instance_n_1),
        .D(\read_sensor_proc.inch_counter_reg [2]),
        .Q(\sensor_distance_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sensor_distance_reg_reg[3] 
       (.C(i_clk),
        .CE(clock_divider_instance_n_1),
        .D(\read_sensor_proc.inch_counter_reg [3]),
        .Q(\sensor_distance_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sensor_distance_reg_reg[4] 
       (.C(i_clk),
        .CE(clock_divider_instance_n_1),
        .D(inch_counter0_in[4]),
        .Q(\sensor_distance_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sensor_distance_reg_reg[5] 
       (.C(i_clk),
        .CE(clock_divider_instance_n_1),
        .D(inch_counter0_in[5]),
        .Q(\sensor_distance_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sensor_distance_reg_reg[6] 
       (.C(i_clk),
        .CE(clock_divider_instance_n_1),
        .D(inch_counter0_in[6]),
        .Q(\sensor_distance_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sensor_distance_reg_reg[7] 
       (.C(i_clk),
        .CE(clock_divider_instance_n_1),
        .D(inch_counter0_in[7]),
        .Q(\sensor_distance_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sensor_pulse_previous_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(clock_divider_instance_n_4),
        .Q(sensor_pulse_previous_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ssd_cat_signal_i_1
       (.I0(ssd_pulse),
        .I1(ssd_cat_signal),
        .O(ssd_cat_signal_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ssd_cat_signal_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(ssd_cat_signal_i_1_n_0),
        .Q(ssd_cat_signal),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ssd_counter[0]_i_1 
       (.I0(ssd_counter[0]),
        .O(ssd_counter_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \ssd_counter[31]_i_1 
       (.I0(\ssd_counter[31]_i_3_n_0 ),
        .I1(\ssd_counter[31]_i_4_n_0 ),
        .I2(\ssd_counter[31]_i_5_n_0 ),
        .I3(\ssd_counter[31]_i_6_n_0 ),
        .O(\ssd_counter[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ssd_counter[31]_i_10 
       (.I0(ssd_counter[21]),
        .I1(ssd_counter[20]),
        .I2(ssd_counter[23]),
        .I3(ssd_counter[22]),
        .O(\ssd_counter[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ssd_counter[31]_i_3 
       (.I0(ssd_counter[11]),
        .I1(ssd_counter[10]),
        .I2(ssd_counter[8]),
        .I3(ssd_counter[9]),
        .I4(\ssd_counter[31]_i_7_n_0 ),
        .O(\ssd_counter[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ssd_counter[31]_i_4 
       (.I0(ssd_counter[2]),
        .I1(ssd_counter[3]),
        .I2(ssd_counter[0]),
        .I3(ssd_counter[1]),
        .I4(\ssd_counter[31]_i_8_n_0 ),
        .O(\ssd_counter[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ssd_counter[31]_i_5 
       (.I0(ssd_counter[26]),
        .I1(ssd_counter[27]),
        .I2(ssd_counter[24]),
        .I3(ssd_counter[25]),
        .I4(\ssd_counter[31]_i_9_n_0 ),
        .O(\ssd_counter[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ssd_counter[31]_i_6 
       (.I0(ssd_counter[18]),
        .I1(ssd_counter[19]),
        .I2(ssd_counter[17]),
        .I3(ssd_counter[16]),
        .I4(\ssd_counter[31]_i_10_n_0 ),
        .O(\ssd_counter[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ssd_counter[31]_i_7 
       (.I0(ssd_counter[13]),
        .I1(ssd_counter[12]),
        .I2(ssd_counter[15]),
        .I3(ssd_counter[14]),
        .O(\ssd_counter[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ssd_counter[31]_i_8 
       (.I0(ssd_counter[4]),
        .I1(ssd_counter[5]),
        .I2(ssd_counter[7]),
        .I3(ssd_counter[6]),
        .O(\ssd_counter[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ssd_counter[31]_i_9 
       (.I0(ssd_counter[29]),
        .I1(ssd_counter[28]),
        .I2(ssd_counter[31]),
        .I3(ssd_counter[30]),
        .O(\ssd_counter[31]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(ssd_counter_1),
        .Q(ssd_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[12]_i_1_n_6 ),
        .Q(ssd_counter[10]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[12]_i_1_n_5 ),
        .Q(ssd_counter[11]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[12]_i_1_n_4 ),
        .Q(ssd_counter[12]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ssd_counter_reg[12]_i_1 
       (.CI(\ssd_counter_reg[8]_i_1_n_0 ),
        .CO({\ssd_counter_reg[12]_i_1_n_0 ,\ssd_counter_reg[12]_i_1_n_1 ,\ssd_counter_reg[12]_i_1_n_2 ,\ssd_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ssd_counter_reg[12]_i_1_n_4 ,\ssd_counter_reg[12]_i_1_n_5 ,\ssd_counter_reg[12]_i_1_n_6 ,\ssd_counter_reg[12]_i_1_n_7 }),
        .S(ssd_counter[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[16]_i_1_n_7 ),
        .Q(ssd_counter[13]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[16]_i_1_n_6 ),
        .Q(ssd_counter[14]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[16]_i_1_n_5 ),
        .Q(ssd_counter[15]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[16]_i_1_n_4 ),
        .Q(ssd_counter[16]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ssd_counter_reg[16]_i_1 
       (.CI(\ssd_counter_reg[12]_i_1_n_0 ),
        .CO({\ssd_counter_reg[16]_i_1_n_0 ,\ssd_counter_reg[16]_i_1_n_1 ,\ssd_counter_reg[16]_i_1_n_2 ,\ssd_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ssd_counter_reg[16]_i_1_n_4 ,\ssd_counter_reg[16]_i_1_n_5 ,\ssd_counter_reg[16]_i_1_n_6 ,\ssd_counter_reg[16]_i_1_n_7 }),
        .S(ssd_counter[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[20]_i_1_n_7 ),
        .Q(ssd_counter[17]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[20]_i_1_n_6 ),
        .Q(ssd_counter[18]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[20]_i_1_n_5 ),
        .Q(ssd_counter[19]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[4]_i_1_n_7 ),
        .Q(ssd_counter[1]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[20]_i_1_n_4 ),
        .Q(ssd_counter[20]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ssd_counter_reg[20]_i_1 
       (.CI(\ssd_counter_reg[16]_i_1_n_0 ),
        .CO({\ssd_counter_reg[20]_i_1_n_0 ,\ssd_counter_reg[20]_i_1_n_1 ,\ssd_counter_reg[20]_i_1_n_2 ,\ssd_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ssd_counter_reg[20]_i_1_n_4 ,\ssd_counter_reg[20]_i_1_n_5 ,\ssd_counter_reg[20]_i_1_n_6 ,\ssd_counter_reg[20]_i_1_n_7 }),
        .S(ssd_counter[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[24]_i_1_n_7 ),
        .Q(ssd_counter[21]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[24]_i_1_n_6 ),
        .Q(ssd_counter[22]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[24]_i_1_n_5 ),
        .Q(ssd_counter[23]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[24]_i_1_n_4 ),
        .Q(ssd_counter[24]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ssd_counter_reg[24]_i_1 
       (.CI(\ssd_counter_reg[20]_i_1_n_0 ),
        .CO({\ssd_counter_reg[24]_i_1_n_0 ,\ssd_counter_reg[24]_i_1_n_1 ,\ssd_counter_reg[24]_i_1_n_2 ,\ssd_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ssd_counter_reg[24]_i_1_n_4 ,\ssd_counter_reg[24]_i_1_n_5 ,\ssd_counter_reg[24]_i_1_n_6 ,\ssd_counter_reg[24]_i_1_n_7 }),
        .S(ssd_counter[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[25] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[28]_i_1_n_7 ),
        .Q(ssd_counter[25]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[26] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[28]_i_1_n_6 ),
        .Q(ssd_counter[26]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[27] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[28]_i_1_n_5 ),
        .Q(ssd_counter[27]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[28] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[28]_i_1_n_4 ),
        .Q(ssd_counter[28]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ssd_counter_reg[28]_i_1 
       (.CI(\ssd_counter_reg[24]_i_1_n_0 ),
        .CO({\ssd_counter_reg[28]_i_1_n_0 ,\ssd_counter_reg[28]_i_1_n_1 ,\ssd_counter_reg[28]_i_1_n_2 ,\ssd_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ssd_counter_reg[28]_i_1_n_4 ,\ssd_counter_reg[28]_i_1_n_5 ,\ssd_counter_reg[28]_i_1_n_6 ,\ssd_counter_reg[28]_i_1_n_7 }),
        .S(ssd_counter[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[29] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[31]_i_2_n_7 ),
        .Q(ssd_counter[29]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[4]_i_1_n_6 ),
        .Q(ssd_counter[2]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[30] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[31]_i_2_n_6 ),
        .Q(ssd_counter[30]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[31] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[31]_i_2_n_5 ),
        .Q(ssd_counter[31]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ssd_counter_reg[31]_i_2 
       (.CI(\ssd_counter_reg[28]_i_1_n_0 ),
        .CO({\NLW_ssd_counter_reg[31]_i_2_CO_UNCONNECTED [3:2],\ssd_counter_reg[31]_i_2_n_2 ,\ssd_counter_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ssd_counter_reg[31]_i_2_O_UNCONNECTED [3],\ssd_counter_reg[31]_i_2_n_5 ,\ssd_counter_reg[31]_i_2_n_6 ,\ssd_counter_reg[31]_i_2_n_7 }),
        .S({1'b0,ssd_counter[31:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[4]_i_1_n_5 ),
        .Q(ssd_counter[3]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[4]_i_1_n_4 ),
        .Q(ssd_counter[4]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ssd_counter_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ssd_counter_reg[4]_i_1_n_0 ,\ssd_counter_reg[4]_i_1_n_1 ,\ssd_counter_reg[4]_i_1_n_2 ,\ssd_counter_reg[4]_i_1_n_3 }),
        .CYINIT(ssd_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ssd_counter_reg[4]_i_1_n_4 ,\ssd_counter_reg[4]_i_1_n_5 ,\ssd_counter_reg[4]_i_1_n_6 ,\ssd_counter_reg[4]_i_1_n_7 }),
        .S(ssd_counter[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[8]_i_1_n_7 ),
        .Q(ssd_counter[5]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[8]_i_1_n_6 ),
        .Q(ssd_counter[6]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[8]_i_1_n_5 ),
        .Q(ssd_counter[7]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[8]_i_1_n_4 ),
        .Q(ssd_counter[8]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ssd_counter_reg[8]_i_1 
       (.CI(\ssd_counter_reg[4]_i_1_n_0 ),
        .CO({\ssd_counter_reg[8]_i_1_n_0 ,\ssd_counter_reg[8]_i_1_n_1 ,\ssd_counter_reg[8]_i_1_n_2 ,\ssd_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ssd_counter_reg[8]_i_1_n_4 ,\ssd_counter_reg[8]_i_1_n_5 ,\ssd_counter_reg[8]_i_1_n_6 ,\ssd_counter_reg[8]_i_1_n_7 }),
        .S(ssd_counter[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \ssd_counter_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter_reg[12]_i_1_n_7 ),
        .Q(ssd_counter[9]),
        .R(\ssd_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ssd_pulse_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(\ssd_counter[31]_i_1_n_0 ),
        .Q(ssd_pulse),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sub_inch_counter1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\sub_inch_counter1_inferred__0/i__carry_n_0 ,\sub_inch_counter1_inferred__0/i__carry_n_1 ,\sub_inch_counter1_inferred__0/i__carry_n_2 ,\sub_inch_counter1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__0_n_0,1'b0,i__carry_i_2__2_n_0,i__carry_i_3__0_n_0}),
        .O(\NLW_sub_inch_counter1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_4_n_0,i__carry_i_5__1_n_0,i__carry_i_6__3_n_0,i__carry_i_7__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sub_inch_counter1_inferred__0/i__carry__0 
       (.CI(\sub_inch_counter1_inferred__0/i__carry_n_0 ),
        .CO({\sub_inch_counter1_inferred__0/i__carry__0_n_0 ,\sub_inch_counter1_inferred__0/i__carry__0_n_1 ,\sub_inch_counter1_inferred__0/i__carry__0_n_2 ,\sub_inch_counter1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1_n_0,1'b0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__0_n_0}),
        .O(\NLW_sub_inch_counter1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_4_n_0,i__carry__0_i_5__1_n_0,i__carry__0_i_6__2_n_0,i__carry__0_i_7__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sub_inch_counter1_inferred__0/i__carry__1 
       (.CI(\sub_inch_counter1_inferred__0/i__carry__0_n_0 ),
        .CO({\sub_inch_counter1_inferred__0/i__carry__1_n_0 ,\sub_inch_counter1_inferred__0/i__carry__1_n_1 ,\sub_inch_counter1_inferred__0/i__carry__1_n_2 ,\sub_inch_counter1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_inch_counter1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sub_inch_counter1_inferred__0/i__carry__2 
       (.CI(\sub_inch_counter1_inferred__0/i__carry__1_n_0 ),
        .CO({\sub_inch_counter1_inferred__0/i__carry__2_n_0 ,\sub_inch_counter1_inferred__0/i__carry__2_n_1 ,\sub_inch_counter1_inferred__0/i__carry__2_n_2 ,\sub_inch_counter1_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\read_sensor_proc.sub_inch_counter_reg [31],1'b0,1'b0,1'b0}),
        .O(\NLW_sub_inch_counter1_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_motor_controller
   (o_ssd_cat,
    o_PWM_1,
    o_PWM_2,
    o_PWM_3,
    o_PWM_4,
    o_PWM_5,
    o_PWM_6,
    o_PWM_7,
    o_PWM_8,
    o_ssd,
    i_clk,
    i_reset,
    sensor_pulse,
    start_drive_mode,
    Q,
    \s_motor_direction_reg[3]_0 ,
    \s_enable_PWM_reg[3]_0 );
  output o_ssd_cat;
  output o_PWM_1;
  output o_PWM_2;
  output o_PWM_3;
  output o_PWM_4;
  output o_PWM_5;
  output o_PWM_6;
  output o_PWM_7;
  output o_PWM_8;
  output [6:0]o_ssd;
  input i_clk;
  input i_reset;
  input sensor_pulse;
  input start_drive_mode;
  input [7:0]Q;
  input [3:0]\s_motor_direction_reg[3]_0 ;
  input [3:0]\s_enable_PWM_reg[3]_0 ;

  wire [7:0]Q;
  wire i_clk;
  wire i_enable;
  wire i_reset;
  wire i_set_direction;
  wire o_PWM_1;
  wire o_PWM_2;
  wire o_PWM_3;
  wire o_PWM_4;
  wire o_PWM_5;
  wire o_PWM_6;
  wire o_PWM_7;
  wire o_PWM_8;
  wire [6:0]o_ssd;
  wire o_ssd_cat;
  wire [7:0]s_duty_cycle;
  wire \s_duty_cycle[0]_i_1_n_0 ;
  wire \s_duty_cycle[1]_i_1_n_0 ;
  wire \s_duty_cycle[2]_i_1_n_0 ;
  wire \s_duty_cycle[3]_i_1_n_0 ;
  wire \s_duty_cycle[4]_i_1_n_0 ;
  wire \s_duty_cycle[5]_i_1_n_0 ;
  wire \s_duty_cycle[6]_i_1_n_0 ;
  wire \s_duty_cycle[7]_i_1_n_0 ;
  wire [3:0]\s_enable_PWM_reg[3]_0 ;
  wire \s_enable_PWM_reg_n_0_[0] ;
  wire \s_enable_PWM_reg_n_0_[2] ;
  wire \s_enable_PWM_reg_n_0_[3] ;
  wire \s_motor_direction[3]_i_1_n_0 ;
  wire [3:0]\s_motor_direction_reg[3]_0 ;
  wire \s_motor_direction_reg_n_0_[0] ;
  wire \s_motor_direction_reg_n_0_[2] ;
  wire \s_motor_direction_reg_n_0_[3] ;
  wire sensor_pulse;
  wire start_drive_mode;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxsonar_sensor maxsonar_sensor_instance
       (.i_clk(i_clk),
        .i_reset(i_reset),
        .o_ssd(o_ssd),
        .o_ssd_cat(o_ssd_cat),
        .sensor_pulse(sensor_pulse));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_generator pwm_generator_instance_1
       (.Q(s_duty_cycle),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .i_set_direction_reg_reg_0(\s_motor_direction_reg_n_0_[0] ),
        .o_PWM_1(o_PWM_1),
        .o_PWM_1_reg_0(\s_enable_PWM_reg_n_0_[0] ),
        .o_PWM_2(o_PWM_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_generator_0 pwm_generator_instance_2
       (.Q(s_duty_cycle),
        .i_clk(i_clk),
        .i_enable(i_enable),
        .i_reset(i_reset),
        .i_set_direction(i_set_direction),
        .o_PWM_3(o_PWM_3),
        .o_PWM_4(o_PWM_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_generator_1 pwm_generator_instance_3
       (.Q(s_duty_cycle),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .i_set_direction_reg_reg_0(\s_motor_direction_reg_n_0_[2] ),
        .o_PWM_1_reg_0(\s_enable_PWM_reg_n_0_[2] ),
        .o_PWM_5(o_PWM_5),
        .o_PWM_6(o_PWM_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_generator_2 pwm_generator_instance_4
       (.Q(s_duty_cycle),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .i_set_direction_reg_reg_0(\s_motor_direction_reg_n_0_[3] ),
        .o_PWM_1_reg_0(\s_enable_PWM_reg_n_0_[3] ),
        .o_PWM_7(o_PWM_7),
        .o_PWM_8(o_PWM_8));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_duty_cycle[0]_i_1 
       (.I0(start_drive_mode),
        .I1(Q[0]),
        .O(\s_duty_cycle[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_duty_cycle[1]_i_1 
       (.I0(start_drive_mode),
        .I1(Q[1]),
        .O(\s_duty_cycle[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_duty_cycle[2]_i_1 
       (.I0(start_drive_mode),
        .I1(Q[2]),
        .O(\s_duty_cycle[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_duty_cycle[3]_i_1 
       (.I0(start_drive_mode),
        .I1(Q[3]),
        .O(\s_duty_cycle[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_duty_cycle[4]_i_1 
       (.I0(start_drive_mode),
        .I1(Q[4]),
        .O(\s_duty_cycle[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_duty_cycle[5]_i_1 
       (.I0(start_drive_mode),
        .I1(Q[5]),
        .O(\s_duty_cycle[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_duty_cycle[6]_i_1 
       (.I0(start_drive_mode),
        .I1(Q[6]),
        .O(\s_duty_cycle[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_duty_cycle[7]_i_1 
       (.I0(start_drive_mode),
        .I1(Q[7]),
        .O(\s_duty_cycle[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_duty_cycle_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_duty_cycle[0]_i_1_n_0 ),
        .Q(s_duty_cycle[0]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_duty_cycle_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_duty_cycle[1]_i_1_n_0 ),
        .Q(s_duty_cycle[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_duty_cycle_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_duty_cycle[2]_i_1_n_0 ),
        .Q(s_duty_cycle[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_duty_cycle_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_duty_cycle[3]_i_1_n_0 ),
        .Q(s_duty_cycle[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_duty_cycle_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_duty_cycle[4]_i_1_n_0 ),
        .Q(s_duty_cycle[4]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_duty_cycle_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_duty_cycle[5]_i_1_n_0 ),
        .Q(s_duty_cycle[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_duty_cycle_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_duty_cycle[6]_i_1_n_0 ),
        .Q(s_duty_cycle[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_duty_cycle_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_duty_cycle[7]_i_1_n_0 ),
        .Q(s_duty_cycle[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_enable_PWM_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_enable_PWM_reg[3]_0 [0]),
        .Q(\s_enable_PWM_reg_n_0_[0] ),
        .R(\s_motor_direction[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_enable_PWM_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_enable_PWM_reg[3]_0 [1]),
        .Q(i_enable),
        .R(\s_motor_direction[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_enable_PWM_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_enable_PWM_reg[3]_0 [2]),
        .Q(\s_enable_PWM_reg_n_0_[2] ),
        .R(\s_motor_direction[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_enable_PWM_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_enable_PWM_reg[3]_0 [3]),
        .Q(\s_enable_PWM_reg_n_0_[3] ),
        .R(\s_motor_direction[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \s_motor_direction[3]_i_1 
       (.I0(i_reset),
        .I1(start_drive_mode),
        .O(\s_motor_direction[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_motor_direction_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_motor_direction_reg[3]_0 [0]),
        .Q(\s_motor_direction_reg_n_0_[0] ),
        .R(\s_motor_direction[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_motor_direction_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_motor_direction_reg[3]_0 [1]),
        .Q(i_set_direction),
        .R(\s_motor_direction[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_motor_direction_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_motor_direction_reg[3]_0 [2]),
        .Q(\s_motor_direction_reg_n_0_[2] ),
        .R(\s_motor_direction[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_motor_direction_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_motor_direction_reg[3]_0 [3]),
        .Q(\s_motor_direction_reg_n_0_[3] ),
        .R(\s_motor_direction[3]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_generator
   (o_PWM_1,
    o_PWM_2,
    i_set_direction_reg_reg_0,
    i_clk,
    i_reset,
    o_PWM_1_reg_0,
    Q);
  output o_PWM_1;
  output o_PWM_2;
  input i_set_direction_reg_reg_0;
  input i_clk;
  input i_reset;
  input o_PWM_1_reg_0;
  input [7:0]Q;

  wire [7:0]Q;
  wire [7:0]duty_cycle_counter;
  wire \duty_cycle_counter[0]_i_1_n_0 ;
  wire \duty_cycle_counter[1]_i_1_n_0 ;
  wire \duty_cycle_counter[2]_i_1_n_0 ;
  wire \duty_cycle_counter[3]_i_1_n_0 ;
  wire \duty_cycle_counter[4]_i_1_n_0 ;
  wire \duty_cycle_counter[5]_i_1_n_0 ;
  wire \duty_cycle_counter[6]_i_1_n_0 ;
  wire \duty_cycle_counter[6]_i_2_n_0 ;
  wire \duty_cycle_counter[7]_i_2_n_0 ;
  wire \duty_cycle_counter[7]_i_3_n_0 ;
  wire \duty_cycle_counter[7]_i_4_n_0 ;
  wire duty_cycle_counter_1;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_6__4_n_0;
  wire i__carry_i_7__4_n_0;
  wire i__carry_i_8__1_n_0;
  wire i_clk;
  wire i_reset;
  wire i_set_direction_reg;
  wire i_set_direction_reg_reg_0;
  wire o_PWM_1;
  wire o_PWM_1_i_1_n_0;
  wire o_PWM_1_reg_0;
  wire o_PWM_2;
  wire o_PWM_2_i_1_n_0;
  wire [31:0]pwm_clk_counter;
  wire \pwm_clk_counter[31]_i_10_n_0 ;
  wire \pwm_clk_counter[31]_i_11_n_0 ;
  wire \pwm_clk_counter[31]_i_1_n_0 ;
  wire \pwm_clk_counter[31]_i_3_n_0 ;
  wire \pwm_clk_counter[31]_i_4_n_0 ;
  wire \pwm_clk_counter[31]_i_5_n_0 ;
  wire \pwm_clk_counter[31]_i_6_n_0 ;
  wire \pwm_clk_counter[31]_i_8_n_0 ;
  wire \pwm_clk_counter[31]_i_9_n_0 ;
  wire [31:0]pwm_clk_counter_0;
  wire \pwm_clk_counter_reg[12]_i_2_n_0 ;
  wire \pwm_clk_counter_reg[12]_i_2_n_1 ;
  wire \pwm_clk_counter_reg[12]_i_2_n_2 ;
  wire \pwm_clk_counter_reg[12]_i_2_n_3 ;
  wire \pwm_clk_counter_reg[12]_i_2_n_4 ;
  wire \pwm_clk_counter_reg[12]_i_2_n_5 ;
  wire \pwm_clk_counter_reg[12]_i_2_n_6 ;
  wire \pwm_clk_counter_reg[12]_i_2_n_7 ;
  wire \pwm_clk_counter_reg[16]_i_2_n_0 ;
  wire \pwm_clk_counter_reg[16]_i_2_n_1 ;
  wire \pwm_clk_counter_reg[16]_i_2_n_2 ;
  wire \pwm_clk_counter_reg[16]_i_2_n_3 ;
  wire \pwm_clk_counter_reg[16]_i_2_n_4 ;
  wire \pwm_clk_counter_reg[16]_i_2_n_5 ;
  wire \pwm_clk_counter_reg[16]_i_2_n_6 ;
  wire \pwm_clk_counter_reg[16]_i_2_n_7 ;
  wire \pwm_clk_counter_reg[20]_i_2_n_0 ;
  wire \pwm_clk_counter_reg[20]_i_2_n_1 ;
  wire \pwm_clk_counter_reg[20]_i_2_n_2 ;
  wire \pwm_clk_counter_reg[20]_i_2_n_3 ;
  wire \pwm_clk_counter_reg[20]_i_2_n_4 ;
  wire \pwm_clk_counter_reg[20]_i_2_n_5 ;
  wire \pwm_clk_counter_reg[20]_i_2_n_6 ;
  wire \pwm_clk_counter_reg[20]_i_2_n_7 ;
  wire \pwm_clk_counter_reg[24]_i_2_n_0 ;
  wire \pwm_clk_counter_reg[24]_i_2_n_1 ;
  wire \pwm_clk_counter_reg[24]_i_2_n_2 ;
  wire \pwm_clk_counter_reg[24]_i_2_n_3 ;
  wire \pwm_clk_counter_reg[24]_i_2_n_4 ;
  wire \pwm_clk_counter_reg[24]_i_2_n_5 ;
  wire \pwm_clk_counter_reg[24]_i_2_n_6 ;
  wire \pwm_clk_counter_reg[24]_i_2_n_7 ;
  wire \pwm_clk_counter_reg[28]_i_2_n_0 ;
  wire \pwm_clk_counter_reg[28]_i_2_n_1 ;
  wire \pwm_clk_counter_reg[28]_i_2_n_2 ;
  wire \pwm_clk_counter_reg[28]_i_2_n_3 ;
  wire \pwm_clk_counter_reg[28]_i_2_n_4 ;
  wire \pwm_clk_counter_reg[28]_i_2_n_5 ;
  wire \pwm_clk_counter_reg[28]_i_2_n_6 ;
  wire \pwm_clk_counter_reg[28]_i_2_n_7 ;
  wire \pwm_clk_counter_reg[31]_i_7_n_2 ;
  wire \pwm_clk_counter_reg[31]_i_7_n_3 ;
  wire \pwm_clk_counter_reg[31]_i_7_n_5 ;
  wire \pwm_clk_counter_reg[31]_i_7_n_6 ;
  wire \pwm_clk_counter_reg[31]_i_7_n_7 ;
  wire \pwm_clk_counter_reg[4]_i_2_n_0 ;
  wire \pwm_clk_counter_reg[4]_i_2_n_1 ;
  wire \pwm_clk_counter_reg[4]_i_2_n_2 ;
  wire \pwm_clk_counter_reg[4]_i_2_n_3 ;
  wire \pwm_clk_counter_reg[4]_i_2_n_4 ;
  wire \pwm_clk_counter_reg[4]_i_2_n_5 ;
  wire \pwm_clk_counter_reg[4]_i_2_n_6 ;
  wire \pwm_clk_counter_reg[4]_i_2_n_7 ;
  wire \pwm_clk_counter_reg[8]_i_2_n_0 ;
  wire \pwm_clk_counter_reg[8]_i_2_n_1 ;
  wire \pwm_clk_counter_reg[8]_i_2_n_2 ;
  wire \pwm_clk_counter_reg[8]_i_2_n_3 ;
  wire \pwm_clk_counter_reg[8]_i_2_n_4 ;
  wire \pwm_clk_counter_reg[8]_i_2_n_5 ;
  wire \pwm_clk_counter_reg[8]_i_2_n_6 ;
  wire \pwm_clk_counter_reg[8]_i_2_n_7 ;
  wire s_PWM;
  wire s_PWM0_carry_i_1_n_0;
  wire s_PWM0_carry_i_2_n_0;
  wire s_PWM0_carry_i_3_n_0;
  wire s_PWM0_carry_i_4_n_0;
  wire s_PWM0_carry_i_5_n_0;
  wire s_PWM0_carry_i_6_n_0;
  wire s_PWM0_carry_i_7_n_0;
  wire s_PWM0_carry_i_8_n_0;
  wire s_PWM0_carry_n_0;
  wire s_PWM0_carry_n_1;
  wire s_PWM0_carry_n_2;
  wire s_PWM0_carry_n_3;
  wire \s_PWM0_inferred__0/i__carry_n_0 ;
  wire \s_PWM0_inferred__0/i__carry_n_1 ;
  wire \s_PWM0_inferred__0/i__carry_n_2 ;
  wire \s_PWM0_inferred__0/i__carry_n_3 ;
  wire s_PWM_i_1_n_0;
  wire [3:2]\NLW_pwm_clk_counter_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwm_clk_counter_reg[31]_i_7_O_UNCONNECTED ;
  wire [3:0]NLW_s_PWM0_carry_O_UNCONNECTED;
  wire [3:0]\NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \duty_cycle_counter[0]_i_1 
       (.I0(duty_cycle_counter[0]),
        .O(\duty_cycle_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \duty_cycle_counter[1]_i_1 
       (.I0(duty_cycle_counter[0]),
        .I1(duty_cycle_counter[1]),
        .O(\duty_cycle_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \duty_cycle_counter[2]_i_1 
       (.I0(duty_cycle_counter[2]),
        .I1(duty_cycle_counter[1]),
        .I2(duty_cycle_counter[0]),
        .O(\duty_cycle_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \duty_cycle_counter[3]_i_1 
       (.I0(duty_cycle_counter[3]),
        .I1(duty_cycle_counter[1]),
        .I2(duty_cycle_counter[0]),
        .I3(duty_cycle_counter[2]),
        .O(\duty_cycle_counter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \duty_cycle_counter[4]_i_1 
       (.I0(duty_cycle_counter[4]),
        .I1(duty_cycle_counter[2]),
        .I2(duty_cycle_counter[0]),
        .I3(duty_cycle_counter[1]),
        .I4(duty_cycle_counter[3]),
        .O(\duty_cycle_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \duty_cycle_counter[5]_i_1 
       (.I0(duty_cycle_counter[5]),
        .I1(duty_cycle_counter[3]),
        .I2(duty_cycle_counter[1]),
        .I3(duty_cycle_counter[0]),
        .I4(duty_cycle_counter[2]),
        .I5(duty_cycle_counter[4]),
        .O(\duty_cycle_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \duty_cycle_counter[6]_i_1 
       (.I0(duty_cycle_counter[6]),
        .I1(duty_cycle_counter[4]),
        .I2(duty_cycle_counter[2]),
        .I3(\duty_cycle_counter[6]_i_2_n_0 ),
        .I4(duty_cycle_counter[3]),
        .I5(duty_cycle_counter[5]),
        .O(\duty_cycle_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \duty_cycle_counter[6]_i_2 
       (.I0(duty_cycle_counter[1]),
        .I1(duty_cycle_counter[0]),
        .O(\duty_cycle_counter[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \duty_cycle_counter[7]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .O(duty_cycle_counter_1));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \duty_cycle_counter[7]_i_2 
       (.I0(\duty_cycle_counter[7]_i_3_n_0 ),
        .I1(duty_cycle_counter[7]),
        .I2(\duty_cycle_counter[7]_i_4_n_0 ),
        .I3(duty_cycle_counter[6]),
        .O(\duty_cycle_counter[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \duty_cycle_counter[7]_i_3 
       (.I0(duty_cycle_counter[4]),
        .I1(duty_cycle_counter[2]),
        .I2(duty_cycle_counter[1]),
        .I3(duty_cycle_counter[0]),
        .I4(duty_cycle_counter[3]),
        .I5(duty_cycle_counter[5]),
        .O(\duty_cycle_counter[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \duty_cycle_counter[7]_i_4 
       (.I0(duty_cycle_counter[4]),
        .I1(duty_cycle_counter[2]),
        .I2(duty_cycle_counter[0]),
        .I3(duty_cycle_counter[1]),
        .I4(duty_cycle_counter[3]),
        .I5(duty_cycle_counter[5]),
        .O(\duty_cycle_counter[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[0] 
       (.C(i_clk),
        .CE(duty_cycle_counter_1),
        .D(\duty_cycle_counter[0]_i_1_n_0 ),
        .Q(duty_cycle_counter[0]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[1] 
       (.C(i_clk),
        .CE(duty_cycle_counter_1),
        .D(\duty_cycle_counter[1]_i_1_n_0 ),
        .Q(duty_cycle_counter[1]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[2] 
       (.C(i_clk),
        .CE(duty_cycle_counter_1),
        .D(\duty_cycle_counter[2]_i_1_n_0 ),
        .Q(duty_cycle_counter[2]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[3] 
       (.C(i_clk),
        .CE(duty_cycle_counter_1),
        .D(\duty_cycle_counter[3]_i_1_n_0 ),
        .Q(duty_cycle_counter[3]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[4] 
       (.C(i_clk),
        .CE(duty_cycle_counter_1),
        .D(\duty_cycle_counter[4]_i_1_n_0 ),
        .Q(duty_cycle_counter[4]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[5] 
       (.C(i_clk),
        .CE(duty_cycle_counter_1),
        .D(\duty_cycle_counter[5]_i_1_n_0 ),
        .Q(duty_cycle_counter[5]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[6] 
       (.C(i_clk),
        .CE(duty_cycle_counter_1),
        .D(\duty_cycle_counter[6]_i_1_n_0 ),
        .Q(duty_cycle_counter[6]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[7] 
       (.C(i_clk),
        .CE(duty_cycle_counter_1),
        .D(\duty_cycle_counter[7]_i_2_n_0 ),
        .Q(duty_cycle_counter[7]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_1__4
       (.I0(duty_cycle_counter[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(duty_cycle_counter[7]),
        .O(i__carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_2__4
       (.I0(duty_cycle_counter[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(duty_cycle_counter[5]),
        .O(i__carry_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_3__4
       (.I0(duty_cycle_counter[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(duty_cycle_counter[3]),
        .O(i__carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_4__4
       (.I0(duty_cycle_counter[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(duty_cycle_counter[1]),
        .O(i__carry_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_5__4
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(duty_cycle_counter[6]),
        .I3(duty_cycle_counter[7]),
        .O(i__carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_6__4
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(duty_cycle_counter[4]),
        .I3(duty_cycle_counter[5]),
        .O(i__carry_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_7__4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(duty_cycle_counter[2]),
        .I3(duty_cycle_counter[3]),
        .O(i__carry_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h8241)) 
    i__carry_i_8__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(duty_cycle_counter[1]),
        .I3(duty_cycle_counter[0]),
        .O(i__carry_i_8__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    i_set_direction_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(i_set_direction_reg_reg_0),
        .Q(i_set_direction_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCC00A0)) 
    o_PWM_1_i_1
       (.I0(s_PWM),
        .I1(o_PWM_1),
        .I2(o_PWM_1_reg_0),
        .I3(i_set_direction_reg),
        .I4(i_reset),
        .O(o_PWM_1_i_1_n_0));
  FDRE o_PWM_1_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_PWM_1_i_1_n_0),
        .Q(o_PWM_1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCA000)) 
    o_PWM_2_i_1
       (.I0(s_PWM),
        .I1(o_PWM_2),
        .I2(i_set_direction_reg),
        .I3(o_PWM_1_reg_0),
        .I4(i_reset),
        .O(o_PWM_2_i_1_n_0));
  FDRE o_PWM_2_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_PWM_2_i_1_n_0),
        .Q(o_PWM_2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pwm_clk_counter[0]_i_1 
       (.I0(pwm_clk_counter[0]),
        .O(pwm_clk_counter_0[0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[10]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2_n_6 ),
        .O(pwm_clk_counter_0[10]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[11]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2_n_5 ),
        .O(pwm_clk_counter_0[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[12]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2_n_4 ),
        .O(pwm_clk_counter_0[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[13]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2_n_7 ),
        .O(pwm_clk_counter_0[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[14]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2_n_6 ),
        .O(pwm_clk_counter_0[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[15]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2_n_5 ),
        .O(pwm_clk_counter_0[15]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[16]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2_n_4 ),
        .O(pwm_clk_counter_0[16]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[17]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2_n_7 ),
        .O(pwm_clk_counter_0[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[18]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2_n_6 ),
        .O(pwm_clk_counter_0[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[19]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2_n_5 ),
        .O(pwm_clk_counter_0[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[1]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2_n_7 ),
        .O(pwm_clk_counter_0[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[20]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2_n_4 ),
        .O(pwm_clk_counter_0[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[21]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2_n_7 ),
        .O(pwm_clk_counter_0[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[22]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2_n_6 ),
        .O(pwm_clk_counter_0[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[23]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2_n_5 ),
        .O(pwm_clk_counter_0[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[24]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2_n_4 ),
        .O(pwm_clk_counter_0[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[25]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2_n_7 ),
        .O(pwm_clk_counter_0[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[26]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2_n_6 ),
        .O(pwm_clk_counter_0[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[27]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2_n_5 ),
        .O(pwm_clk_counter_0[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[28]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2_n_4 ),
        .O(pwm_clk_counter_0[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[29]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7_n_7 ),
        .O(pwm_clk_counter_0[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[2]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2_n_6 ),
        .O(pwm_clk_counter_0[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[30]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7_n_6 ),
        .O(pwm_clk_counter_0[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \pwm_clk_counter[31]_i_1 
       (.I0(i_reset),
        .I1(o_PWM_1_reg_0),
        .O(\pwm_clk_counter[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_10 
       (.I0(pwm_clk_counter[29]),
        .I1(pwm_clk_counter[28]),
        .I2(pwm_clk_counter[31]),
        .I3(pwm_clk_counter[30]),
        .O(\pwm_clk_counter[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_11 
       (.I0(pwm_clk_counter[21]),
        .I1(pwm_clk_counter[20]),
        .I2(pwm_clk_counter[23]),
        .I3(pwm_clk_counter[22]),
        .O(\pwm_clk_counter[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[31]_i_2 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7_n_5 ),
        .O(pwm_clk_counter_0[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_3 
       (.I0(pwm_clk_counter[10]),
        .I1(pwm_clk_counter[11]),
        .I2(pwm_clk_counter[8]),
        .I3(pwm_clk_counter[9]),
        .I4(\pwm_clk_counter[31]_i_8_n_0 ),
        .O(\pwm_clk_counter[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \pwm_clk_counter[31]_i_4 
       (.I0(pwm_clk_counter[3]),
        .I1(pwm_clk_counter[2]),
        .I2(pwm_clk_counter[1]),
        .I3(pwm_clk_counter[0]),
        .I4(\pwm_clk_counter[31]_i_9_n_0 ),
        .O(\pwm_clk_counter[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_5 
       (.I0(pwm_clk_counter[26]),
        .I1(pwm_clk_counter[27]),
        .I2(pwm_clk_counter[24]),
        .I3(pwm_clk_counter[25]),
        .I4(\pwm_clk_counter[31]_i_10_n_0 ),
        .O(\pwm_clk_counter[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_6 
       (.I0(pwm_clk_counter[18]),
        .I1(pwm_clk_counter[19]),
        .I2(pwm_clk_counter[16]),
        .I3(pwm_clk_counter[17]),
        .I4(\pwm_clk_counter[31]_i_11_n_0 ),
        .O(\pwm_clk_counter[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_8 
       (.I0(pwm_clk_counter[13]),
        .I1(pwm_clk_counter[12]),
        .I2(pwm_clk_counter[15]),
        .I3(pwm_clk_counter[14]),
        .O(\pwm_clk_counter[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_9 
       (.I0(pwm_clk_counter[5]),
        .I1(pwm_clk_counter[4]),
        .I2(pwm_clk_counter[7]),
        .I3(pwm_clk_counter[6]),
        .O(\pwm_clk_counter[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[3]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2_n_5 ),
        .O(pwm_clk_counter_0[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[4]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2_n_4 ),
        .O(pwm_clk_counter_0[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[5]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2_n_7 ),
        .O(pwm_clk_counter_0[5]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[6]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2_n_6 ),
        .O(pwm_clk_counter_0[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[7]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2_n_5 ),
        .O(pwm_clk_counter_0[7]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[8]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2_n_4 ),
        .O(pwm_clk_counter_0[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[9]_i_1 
       (.I0(\pwm_clk_counter[31]_i_3_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2_n_7 ),
        .O(pwm_clk_counter_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[0]),
        .Q(pwm_clk_counter[0]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[10]),
        .Q(pwm_clk_counter[10]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[11]),
        .Q(pwm_clk_counter[11]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[12]),
        .Q(pwm_clk_counter[12]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[12]_i_2 
       (.CI(\pwm_clk_counter_reg[8]_i_2_n_0 ),
        .CO({\pwm_clk_counter_reg[12]_i_2_n_0 ,\pwm_clk_counter_reg[12]_i_2_n_1 ,\pwm_clk_counter_reg[12]_i_2_n_2 ,\pwm_clk_counter_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[12]_i_2_n_4 ,\pwm_clk_counter_reg[12]_i_2_n_5 ,\pwm_clk_counter_reg[12]_i_2_n_6 ,\pwm_clk_counter_reg[12]_i_2_n_7 }),
        .S(pwm_clk_counter[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[13]),
        .Q(pwm_clk_counter[13]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[14]),
        .Q(pwm_clk_counter[14]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[15]),
        .Q(pwm_clk_counter[15]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[16]),
        .Q(pwm_clk_counter[16]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[16]_i_2 
       (.CI(\pwm_clk_counter_reg[12]_i_2_n_0 ),
        .CO({\pwm_clk_counter_reg[16]_i_2_n_0 ,\pwm_clk_counter_reg[16]_i_2_n_1 ,\pwm_clk_counter_reg[16]_i_2_n_2 ,\pwm_clk_counter_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[16]_i_2_n_4 ,\pwm_clk_counter_reg[16]_i_2_n_5 ,\pwm_clk_counter_reg[16]_i_2_n_6 ,\pwm_clk_counter_reg[16]_i_2_n_7 }),
        .S(pwm_clk_counter[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[17]),
        .Q(pwm_clk_counter[17]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[18]),
        .Q(pwm_clk_counter[18]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[19]),
        .Q(pwm_clk_counter[19]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[1]),
        .Q(pwm_clk_counter[1]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[20]),
        .Q(pwm_clk_counter[20]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[20]_i_2 
       (.CI(\pwm_clk_counter_reg[16]_i_2_n_0 ),
        .CO({\pwm_clk_counter_reg[20]_i_2_n_0 ,\pwm_clk_counter_reg[20]_i_2_n_1 ,\pwm_clk_counter_reg[20]_i_2_n_2 ,\pwm_clk_counter_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[20]_i_2_n_4 ,\pwm_clk_counter_reg[20]_i_2_n_5 ,\pwm_clk_counter_reg[20]_i_2_n_6 ,\pwm_clk_counter_reg[20]_i_2_n_7 }),
        .S(pwm_clk_counter[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[21]),
        .Q(pwm_clk_counter[21]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[22]),
        .Q(pwm_clk_counter[22]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[23]),
        .Q(pwm_clk_counter[23]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[24]),
        .Q(pwm_clk_counter[24]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[24]_i_2 
       (.CI(\pwm_clk_counter_reg[20]_i_2_n_0 ),
        .CO({\pwm_clk_counter_reg[24]_i_2_n_0 ,\pwm_clk_counter_reg[24]_i_2_n_1 ,\pwm_clk_counter_reg[24]_i_2_n_2 ,\pwm_clk_counter_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[24]_i_2_n_4 ,\pwm_clk_counter_reg[24]_i_2_n_5 ,\pwm_clk_counter_reg[24]_i_2_n_6 ,\pwm_clk_counter_reg[24]_i_2_n_7 }),
        .S(pwm_clk_counter[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[25] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[25]),
        .Q(pwm_clk_counter[25]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[26] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[26]),
        .Q(pwm_clk_counter[26]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[27] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[27]),
        .Q(pwm_clk_counter[27]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[28] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[28]),
        .Q(pwm_clk_counter[28]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[28]_i_2 
       (.CI(\pwm_clk_counter_reg[24]_i_2_n_0 ),
        .CO({\pwm_clk_counter_reg[28]_i_2_n_0 ,\pwm_clk_counter_reg[28]_i_2_n_1 ,\pwm_clk_counter_reg[28]_i_2_n_2 ,\pwm_clk_counter_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[28]_i_2_n_4 ,\pwm_clk_counter_reg[28]_i_2_n_5 ,\pwm_clk_counter_reg[28]_i_2_n_6 ,\pwm_clk_counter_reg[28]_i_2_n_7 }),
        .S(pwm_clk_counter[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[29] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[29]),
        .Q(pwm_clk_counter[29]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[2]),
        .Q(pwm_clk_counter[2]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[30] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[30]),
        .Q(pwm_clk_counter[30]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[31] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[31]),
        .Q(pwm_clk_counter[31]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[31]_i_7 
       (.CI(\pwm_clk_counter_reg[28]_i_2_n_0 ),
        .CO({\NLW_pwm_clk_counter_reg[31]_i_7_CO_UNCONNECTED [3:2],\pwm_clk_counter_reg[31]_i_7_n_2 ,\pwm_clk_counter_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pwm_clk_counter_reg[31]_i_7_O_UNCONNECTED [3],\pwm_clk_counter_reg[31]_i_7_n_5 ,\pwm_clk_counter_reg[31]_i_7_n_6 ,\pwm_clk_counter_reg[31]_i_7_n_7 }),
        .S({1'b0,pwm_clk_counter[31:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[3]),
        .Q(pwm_clk_counter[3]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[4]),
        .Q(pwm_clk_counter[4]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\pwm_clk_counter_reg[4]_i_2_n_0 ,\pwm_clk_counter_reg[4]_i_2_n_1 ,\pwm_clk_counter_reg[4]_i_2_n_2 ,\pwm_clk_counter_reg[4]_i_2_n_3 }),
        .CYINIT(pwm_clk_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[4]_i_2_n_4 ,\pwm_clk_counter_reg[4]_i_2_n_5 ,\pwm_clk_counter_reg[4]_i_2_n_6 ,\pwm_clk_counter_reg[4]_i_2_n_7 }),
        .S(pwm_clk_counter[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[5]),
        .Q(pwm_clk_counter[5]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[6]),
        .Q(pwm_clk_counter[6]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[7]),
        .Q(pwm_clk_counter[7]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[8]),
        .Q(pwm_clk_counter[8]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[8]_i_2 
       (.CI(\pwm_clk_counter_reg[4]_i_2_n_0 ),
        .CO({\pwm_clk_counter_reg[8]_i_2_n_0 ,\pwm_clk_counter_reg[8]_i_2_n_1 ,\pwm_clk_counter_reg[8]_i_2_n_2 ,\pwm_clk_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[8]_i_2_n_4 ,\pwm_clk_counter_reg[8]_i_2_n_5 ,\pwm_clk_counter_reg[8]_i_2_n_6 ,\pwm_clk_counter_reg[8]_i_2_n_7 }),
        .S(pwm_clk_counter[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter_0[9]),
        .Q(pwm_clk_counter[9]),
        .R(\pwm_clk_counter[31]_i_1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 s_PWM0_carry
       (.CI(1'b0),
        .CO({s_PWM0_carry_n_0,s_PWM0_carry_n_1,s_PWM0_carry_n_2,s_PWM0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({s_PWM0_carry_i_1_n_0,s_PWM0_carry_i_2_n_0,s_PWM0_carry_i_3_n_0,s_PWM0_carry_i_4_n_0}),
        .O(NLW_s_PWM0_carry_O_UNCONNECTED[3:0]),
        .S({s_PWM0_carry_i_5_n_0,s_PWM0_carry_i_6_n_0,s_PWM0_carry_i_7_n_0,s_PWM0_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_1
       (.I0(duty_cycle_counter[6]),
        .I1(Q[6]),
        .I2(duty_cycle_counter[7]),
        .I3(Q[7]),
        .O(s_PWM0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_2
       (.I0(duty_cycle_counter[4]),
        .I1(Q[4]),
        .I2(duty_cycle_counter[5]),
        .I3(Q[5]),
        .O(s_PWM0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_3
       (.I0(duty_cycle_counter[2]),
        .I1(Q[2]),
        .I2(duty_cycle_counter[3]),
        .I3(Q[3]),
        .O(s_PWM0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_4
       (.I0(duty_cycle_counter[0]),
        .I1(Q[0]),
        .I2(duty_cycle_counter[1]),
        .I3(Q[1]),
        .O(s_PWM0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_5
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(duty_cycle_counter[7]),
        .I3(duty_cycle_counter[6]),
        .O(s_PWM0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_6
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(duty_cycle_counter[5]),
        .I3(duty_cycle_counter[4]),
        .O(s_PWM0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(duty_cycle_counter[3]),
        .I3(duty_cycle_counter[2]),
        .O(s_PWM0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h1248)) 
    s_PWM0_carry_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(duty_cycle_counter[0]),
        .I3(duty_cycle_counter[1]),
        .O(s_PWM0_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_PWM0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\s_PWM0_inferred__0/i__carry_n_0 ,\s_PWM0_inferred__0/i__carry_n_1 ,\s_PWM0_inferred__0/i__carry_n_2 ,\s_PWM0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__4_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}),
        .O(\NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__4_n_0,i__carry_i_6__4_n_0,i__carry_i_7__4_n_0,i__carry_i_8__1_n_0}));
  LUT3 #(
    .INIT(8'hBA)) 
    s_PWM_i_1
       (.I0(s_PWM0_carry_n_0),
        .I1(\s_PWM0_inferred__0/i__carry_n_0 ),
        .I2(s_PWM),
        .O(s_PWM_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_PWM_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(s_PWM_i_1_n_0),
        .Q(s_PWM),
        .R(i_reset));
endmodule

(* ORIG_REF_NAME = "pwm_generator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_generator_0
   (o_PWM_3,
    o_PWM_4,
    i_set_direction,
    i_clk,
    i_reset,
    i_enable,
    Q);
  output o_PWM_3;
  output o_PWM_4;
  input i_set_direction;
  input i_clk;
  input i_reset;
  input i_enable;
  input [7:0]Q;

  wire [7:0]Q;
  wire duty_cycle_counter;
  wire \duty_cycle_counter[0]_i_1__0_n_0 ;
  wire \duty_cycle_counter[1]_i_1__0_n_0 ;
  wire \duty_cycle_counter[2]_i_1__0_n_0 ;
  wire \duty_cycle_counter[3]_i_1__0_n_0 ;
  wire \duty_cycle_counter[4]_i_1__0_n_0 ;
  wire \duty_cycle_counter[5]_i_1__0_n_0 ;
  wire \duty_cycle_counter[6]_i_1__0_n_0 ;
  wire \duty_cycle_counter[6]_i_2__0_n_0 ;
  wire \duty_cycle_counter[7]_i_2__0_n_0 ;
  wire \duty_cycle_counter[7]_i_3__0_n_0 ;
  wire \duty_cycle_counter[7]_i_4__0_n_0 ;
  wire \duty_cycle_counter_reg_n_0_[0] ;
  wire \duty_cycle_counter_reg_n_0_[1] ;
  wire \duty_cycle_counter_reg_n_0_[2] ;
  wire \duty_cycle_counter_reg_n_0_[3] ;
  wire \duty_cycle_counter_reg_n_0_[4] ;
  wire \duty_cycle_counter_reg_n_0_[5] ;
  wire \duty_cycle_counter_reg_n_0_[6] ;
  wire \duty_cycle_counter_reg_n_0_[7] ;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_5__5_n_0;
  wire i__carry_i_6__5_n_0;
  wire i__carry_i_7__5_n_0;
  wire i__carry_i_8__2_n_0;
  wire i_clk;
  wire i_enable;
  wire i_reset;
  wire i_set_direction;
  wire i_set_direction_reg;
  wire o_PWM_1_i_1__0_n_0;
  wire o_PWM_2_i_1__0_n_0;
  wire o_PWM_3;
  wire o_PWM_4;
  wire [31:0]pwm_clk_counter;
  wire \pwm_clk_counter[31]_i_10__0_n_0 ;
  wire \pwm_clk_counter[31]_i_11__0_n_0 ;
  wire \pwm_clk_counter[31]_i_1__0_n_0 ;
  wire \pwm_clk_counter[31]_i_3__0_n_0 ;
  wire \pwm_clk_counter[31]_i_4__0_n_0 ;
  wire \pwm_clk_counter[31]_i_5__0_n_0 ;
  wire \pwm_clk_counter[31]_i_6__0_n_0 ;
  wire \pwm_clk_counter[31]_i_8__0_n_0 ;
  wire \pwm_clk_counter[31]_i_9__0_n_0 ;
  wire \pwm_clk_counter_reg[12]_i_2__0_n_0 ;
  wire \pwm_clk_counter_reg[12]_i_2__0_n_1 ;
  wire \pwm_clk_counter_reg[12]_i_2__0_n_2 ;
  wire \pwm_clk_counter_reg[12]_i_2__0_n_3 ;
  wire \pwm_clk_counter_reg[12]_i_2__0_n_4 ;
  wire \pwm_clk_counter_reg[12]_i_2__0_n_5 ;
  wire \pwm_clk_counter_reg[12]_i_2__0_n_6 ;
  wire \pwm_clk_counter_reg[12]_i_2__0_n_7 ;
  wire \pwm_clk_counter_reg[16]_i_2__0_n_0 ;
  wire \pwm_clk_counter_reg[16]_i_2__0_n_1 ;
  wire \pwm_clk_counter_reg[16]_i_2__0_n_2 ;
  wire \pwm_clk_counter_reg[16]_i_2__0_n_3 ;
  wire \pwm_clk_counter_reg[16]_i_2__0_n_4 ;
  wire \pwm_clk_counter_reg[16]_i_2__0_n_5 ;
  wire \pwm_clk_counter_reg[16]_i_2__0_n_6 ;
  wire \pwm_clk_counter_reg[16]_i_2__0_n_7 ;
  wire \pwm_clk_counter_reg[20]_i_2__0_n_0 ;
  wire \pwm_clk_counter_reg[20]_i_2__0_n_1 ;
  wire \pwm_clk_counter_reg[20]_i_2__0_n_2 ;
  wire \pwm_clk_counter_reg[20]_i_2__0_n_3 ;
  wire \pwm_clk_counter_reg[20]_i_2__0_n_4 ;
  wire \pwm_clk_counter_reg[20]_i_2__0_n_5 ;
  wire \pwm_clk_counter_reg[20]_i_2__0_n_6 ;
  wire \pwm_clk_counter_reg[20]_i_2__0_n_7 ;
  wire \pwm_clk_counter_reg[24]_i_2__0_n_0 ;
  wire \pwm_clk_counter_reg[24]_i_2__0_n_1 ;
  wire \pwm_clk_counter_reg[24]_i_2__0_n_2 ;
  wire \pwm_clk_counter_reg[24]_i_2__0_n_3 ;
  wire \pwm_clk_counter_reg[24]_i_2__0_n_4 ;
  wire \pwm_clk_counter_reg[24]_i_2__0_n_5 ;
  wire \pwm_clk_counter_reg[24]_i_2__0_n_6 ;
  wire \pwm_clk_counter_reg[24]_i_2__0_n_7 ;
  wire \pwm_clk_counter_reg[28]_i_2__0_n_0 ;
  wire \pwm_clk_counter_reg[28]_i_2__0_n_1 ;
  wire \pwm_clk_counter_reg[28]_i_2__0_n_2 ;
  wire \pwm_clk_counter_reg[28]_i_2__0_n_3 ;
  wire \pwm_clk_counter_reg[28]_i_2__0_n_4 ;
  wire \pwm_clk_counter_reg[28]_i_2__0_n_5 ;
  wire \pwm_clk_counter_reg[28]_i_2__0_n_6 ;
  wire \pwm_clk_counter_reg[28]_i_2__0_n_7 ;
  wire \pwm_clk_counter_reg[31]_i_7__0_n_2 ;
  wire \pwm_clk_counter_reg[31]_i_7__0_n_3 ;
  wire \pwm_clk_counter_reg[31]_i_7__0_n_5 ;
  wire \pwm_clk_counter_reg[31]_i_7__0_n_6 ;
  wire \pwm_clk_counter_reg[31]_i_7__0_n_7 ;
  wire \pwm_clk_counter_reg[4]_i_2__0_n_0 ;
  wire \pwm_clk_counter_reg[4]_i_2__0_n_1 ;
  wire \pwm_clk_counter_reg[4]_i_2__0_n_2 ;
  wire \pwm_clk_counter_reg[4]_i_2__0_n_3 ;
  wire \pwm_clk_counter_reg[4]_i_2__0_n_4 ;
  wire \pwm_clk_counter_reg[4]_i_2__0_n_5 ;
  wire \pwm_clk_counter_reg[4]_i_2__0_n_6 ;
  wire \pwm_clk_counter_reg[4]_i_2__0_n_7 ;
  wire \pwm_clk_counter_reg[8]_i_2__0_n_0 ;
  wire \pwm_clk_counter_reg[8]_i_2__0_n_1 ;
  wire \pwm_clk_counter_reg[8]_i_2__0_n_2 ;
  wire \pwm_clk_counter_reg[8]_i_2__0_n_3 ;
  wire \pwm_clk_counter_reg[8]_i_2__0_n_4 ;
  wire \pwm_clk_counter_reg[8]_i_2__0_n_5 ;
  wire \pwm_clk_counter_reg[8]_i_2__0_n_6 ;
  wire \pwm_clk_counter_reg[8]_i_2__0_n_7 ;
  wire \pwm_clk_counter_reg_n_0_[0] ;
  wire \pwm_clk_counter_reg_n_0_[10] ;
  wire \pwm_clk_counter_reg_n_0_[11] ;
  wire \pwm_clk_counter_reg_n_0_[12] ;
  wire \pwm_clk_counter_reg_n_0_[13] ;
  wire \pwm_clk_counter_reg_n_0_[14] ;
  wire \pwm_clk_counter_reg_n_0_[15] ;
  wire \pwm_clk_counter_reg_n_0_[16] ;
  wire \pwm_clk_counter_reg_n_0_[17] ;
  wire \pwm_clk_counter_reg_n_0_[18] ;
  wire \pwm_clk_counter_reg_n_0_[19] ;
  wire \pwm_clk_counter_reg_n_0_[1] ;
  wire \pwm_clk_counter_reg_n_0_[20] ;
  wire \pwm_clk_counter_reg_n_0_[21] ;
  wire \pwm_clk_counter_reg_n_0_[22] ;
  wire \pwm_clk_counter_reg_n_0_[23] ;
  wire \pwm_clk_counter_reg_n_0_[24] ;
  wire \pwm_clk_counter_reg_n_0_[25] ;
  wire \pwm_clk_counter_reg_n_0_[26] ;
  wire \pwm_clk_counter_reg_n_0_[27] ;
  wire \pwm_clk_counter_reg_n_0_[28] ;
  wire \pwm_clk_counter_reg_n_0_[29] ;
  wire \pwm_clk_counter_reg_n_0_[2] ;
  wire \pwm_clk_counter_reg_n_0_[30] ;
  wire \pwm_clk_counter_reg_n_0_[31] ;
  wire \pwm_clk_counter_reg_n_0_[3] ;
  wire \pwm_clk_counter_reg_n_0_[4] ;
  wire \pwm_clk_counter_reg_n_0_[5] ;
  wire \pwm_clk_counter_reg_n_0_[6] ;
  wire \pwm_clk_counter_reg_n_0_[7] ;
  wire \pwm_clk_counter_reg_n_0_[8] ;
  wire \pwm_clk_counter_reg_n_0_[9] ;
  wire s_PWM0_carry_i_1__0_n_0;
  wire s_PWM0_carry_i_2__0_n_0;
  wire s_PWM0_carry_i_3__0_n_0;
  wire s_PWM0_carry_i_4__0_n_0;
  wire s_PWM0_carry_i_5__0_n_0;
  wire s_PWM0_carry_i_6__0_n_0;
  wire s_PWM0_carry_i_7__0_n_0;
  wire s_PWM0_carry_i_8__0_n_0;
  wire s_PWM0_carry_n_0;
  wire s_PWM0_carry_n_1;
  wire s_PWM0_carry_n_2;
  wire s_PWM0_carry_n_3;
  wire \s_PWM0_inferred__0/i__carry_n_0 ;
  wire \s_PWM0_inferred__0/i__carry_n_1 ;
  wire \s_PWM0_inferred__0/i__carry_n_2 ;
  wire \s_PWM0_inferred__0/i__carry_n_3 ;
  wire s_PWM_i_1__0_n_0;
  wire s_PWM_reg_n_0;
  wire [3:2]\NLW_pwm_clk_counter_reg[31]_i_7__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwm_clk_counter_reg[31]_i_7__0_O_UNCONNECTED ;
  wire [3:0]NLW_s_PWM0_carry_O_UNCONNECTED;
  wire [3:0]\NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \duty_cycle_counter[0]_i_1__0 
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \duty_cycle_counter[1]_i_1__0 
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .O(\duty_cycle_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \duty_cycle_counter[2]_i_1__0 
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \duty_cycle_counter[3]_i_1__0 
       (.I0(\duty_cycle_counter_reg_n_0_[3] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[2] ),
        .O(\duty_cycle_counter[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \duty_cycle_counter[4]_i_1__0 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .O(\duty_cycle_counter[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \duty_cycle_counter[5]_i_1__0 
       (.I0(\duty_cycle_counter_reg_n_0_[5] ),
        .I1(\duty_cycle_counter_reg_n_0_[3] ),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .I4(\duty_cycle_counter_reg_n_0_[2] ),
        .I5(\duty_cycle_counter_reg_n_0_[4] ),
        .O(\duty_cycle_counter[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \duty_cycle_counter[6]_i_1__0 
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(\duty_cycle_counter_reg_n_0_[4] ),
        .I2(\duty_cycle_counter_reg_n_0_[2] ),
        .I3(\duty_cycle_counter[6]_i_2__0_n_0 ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \duty_cycle_counter[6]_i_2__0 
       (.I0(\duty_cycle_counter_reg_n_0_[1] ),
        .I1(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \duty_cycle_counter[7]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .O(duty_cycle_counter));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \duty_cycle_counter[7]_i_2__0 
       (.I0(\duty_cycle_counter[7]_i_3__0_n_0 ),
        .I1(\duty_cycle_counter_reg_n_0_[7] ),
        .I2(\duty_cycle_counter[7]_i_4__0_n_0 ),
        .I3(\duty_cycle_counter_reg_n_0_[6] ),
        .O(\duty_cycle_counter[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \duty_cycle_counter[7]_i_3__0 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \duty_cycle_counter[7]_i_4__0 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[0] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[0]_i_1__0_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[0] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[1] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[1]_i_1__0_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[1] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[2] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[2]_i_1__0_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[2] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[3] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[3]_i_1__0_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[3] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[4] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[4]_i_1__0_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[4] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[5] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[5]_i_1__0_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[5] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[6] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[6]_i_1__0_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[6] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[7] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[7]_i_2__0_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[7] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_1__5
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\duty_cycle_counter_reg_n_0_[7] ),
        .O(i__carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_2__5
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\duty_cycle_counter_reg_n_0_[5] ),
        .O(i__carry_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_3__5
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\duty_cycle_counter_reg_n_0_[3] ),
        .O(i__carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_4__5
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .O(i__carry_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_5__5
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\duty_cycle_counter_reg_n_0_[6] ),
        .I3(\duty_cycle_counter_reg_n_0_[7] ),
        .O(i__carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_6__5
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\duty_cycle_counter_reg_n_0_[4] ),
        .I3(\duty_cycle_counter_reg_n_0_[5] ),
        .O(i__carry_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_7__5
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\duty_cycle_counter_reg_n_0_[2] ),
        .I3(\duty_cycle_counter_reg_n_0_[3] ),
        .O(i__carry_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h8241)) 
    i__carry_i_8__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .O(i__carry_i_8__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    i_set_direction_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(i_set_direction),
        .Q(i_set_direction_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCC00A0)) 
    o_PWM_1_i_1__0
       (.I0(s_PWM_reg_n_0),
        .I1(o_PWM_3),
        .I2(i_enable),
        .I3(i_set_direction_reg),
        .I4(i_reset),
        .O(o_PWM_1_i_1__0_n_0));
  FDRE o_PWM_1_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_PWM_1_i_1__0_n_0),
        .Q(o_PWM_3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCA000)) 
    o_PWM_2_i_1__0
       (.I0(s_PWM_reg_n_0),
        .I1(o_PWM_4),
        .I2(i_set_direction_reg),
        .I3(i_enable),
        .I4(i_reset),
        .O(o_PWM_2_i_1__0_n_0));
  FDRE o_PWM_2_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_PWM_2_i_1__0_n_0),
        .Q(o_PWM_4),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pwm_clk_counter[0]_i_1__0 
       (.I0(\pwm_clk_counter_reg_n_0_[0] ),
        .O(pwm_clk_counter[0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[10]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__0_n_6 ),
        .O(pwm_clk_counter[10]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[11]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__0_n_5 ),
        .O(pwm_clk_counter[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[12]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__0_n_4 ),
        .O(pwm_clk_counter[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[13]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__0_n_7 ),
        .O(pwm_clk_counter[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[14]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__0_n_6 ),
        .O(pwm_clk_counter[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[15]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__0_n_5 ),
        .O(pwm_clk_counter[15]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[16]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__0_n_4 ),
        .O(pwm_clk_counter[16]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[17]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__0_n_7 ),
        .O(pwm_clk_counter[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[18]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__0_n_6 ),
        .O(pwm_clk_counter[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[19]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__0_n_5 ),
        .O(pwm_clk_counter[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[1]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__0_n_7 ),
        .O(pwm_clk_counter[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[20]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__0_n_4 ),
        .O(pwm_clk_counter[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[21]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__0_n_7 ),
        .O(pwm_clk_counter[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[22]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__0_n_6 ),
        .O(pwm_clk_counter[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[23]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__0_n_5 ),
        .O(pwm_clk_counter[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[24]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__0_n_4 ),
        .O(pwm_clk_counter[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[25]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__0_n_7 ),
        .O(pwm_clk_counter[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[26]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__0_n_6 ),
        .O(pwm_clk_counter[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[27]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__0_n_5 ),
        .O(pwm_clk_counter[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[28]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__0_n_4 ),
        .O(pwm_clk_counter[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[29]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__0_n_7 ),
        .O(pwm_clk_counter[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[2]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__0_n_6 ),
        .O(pwm_clk_counter[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[30]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__0_n_6 ),
        .O(pwm_clk_counter[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_10__0 
       (.I0(\pwm_clk_counter_reg_n_0_[29] ),
        .I1(\pwm_clk_counter_reg_n_0_[28] ),
        .I2(\pwm_clk_counter_reg_n_0_[31] ),
        .I3(\pwm_clk_counter_reg_n_0_[30] ),
        .O(\pwm_clk_counter[31]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_11__0 
       (.I0(\pwm_clk_counter_reg_n_0_[21] ),
        .I1(\pwm_clk_counter_reg_n_0_[20] ),
        .I2(\pwm_clk_counter_reg_n_0_[23] ),
        .I3(\pwm_clk_counter_reg_n_0_[22] ),
        .O(\pwm_clk_counter[31]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pwm_clk_counter[31]_i_1__0 
       (.I0(i_reset),
        .I1(i_enable),
        .O(\pwm_clk_counter[31]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[31]_i_2__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__0_n_5 ),
        .O(pwm_clk_counter[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_3__0 
       (.I0(\pwm_clk_counter_reg_n_0_[10] ),
        .I1(\pwm_clk_counter_reg_n_0_[11] ),
        .I2(\pwm_clk_counter_reg_n_0_[8] ),
        .I3(\pwm_clk_counter_reg_n_0_[9] ),
        .I4(\pwm_clk_counter[31]_i_8__0_n_0 ),
        .O(\pwm_clk_counter[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \pwm_clk_counter[31]_i_4__0 
       (.I0(\pwm_clk_counter_reg_n_0_[3] ),
        .I1(\pwm_clk_counter_reg_n_0_[2] ),
        .I2(\pwm_clk_counter_reg_n_0_[1] ),
        .I3(\pwm_clk_counter_reg_n_0_[0] ),
        .I4(\pwm_clk_counter[31]_i_9__0_n_0 ),
        .O(\pwm_clk_counter[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_5__0 
       (.I0(\pwm_clk_counter_reg_n_0_[26] ),
        .I1(\pwm_clk_counter_reg_n_0_[27] ),
        .I2(\pwm_clk_counter_reg_n_0_[24] ),
        .I3(\pwm_clk_counter_reg_n_0_[25] ),
        .I4(\pwm_clk_counter[31]_i_10__0_n_0 ),
        .O(\pwm_clk_counter[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_6__0 
       (.I0(\pwm_clk_counter_reg_n_0_[18] ),
        .I1(\pwm_clk_counter_reg_n_0_[19] ),
        .I2(\pwm_clk_counter_reg_n_0_[16] ),
        .I3(\pwm_clk_counter_reg_n_0_[17] ),
        .I4(\pwm_clk_counter[31]_i_11__0_n_0 ),
        .O(\pwm_clk_counter[31]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_8__0 
       (.I0(\pwm_clk_counter_reg_n_0_[13] ),
        .I1(\pwm_clk_counter_reg_n_0_[12] ),
        .I2(\pwm_clk_counter_reg_n_0_[15] ),
        .I3(\pwm_clk_counter_reg_n_0_[14] ),
        .O(\pwm_clk_counter[31]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_9__0 
       (.I0(\pwm_clk_counter_reg_n_0_[5] ),
        .I1(\pwm_clk_counter_reg_n_0_[4] ),
        .I2(\pwm_clk_counter_reg_n_0_[7] ),
        .I3(\pwm_clk_counter_reg_n_0_[6] ),
        .O(\pwm_clk_counter[31]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[3]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__0_n_5 ),
        .O(pwm_clk_counter[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[4]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__0_n_4 ),
        .O(pwm_clk_counter[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[5]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__0_n_7 ),
        .O(pwm_clk_counter[5]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[6]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__0_n_6 ),
        .O(pwm_clk_counter[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[7]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__0_n_5 ),
        .O(pwm_clk_counter[7]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[8]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__0_n_4 ),
        .O(pwm_clk_counter[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[9]_i_1__0 
       (.I0(\pwm_clk_counter[31]_i_3__0_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__0_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__0_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__0_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__0_n_7 ),
        .O(pwm_clk_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[0]),
        .Q(\pwm_clk_counter_reg_n_0_[0] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[10]),
        .Q(\pwm_clk_counter_reg_n_0_[10] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[11]),
        .Q(\pwm_clk_counter_reg_n_0_[11] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[12]),
        .Q(\pwm_clk_counter_reg_n_0_[12] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[12]_i_2__0 
       (.CI(\pwm_clk_counter_reg[8]_i_2__0_n_0 ),
        .CO({\pwm_clk_counter_reg[12]_i_2__0_n_0 ,\pwm_clk_counter_reg[12]_i_2__0_n_1 ,\pwm_clk_counter_reg[12]_i_2__0_n_2 ,\pwm_clk_counter_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[12]_i_2__0_n_4 ,\pwm_clk_counter_reg[12]_i_2__0_n_5 ,\pwm_clk_counter_reg[12]_i_2__0_n_6 ,\pwm_clk_counter_reg[12]_i_2__0_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[12] ,\pwm_clk_counter_reg_n_0_[11] ,\pwm_clk_counter_reg_n_0_[10] ,\pwm_clk_counter_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[13]),
        .Q(\pwm_clk_counter_reg_n_0_[13] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[14]),
        .Q(\pwm_clk_counter_reg_n_0_[14] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[15]),
        .Q(\pwm_clk_counter_reg_n_0_[15] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[16]),
        .Q(\pwm_clk_counter_reg_n_0_[16] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[16]_i_2__0 
       (.CI(\pwm_clk_counter_reg[12]_i_2__0_n_0 ),
        .CO({\pwm_clk_counter_reg[16]_i_2__0_n_0 ,\pwm_clk_counter_reg[16]_i_2__0_n_1 ,\pwm_clk_counter_reg[16]_i_2__0_n_2 ,\pwm_clk_counter_reg[16]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[16]_i_2__0_n_4 ,\pwm_clk_counter_reg[16]_i_2__0_n_5 ,\pwm_clk_counter_reg[16]_i_2__0_n_6 ,\pwm_clk_counter_reg[16]_i_2__0_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[16] ,\pwm_clk_counter_reg_n_0_[15] ,\pwm_clk_counter_reg_n_0_[14] ,\pwm_clk_counter_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[17]),
        .Q(\pwm_clk_counter_reg_n_0_[17] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[18]),
        .Q(\pwm_clk_counter_reg_n_0_[18] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[19]),
        .Q(\pwm_clk_counter_reg_n_0_[19] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[1]),
        .Q(\pwm_clk_counter_reg_n_0_[1] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[20]),
        .Q(\pwm_clk_counter_reg_n_0_[20] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[20]_i_2__0 
       (.CI(\pwm_clk_counter_reg[16]_i_2__0_n_0 ),
        .CO({\pwm_clk_counter_reg[20]_i_2__0_n_0 ,\pwm_clk_counter_reg[20]_i_2__0_n_1 ,\pwm_clk_counter_reg[20]_i_2__0_n_2 ,\pwm_clk_counter_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[20]_i_2__0_n_4 ,\pwm_clk_counter_reg[20]_i_2__0_n_5 ,\pwm_clk_counter_reg[20]_i_2__0_n_6 ,\pwm_clk_counter_reg[20]_i_2__0_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[20] ,\pwm_clk_counter_reg_n_0_[19] ,\pwm_clk_counter_reg_n_0_[18] ,\pwm_clk_counter_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[21]),
        .Q(\pwm_clk_counter_reg_n_0_[21] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[22]),
        .Q(\pwm_clk_counter_reg_n_0_[22] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[23]),
        .Q(\pwm_clk_counter_reg_n_0_[23] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[24]),
        .Q(\pwm_clk_counter_reg_n_0_[24] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[24]_i_2__0 
       (.CI(\pwm_clk_counter_reg[20]_i_2__0_n_0 ),
        .CO({\pwm_clk_counter_reg[24]_i_2__0_n_0 ,\pwm_clk_counter_reg[24]_i_2__0_n_1 ,\pwm_clk_counter_reg[24]_i_2__0_n_2 ,\pwm_clk_counter_reg[24]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[24]_i_2__0_n_4 ,\pwm_clk_counter_reg[24]_i_2__0_n_5 ,\pwm_clk_counter_reg[24]_i_2__0_n_6 ,\pwm_clk_counter_reg[24]_i_2__0_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[24] ,\pwm_clk_counter_reg_n_0_[23] ,\pwm_clk_counter_reg_n_0_[22] ,\pwm_clk_counter_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[25] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[25]),
        .Q(\pwm_clk_counter_reg_n_0_[25] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[26] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[26]),
        .Q(\pwm_clk_counter_reg_n_0_[26] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[27] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[27]),
        .Q(\pwm_clk_counter_reg_n_0_[27] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[28] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[28]),
        .Q(\pwm_clk_counter_reg_n_0_[28] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[28]_i_2__0 
       (.CI(\pwm_clk_counter_reg[24]_i_2__0_n_0 ),
        .CO({\pwm_clk_counter_reg[28]_i_2__0_n_0 ,\pwm_clk_counter_reg[28]_i_2__0_n_1 ,\pwm_clk_counter_reg[28]_i_2__0_n_2 ,\pwm_clk_counter_reg[28]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[28]_i_2__0_n_4 ,\pwm_clk_counter_reg[28]_i_2__0_n_5 ,\pwm_clk_counter_reg[28]_i_2__0_n_6 ,\pwm_clk_counter_reg[28]_i_2__0_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[28] ,\pwm_clk_counter_reg_n_0_[27] ,\pwm_clk_counter_reg_n_0_[26] ,\pwm_clk_counter_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[29] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[29]),
        .Q(\pwm_clk_counter_reg_n_0_[29] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[2]),
        .Q(\pwm_clk_counter_reg_n_0_[2] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[30] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[30]),
        .Q(\pwm_clk_counter_reg_n_0_[30] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[31] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[31]),
        .Q(\pwm_clk_counter_reg_n_0_[31] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[31]_i_7__0 
       (.CI(\pwm_clk_counter_reg[28]_i_2__0_n_0 ),
        .CO({\NLW_pwm_clk_counter_reg[31]_i_7__0_CO_UNCONNECTED [3:2],\pwm_clk_counter_reg[31]_i_7__0_n_2 ,\pwm_clk_counter_reg[31]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pwm_clk_counter_reg[31]_i_7__0_O_UNCONNECTED [3],\pwm_clk_counter_reg[31]_i_7__0_n_5 ,\pwm_clk_counter_reg[31]_i_7__0_n_6 ,\pwm_clk_counter_reg[31]_i_7__0_n_7 }),
        .S({1'b0,\pwm_clk_counter_reg_n_0_[31] ,\pwm_clk_counter_reg_n_0_[30] ,\pwm_clk_counter_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[3]),
        .Q(\pwm_clk_counter_reg_n_0_[3] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[4]),
        .Q(\pwm_clk_counter_reg_n_0_[4] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\pwm_clk_counter_reg[4]_i_2__0_n_0 ,\pwm_clk_counter_reg[4]_i_2__0_n_1 ,\pwm_clk_counter_reg[4]_i_2__0_n_2 ,\pwm_clk_counter_reg[4]_i_2__0_n_3 }),
        .CYINIT(\pwm_clk_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[4]_i_2__0_n_4 ,\pwm_clk_counter_reg[4]_i_2__0_n_5 ,\pwm_clk_counter_reg[4]_i_2__0_n_6 ,\pwm_clk_counter_reg[4]_i_2__0_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[4] ,\pwm_clk_counter_reg_n_0_[3] ,\pwm_clk_counter_reg_n_0_[2] ,\pwm_clk_counter_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[5]),
        .Q(\pwm_clk_counter_reg_n_0_[5] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[6]),
        .Q(\pwm_clk_counter_reg_n_0_[6] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[7]),
        .Q(\pwm_clk_counter_reg_n_0_[7] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[8]),
        .Q(\pwm_clk_counter_reg_n_0_[8] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[8]_i_2__0 
       (.CI(\pwm_clk_counter_reg[4]_i_2__0_n_0 ),
        .CO({\pwm_clk_counter_reg[8]_i_2__0_n_0 ,\pwm_clk_counter_reg[8]_i_2__0_n_1 ,\pwm_clk_counter_reg[8]_i_2__0_n_2 ,\pwm_clk_counter_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[8]_i_2__0_n_4 ,\pwm_clk_counter_reg[8]_i_2__0_n_5 ,\pwm_clk_counter_reg[8]_i_2__0_n_6 ,\pwm_clk_counter_reg[8]_i_2__0_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[8] ,\pwm_clk_counter_reg_n_0_[7] ,\pwm_clk_counter_reg_n_0_[6] ,\pwm_clk_counter_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[9]),
        .Q(\pwm_clk_counter_reg_n_0_[9] ),
        .R(\pwm_clk_counter[31]_i_1__0_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 s_PWM0_carry
       (.CI(1'b0),
        .CO({s_PWM0_carry_n_0,s_PWM0_carry_n_1,s_PWM0_carry_n_2,s_PWM0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({s_PWM0_carry_i_1__0_n_0,s_PWM0_carry_i_2__0_n_0,s_PWM0_carry_i_3__0_n_0,s_PWM0_carry_i_4__0_n_0}),
        .O(NLW_s_PWM0_carry_O_UNCONNECTED[3:0]),
        .S({s_PWM0_carry_i_5__0_n_0,s_PWM0_carry_i_6__0_n_0,s_PWM0_carry_i_7__0_n_0,s_PWM0_carry_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_1__0
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\duty_cycle_counter_reg_n_0_[7] ),
        .I3(Q[7]),
        .O(s_PWM0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_2__0
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\duty_cycle_counter_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(s_PWM0_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_3__0
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\duty_cycle_counter_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(s_PWM0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_4__0
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(s_PWM0_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_5__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\duty_cycle_counter_reg_n_0_[7] ),
        .I3(\duty_cycle_counter_reg_n_0_[6] ),
        .O(s_PWM0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_6__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\duty_cycle_counter_reg_n_0_[5] ),
        .I3(\duty_cycle_counter_reg_n_0_[4] ),
        .O(s_PWM0_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_7__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\duty_cycle_counter_reg_n_0_[3] ),
        .I3(\duty_cycle_counter_reg_n_0_[2] ),
        .O(s_PWM0_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h1248)) 
    s_PWM0_carry_i_8__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .O(s_PWM0_carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_PWM0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\s_PWM0_inferred__0/i__carry_n_0 ,\s_PWM0_inferred__0/i__carry_n_1 ,\s_PWM0_inferred__0/i__carry_n_2 ,\s_PWM0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__5_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__5_n_0}),
        .O(\NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__5_n_0,i__carry_i_6__5_n_0,i__carry_i_7__5_n_0,i__carry_i_8__2_n_0}));
  LUT3 #(
    .INIT(8'hBA)) 
    s_PWM_i_1__0
       (.I0(s_PWM0_carry_n_0),
        .I1(\s_PWM0_inferred__0/i__carry_n_0 ),
        .I2(s_PWM_reg_n_0),
        .O(s_PWM_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_PWM_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(s_PWM_i_1__0_n_0),
        .Q(s_PWM_reg_n_0),
        .R(i_reset));
endmodule

(* ORIG_REF_NAME = "pwm_generator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_generator_1
   (o_PWM_5,
    o_PWM_6,
    i_set_direction_reg_reg_0,
    i_clk,
    i_reset,
    o_PWM_1_reg_0,
    Q);
  output o_PWM_5;
  output o_PWM_6;
  input i_set_direction_reg_reg_0;
  input i_clk;
  input i_reset;
  input o_PWM_1_reg_0;
  input [7:0]Q;

  wire [7:0]Q;
  wire duty_cycle_counter;
  wire \duty_cycle_counter[0]_i_1__1_n_0 ;
  wire \duty_cycle_counter[1]_i_1__1_n_0 ;
  wire \duty_cycle_counter[2]_i_1__1_n_0 ;
  wire \duty_cycle_counter[3]_i_1__1_n_0 ;
  wire \duty_cycle_counter[4]_i_1__1_n_0 ;
  wire \duty_cycle_counter[5]_i_1__1_n_0 ;
  wire \duty_cycle_counter[6]_i_1__1_n_0 ;
  wire \duty_cycle_counter[6]_i_2__1_n_0 ;
  wire \duty_cycle_counter[7]_i_2__1_n_0 ;
  wire \duty_cycle_counter[7]_i_3__1_n_0 ;
  wire \duty_cycle_counter[7]_i_4__1_n_0 ;
  wire \duty_cycle_counter_reg_n_0_[0] ;
  wire \duty_cycle_counter_reg_n_0_[1] ;
  wire \duty_cycle_counter_reg_n_0_[2] ;
  wire \duty_cycle_counter_reg_n_0_[3] ;
  wire \duty_cycle_counter_reg_n_0_[4] ;
  wire \duty_cycle_counter_reg_n_0_[5] ;
  wire \duty_cycle_counter_reg_n_0_[6] ;
  wire \duty_cycle_counter_reg_n_0_[7] ;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_5__6_n_0;
  wire i__carry_i_6__6_n_0;
  wire i__carry_i_7__6_n_0;
  wire i__carry_i_8__3_n_0;
  wire i_clk;
  wire i_reset;
  wire i_set_direction_reg;
  wire i_set_direction_reg_reg_0;
  wire o_PWM_1_i_1__1_n_0;
  wire o_PWM_1_reg_0;
  wire o_PWM_2_i_1__1_n_0;
  wire o_PWM_5;
  wire o_PWM_6;
  wire [31:0]pwm_clk_counter;
  wire \pwm_clk_counter[31]_i_10__1_n_0 ;
  wire \pwm_clk_counter[31]_i_11__1_n_0 ;
  wire \pwm_clk_counter[31]_i_1__1_n_0 ;
  wire \pwm_clk_counter[31]_i_3__1_n_0 ;
  wire \pwm_clk_counter[31]_i_4__1_n_0 ;
  wire \pwm_clk_counter[31]_i_5__1_n_0 ;
  wire \pwm_clk_counter[31]_i_6__1_n_0 ;
  wire \pwm_clk_counter[31]_i_8__1_n_0 ;
  wire \pwm_clk_counter[31]_i_9__1_n_0 ;
  wire \pwm_clk_counter_reg[12]_i_2__1_n_0 ;
  wire \pwm_clk_counter_reg[12]_i_2__1_n_1 ;
  wire \pwm_clk_counter_reg[12]_i_2__1_n_2 ;
  wire \pwm_clk_counter_reg[12]_i_2__1_n_3 ;
  wire \pwm_clk_counter_reg[12]_i_2__1_n_4 ;
  wire \pwm_clk_counter_reg[12]_i_2__1_n_5 ;
  wire \pwm_clk_counter_reg[12]_i_2__1_n_6 ;
  wire \pwm_clk_counter_reg[12]_i_2__1_n_7 ;
  wire \pwm_clk_counter_reg[16]_i_2__1_n_0 ;
  wire \pwm_clk_counter_reg[16]_i_2__1_n_1 ;
  wire \pwm_clk_counter_reg[16]_i_2__1_n_2 ;
  wire \pwm_clk_counter_reg[16]_i_2__1_n_3 ;
  wire \pwm_clk_counter_reg[16]_i_2__1_n_4 ;
  wire \pwm_clk_counter_reg[16]_i_2__1_n_5 ;
  wire \pwm_clk_counter_reg[16]_i_2__1_n_6 ;
  wire \pwm_clk_counter_reg[16]_i_2__1_n_7 ;
  wire \pwm_clk_counter_reg[20]_i_2__1_n_0 ;
  wire \pwm_clk_counter_reg[20]_i_2__1_n_1 ;
  wire \pwm_clk_counter_reg[20]_i_2__1_n_2 ;
  wire \pwm_clk_counter_reg[20]_i_2__1_n_3 ;
  wire \pwm_clk_counter_reg[20]_i_2__1_n_4 ;
  wire \pwm_clk_counter_reg[20]_i_2__1_n_5 ;
  wire \pwm_clk_counter_reg[20]_i_2__1_n_6 ;
  wire \pwm_clk_counter_reg[20]_i_2__1_n_7 ;
  wire \pwm_clk_counter_reg[24]_i_2__1_n_0 ;
  wire \pwm_clk_counter_reg[24]_i_2__1_n_1 ;
  wire \pwm_clk_counter_reg[24]_i_2__1_n_2 ;
  wire \pwm_clk_counter_reg[24]_i_2__1_n_3 ;
  wire \pwm_clk_counter_reg[24]_i_2__1_n_4 ;
  wire \pwm_clk_counter_reg[24]_i_2__1_n_5 ;
  wire \pwm_clk_counter_reg[24]_i_2__1_n_6 ;
  wire \pwm_clk_counter_reg[24]_i_2__1_n_7 ;
  wire \pwm_clk_counter_reg[28]_i_2__1_n_0 ;
  wire \pwm_clk_counter_reg[28]_i_2__1_n_1 ;
  wire \pwm_clk_counter_reg[28]_i_2__1_n_2 ;
  wire \pwm_clk_counter_reg[28]_i_2__1_n_3 ;
  wire \pwm_clk_counter_reg[28]_i_2__1_n_4 ;
  wire \pwm_clk_counter_reg[28]_i_2__1_n_5 ;
  wire \pwm_clk_counter_reg[28]_i_2__1_n_6 ;
  wire \pwm_clk_counter_reg[28]_i_2__1_n_7 ;
  wire \pwm_clk_counter_reg[31]_i_7__1_n_2 ;
  wire \pwm_clk_counter_reg[31]_i_7__1_n_3 ;
  wire \pwm_clk_counter_reg[31]_i_7__1_n_5 ;
  wire \pwm_clk_counter_reg[31]_i_7__1_n_6 ;
  wire \pwm_clk_counter_reg[31]_i_7__1_n_7 ;
  wire \pwm_clk_counter_reg[4]_i_2__1_n_0 ;
  wire \pwm_clk_counter_reg[4]_i_2__1_n_1 ;
  wire \pwm_clk_counter_reg[4]_i_2__1_n_2 ;
  wire \pwm_clk_counter_reg[4]_i_2__1_n_3 ;
  wire \pwm_clk_counter_reg[4]_i_2__1_n_4 ;
  wire \pwm_clk_counter_reg[4]_i_2__1_n_5 ;
  wire \pwm_clk_counter_reg[4]_i_2__1_n_6 ;
  wire \pwm_clk_counter_reg[4]_i_2__1_n_7 ;
  wire \pwm_clk_counter_reg[8]_i_2__1_n_0 ;
  wire \pwm_clk_counter_reg[8]_i_2__1_n_1 ;
  wire \pwm_clk_counter_reg[8]_i_2__1_n_2 ;
  wire \pwm_clk_counter_reg[8]_i_2__1_n_3 ;
  wire \pwm_clk_counter_reg[8]_i_2__1_n_4 ;
  wire \pwm_clk_counter_reg[8]_i_2__1_n_5 ;
  wire \pwm_clk_counter_reg[8]_i_2__1_n_6 ;
  wire \pwm_clk_counter_reg[8]_i_2__1_n_7 ;
  wire \pwm_clk_counter_reg_n_0_[0] ;
  wire \pwm_clk_counter_reg_n_0_[10] ;
  wire \pwm_clk_counter_reg_n_0_[11] ;
  wire \pwm_clk_counter_reg_n_0_[12] ;
  wire \pwm_clk_counter_reg_n_0_[13] ;
  wire \pwm_clk_counter_reg_n_0_[14] ;
  wire \pwm_clk_counter_reg_n_0_[15] ;
  wire \pwm_clk_counter_reg_n_0_[16] ;
  wire \pwm_clk_counter_reg_n_0_[17] ;
  wire \pwm_clk_counter_reg_n_0_[18] ;
  wire \pwm_clk_counter_reg_n_0_[19] ;
  wire \pwm_clk_counter_reg_n_0_[1] ;
  wire \pwm_clk_counter_reg_n_0_[20] ;
  wire \pwm_clk_counter_reg_n_0_[21] ;
  wire \pwm_clk_counter_reg_n_0_[22] ;
  wire \pwm_clk_counter_reg_n_0_[23] ;
  wire \pwm_clk_counter_reg_n_0_[24] ;
  wire \pwm_clk_counter_reg_n_0_[25] ;
  wire \pwm_clk_counter_reg_n_0_[26] ;
  wire \pwm_clk_counter_reg_n_0_[27] ;
  wire \pwm_clk_counter_reg_n_0_[28] ;
  wire \pwm_clk_counter_reg_n_0_[29] ;
  wire \pwm_clk_counter_reg_n_0_[2] ;
  wire \pwm_clk_counter_reg_n_0_[30] ;
  wire \pwm_clk_counter_reg_n_0_[31] ;
  wire \pwm_clk_counter_reg_n_0_[3] ;
  wire \pwm_clk_counter_reg_n_0_[4] ;
  wire \pwm_clk_counter_reg_n_0_[5] ;
  wire \pwm_clk_counter_reg_n_0_[6] ;
  wire \pwm_clk_counter_reg_n_0_[7] ;
  wire \pwm_clk_counter_reg_n_0_[8] ;
  wire \pwm_clk_counter_reg_n_0_[9] ;
  wire s_PWM0_carry_i_1__1_n_0;
  wire s_PWM0_carry_i_2__1_n_0;
  wire s_PWM0_carry_i_3__1_n_0;
  wire s_PWM0_carry_i_4__1_n_0;
  wire s_PWM0_carry_i_5__1_n_0;
  wire s_PWM0_carry_i_6__1_n_0;
  wire s_PWM0_carry_i_7__1_n_0;
  wire s_PWM0_carry_i_8__1_n_0;
  wire s_PWM0_carry_n_0;
  wire s_PWM0_carry_n_1;
  wire s_PWM0_carry_n_2;
  wire s_PWM0_carry_n_3;
  wire \s_PWM0_inferred__0/i__carry_n_0 ;
  wire \s_PWM0_inferred__0/i__carry_n_1 ;
  wire \s_PWM0_inferred__0/i__carry_n_2 ;
  wire \s_PWM0_inferred__0/i__carry_n_3 ;
  wire s_PWM_i_1__1_n_0;
  wire s_PWM_reg_n_0;
  wire [3:2]\NLW_pwm_clk_counter_reg[31]_i_7__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwm_clk_counter_reg[31]_i_7__1_O_UNCONNECTED ;
  wire [3:0]NLW_s_PWM0_carry_O_UNCONNECTED;
  wire [3:0]\NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \duty_cycle_counter[0]_i_1__1 
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \duty_cycle_counter[1]_i_1__1 
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .O(\duty_cycle_counter[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \duty_cycle_counter[2]_i_1__1 
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \duty_cycle_counter[3]_i_1__1 
       (.I0(\duty_cycle_counter_reg_n_0_[3] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[2] ),
        .O(\duty_cycle_counter[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \duty_cycle_counter[4]_i_1__1 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .O(\duty_cycle_counter[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \duty_cycle_counter[5]_i_1__1 
       (.I0(\duty_cycle_counter_reg_n_0_[5] ),
        .I1(\duty_cycle_counter_reg_n_0_[3] ),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .I4(\duty_cycle_counter_reg_n_0_[2] ),
        .I5(\duty_cycle_counter_reg_n_0_[4] ),
        .O(\duty_cycle_counter[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \duty_cycle_counter[6]_i_1__1 
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(\duty_cycle_counter_reg_n_0_[4] ),
        .I2(\duty_cycle_counter_reg_n_0_[2] ),
        .I3(\duty_cycle_counter[6]_i_2__1_n_0 ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \duty_cycle_counter[6]_i_2__1 
       (.I0(\duty_cycle_counter_reg_n_0_[1] ),
        .I1(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \duty_cycle_counter[7]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .O(duty_cycle_counter));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \duty_cycle_counter[7]_i_2__1 
       (.I0(\duty_cycle_counter[7]_i_3__1_n_0 ),
        .I1(\duty_cycle_counter_reg_n_0_[7] ),
        .I2(\duty_cycle_counter[7]_i_4__1_n_0 ),
        .I3(\duty_cycle_counter_reg_n_0_[6] ),
        .O(\duty_cycle_counter[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \duty_cycle_counter[7]_i_3__1 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \duty_cycle_counter[7]_i_4__1 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[7]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[0] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[0]_i_1__1_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[0] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[1] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[1]_i_1__1_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[1] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[2] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[2]_i_1__1_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[2] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[3] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[3]_i_1__1_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[3] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[4] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[4]_i_1__1_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[4] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[5] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[5]_i_1__1_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[5] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[6] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[6]_i_1__1_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[6] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[7] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[7]_i_2__1_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[7] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_1__6
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\duty_cycle_counter_reg_n_0_[7] ),
        .O(i__carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_2__6
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\duty_cycle_counter_reg_n_0_[5] ),
        .O(i__carry_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_3__6
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\duty_cycle_counter_reg_n_0_[3] ),
        .O(i__carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_4__6
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .O(i__carry_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_5__6
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\duty_cycle_counter_reg_n_0_[6] ),
        .I3(\duty_cycle_counter_reg_n_0_[7] ),
        .O(i__carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_6__6
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\duty_cycle_counter_reg_n_0_[4] ),
        .I3(\duty_cycle_counter_reg_n_0_[5] ),
        .O(i__carry_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_7__6
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\duty_cycle_counter_reg_n_0_[2] ),
        .I3(\duty_cycle_counter_reg_n_0_[3] ),
        .O(i__carry_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h8241)) 
    i__carry_i_8__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .O(i__carry_i_8__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    i_set_direction_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(i_set_direction_reg_reg_0),
        .Q(i_set_direction_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCC00A0)) 
    o_PWM_1_i_1__1
       (.I0(s_PWM_reg_n_0),
        .I1(o_PWM_5),
        .I2(o_PWM_1_reg_0),
        .I3(i_set_direction_reg),
        .I4(i_reset),
        .O(o_PWM_1_i_1__1_n_0));
  FDRE o_PWM_1_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_PWM_1_i_1__1_n_0),
        .Q(o_PWM_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCA000)) 
    o_PWM_2_i_1__1
       (.I0(s_PWM_reg_n_0),
        .I1(o_PWM_6),
        .I2(i_set_direction_reg),
        .I3(o_PWM_1_reg_0),
        .I4(i_reset),
        .O(o_PWM_2_i_1__1_n_0));
  FDRE o_PWM_2_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_PWM_2_i_1__1_n_0),
        .Q(o_PWM_6),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pwm_clk_counter[0]_i_1__1 
       (.I0(\pwm_clk_counter_reg_n_0_[0] ),
        .O(pwm_clk_counter[0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[10]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__1_n_6 ),
        .O(pwm_clk_counter[10]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[11]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__1_n_5 ),
        .O(pwm_clk_counter[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[12]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__1_n_4 ),
        .O(pwm_clk_counter[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[13]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__1_n_7 ),
        .O(pwm_clk_counter[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[14]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__1_n_6 ),
        .O(pwm_clk_counter[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[15]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__1_n_5 ),
        .O(pwm_clk_counter[15]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[16]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__1_n_4 ),
        .O(pwm_clk_counter[16]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[17]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__1_n_7 ),
        .O(pwm_clk_counter[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[18]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__1_n_6 ),
        .O(pwm_clk_counter[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[19]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__1_n_5 ),
        .O(pwm_clk_counter[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[1]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__1_n_7 ),
        .O(pwm_clk_counter[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[20]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__1_n_4 ),
        .O(pwm_clk_counter[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[21]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__1_n_7 ),
        .O(pwm_clk_counter[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[22]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__1_n_6 ),
        .O(pwm_clk_counter[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[23]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__1_n_5 ),
        .O(pwm_clk_counter[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[24]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__1_n_4 ),
        .O(pwm_clk_counter[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[25]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__1_n_7 ),
        .O(pwm_clk_counter[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[26]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__1_n_6 ),
        .O(pwm_clk_counter[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[27]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__1_n_5 ),
        .O(pwm_clk_counter[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[28]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__1_n_4 ),
        .O(pwm_clk_counter[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[29]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__1_n_7 ),
        .O(pwm_clk_counter[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[2]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__1_n_6 ),
        .O(pwm_clk_counter[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[30]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__1_n_6 ),
        .O(pwm_clk_counter[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_10__1 
       (.I0(\pwm_clk_counter_reg_n_0_[29] ),
        .I1(\pwm_clk_counter_reg_n_0_[28] ),
        .I2(\pwm_clk_counter_reg_n_0_[31] ),
        .I3(\pwm_clk_counter_reg_n_0_[30] ),
        .O(\pwm_clk_counter[31]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_11__1 
       (.I0(\pwm_clk_counter_reg_n_0_[21] ),
        .I1(\pwm_clk_counter_reg_n_0_[20] ),
        .I2(\pwm_clk_counter_reg_n_0_[23] ),
        .I3(\pwm_clk_counter_reg_n_0_[22] ),
        .O(\pwm_clk_counter[31]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pwm_clk_counter[31]_i_1__1 
       (.I0(i_reset),
        .I1(o_PWM_1_reg_0),
        .O(\pwm_clk_counter[31]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[31]_i_2__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__1_n_5 ),
        .O(pwm_clk_counter[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_3__1 
       (.I0(\pwm_clk_counter_reg_n_0_[10] ),
        .I1(\pwm_clk_counter_reg_n_0_[11] ),
        .I2(\pwm_clk_counter_reg_n_0_[8] ),
        .I3(\pwm_clk_counter_reg_n_0_[9] ),
        .I4(\pwm_clk_counter[31]_i_8__1_n_0 ),
        .O(\pwm_clk_counter[31]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \pwm_clk_counter[31]_i_4__1 
       (.I0(\pwm_clk_counter_reg_n_0_[3] ),
        .I1(\pwm_clk_counter_reg_n_0_[2] ),
        .I2(\pwm_clk_counter_reg_n_0_[1] ),
        .I3(\pwm_clk_counter_reg_n_0_[0] ),
        .I4(\pwm_clk_counter[31]_i_9__1_n_0 ),
        .O(\pwm_clk_counter[31]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_5__1 
       (.I0(\pwm_clk_counter_reg_n_0_[26] ),
        .I1(\pwm_clk_counter_reg_n_0_[27] ),
        .I2(\pwm_clk_counter_reg_n_0_[24] ),
        .I3(\pwm_clk_counter_reg_n_0_[25] ),
        .I4(\pwm_clk_counter[31]_i_10__1_n_0 ),
        .O(\pwm_clk_counter[31]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_6__1 
       (.I0(\pwm_clk_counter_reg_n_0_[18] ),
        .I1(\pwm_clk_counter_reg_n_0_[19] ),
        .I2(\pwm_clk_counter_reg_n_0_[16] ),
        .I3(\pwm_clk_counter_reg_n_0_[17] ),
        .I4(\pwm_clk_counter[31]_i_11__1_n_0 ),
        .O(\pwm_clk_counter[31]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_8__1 
       (.I0(\pwm_clk_counter_reg_n_0_[13] ),
        .I1(\pwm_clk_counter_reg_n_0_[12] ),
        .I2(\pwm_clk_counter_reg_n_0_[15] ),
        .I3(\pwm_clk_counter_reg_n_0_[14] ),
        .O(\pwm_clk_counter[31]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_9__1 
       (.I0(\pwm_clk_counter_reg_n_0_[5] ),
        .I1(\pwm_clk_counter_reg_n_0_[4] ),
        .I2(\pwm_clk_counter_reg_n_0_[7] ),
        .I3(\pwm_clk_counter_reg_n_0_[6] ),
        .O(\pwm_clk_counter[31]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[3]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__1_n_5 ),
        .O(pwm_clk_counter[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[4]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__1_n_4 ),
        .O(pwm_clk_counter[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[5]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__1_n_7 ),
        .O(pwm_clk_counter[5]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[6]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__1_n_6 ),
        .O(pwm_clk_counter[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[7]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__1_n_5 ),
        .O(pwm_clk_counter[7]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[8]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__1_n_4 ),
        .O(pwm_clk_counter[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[9]_i_1__1 
       (.I0(\pwm_clk_counter[31]_i_3__1_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__1_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__1_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__1_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__1_n_7 ),
        .O(pwm_clk_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[0]),
        .Q(\pwm_clk_counter_reg_n_0_[0] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[10]),
        .Q(\pwm_clk_counter_reg_n_0_[10] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[11]),
        .Q(\pwm_clk_counter_reg_n_0_[11] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[12]),
        .Q(\pwm_clk_counter_reg_n_0_[12] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[12]_i_2__1 
       (.CI(\pwm_clk_counter_reg[8]_i_2__1_n_0 ),
        .CO({\pwm_clk_counter_reg[12]_i_2__1_n_0 ,\pwm_clk_counter_reg[12]_i_2__1_n_1 ,\pwm_clk_counter_reg[12]_i_2__1_n_2 ,\pwm_clk_counter_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[12]_i_2__1_n_4 ,\pwm_clk_counter_reg[12]_i_2__1_n_5 ,\pwm_clk_counter_reg[12]_i_2__1_n_6 ,\pwm_clk_counter_reg[12]_i_2__1_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[12] ,\pwm_clk_counter_reg_n_0_[11] ,\pwm_clk_counter_reg_n_0_[10] ,\pwm_clk_counter_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[13]),
        .Q(\pwm_clk_counter_reg_n_0_[13] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[14]),
        .Q(\pwm_clk_counter_reg_n_0_[14] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[15]),
        .Q(\pwm_clk_counter_reg_n_0_[15] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[16]),
        .Q(\pwm_clk_counter_reg_n_0_[16] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[16]_i_2__1 
       (.CI(\pwm_clk_counter_reg[12]_i_2__1_n_0 ),
        .CO({\pwm_clk_counter_reg[16]_i_2__1_n_0 ,\pwm_clk_counter_reg[16]_i_2__1_n_1 ,\pwm_clk_counter_reg[16]_i_2__1_n_2 ,\pwm_clk_counter_reg[16]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[16]_i_2__1_n_4 ,\pwm_clk_counter_reg[16]_i_2__1_n_5 ,\pwm_clk_counter_reg[16]_i_2__1_n_6 ,\pwm_clk_counter_reg[16]_i_2__1_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[16] ,\pwm_clk_counter_reg_n_0_[15] ,\pwm_clk_counter_reg_n_0_[14] ,\pwm_clk_counter_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[17]),
        .Q(\pwm_clk_counter_reg_n_0_[17] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[18]),
        .Q(\pwm_clk_counter_reg_n_0_[18] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[19]),
        .Q(\pwm_clk_counter_reg_n_0_[19] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[1]),
        .Q(\pwm_clk_counter_reg_n_0_[1] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[20]),
        .Q(\pwm_clk_counter_reg_n_0_[20] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[20]_i_2__1 
       (.CI(\pwm_clk_counter_reg[16]_i_2__1_n_0 ),
        .CO({\pwm_clk_counter_reg[20]_i_2__1_n_0 ,\pwm_clk_counter_reg[20]_i_2__1_n_1 ,\pwm_clk_counter_reg[20]_i_2__1_n_2 ,\pwm_clk_counter_reg[20]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[20]_i_2__1_n_4 ,\pwm_clk_counter_reg[20]_i_2__1_n_5 ,\pwm_clk_counter_reg[20]_i_2__1_n_6 ,\pwm_clk_counter_reg[20]_i_2__1_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[20] ,\pwm_clk_counter_reg_n_0_[19] ,\pwm_clk_counter_reg_n_0_[18] ,\pwm_clk_counter_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[21]),
        .Q(\pwm_clk_counter_reg_n_0_[21] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[22]),
        .Q(\pwm_clk_counter_reg_n_0_[22] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[23]),
        .Q(\pwm_clk_counter_reg_n_0_[23] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[24]),
        .Q(\pwm_clk_counter_reg_n_0_[24] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[24]_i_2__1 
       (.CI(\pwm_clk_counter_reg[20]_i_2__1_n_0 ),
        .CO({\pwm_clk_counter_reg[24]_i_2__1_n_0 ,\pwm_clk_counter_reg[24]_i_2__1_n_1 ,\pwm_clk_counter_reg[24]_i_2__1_n_2 ,\pwm_clk_counter_reg[24]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[24]_i_2__1_n_4 ,\pwm_clk_counter_reg[24]_i_2__1_n_5 ,\pwm_clk_counter_reg[24]_i_2__1_n_6 ,\pwm_clk_counter_reg[24]_i_2__1_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[24] ,\pwm_clk_counter_reg_n_0_[23] ,\pwm_clk_counter_reg_n_0_[22] ,\pwm_clk_counter_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[25] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[25]),
        .Q(\pwm_clk_counter_reg_n_0_[25] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[26] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[26]),
        .Q(\pwm_clk_counter_reg_n_0_[26] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[27] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[27]),
        .Q(\pwm_clk_counter_reg_n_0_[27] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[28] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[28]),
        .Q(\pwm_clk_counter_reg_n_0_[28] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[28]_i_2__1 
       (.CI(\pwm_clk_counter_reg[24]_i_2__1_n_0 ),
        .CO({\pwm_clk_counter_reg[28]_i_2__1_n_0 ,\pwm_clk_counter_reg[28]_i_2__1_n_1 ,\pwm_clk_counter_reg[28]_i_2__1_n_2 ,\pwm_clk_counter_reg[28]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[28]_i_2__1_n_4 ,\pwm_clk_counter_reg[28]_i_2__1_n_5 ,\pwm_clk_counter_reg[28]_i_2__1_n_6 ,\pwm_clk_counter_reg[28]_i_2__1_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[28] ,\pwm_clk_counter_reg_n_0_[27] ,\pwm_clk_counter_reg_n_0_[26] ,\pwm_clk_counter_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[29] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[29]),
        .Q(\pwm_clk_counter_reg_n_0_[29] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[2]),
        .Q(\pwm_clk_counter_reg_n_0_[2] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[30] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[30]),
        .Q(\pwm_clk_counter_reg_n_0_[30] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[31] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[31]),
        .Q(\pwm_clk_counter_reg_n_0_[31] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[31]_i_7__1 
       (.CI(\pwm_clk_counter_reg[28]_i_2__1_n_0 ),
        .CO({\NLW_pwm_clk_counter_reg[31]_i_7__1_CO_UNCONNECTED [3:2],\pwm_clk_counter_reg[31]_i_7__1_n_2 ,\pwm_clk_counter_reg[31]_i_7__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pwm_clk_counter_reg[31]_i_7__1_O_UNCONNECTED [3],\pwm_clk_counter_reg[31]_i_7__1_n_5 ,\pwm_clk_counter_reg[31]_i_7__1_n_6 ,\pwm_clk_counter_reg[31]_i_7__1_n_7 }),
        .S({1'b0,\pwm_clk_counter_reg_n_0_[31] ,\pwm_clk_counter_reg_n_0_[30] ,\pwm_clk_counter_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[3]),
        .Q(\pwm_clk_counter_reg_n_0_[3] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[4]),
        .Q(\pwm_clk_counter_reg_n_0_[4] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\pwm_clk_counter_reg[4]_i_2__1_n_0 ,\pwm_clk_counter_reg[4]_i_2__1_n_1 ,\pwm_clk_counter_reg[4]_i_2__1_n_2 ,\pwm_clk_counter_reg[4]_i_2__1_n_3 }),
        .CYINIT(\pwm_clk_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[4]_i_2__1_n_4 ,\pwm_clk_counter_reg[4]_i_2__1_n_5 ,\pwm_clk_counter_reg[4]_i_2__1_n_6 ,\pwm_clk_counter_reg[4]_i_2__1_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[4] ,\pwm_clk_counter_reg_n_0_[3] ,\pwm_clk_counter_reg_n_0_[2] ,\pwm_clk_counter_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[5]),
        .Q(\pwm_clk_counter_reg_n_0_[5] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[6]),
        .Q(\pwm_clk_counter_reg_n_0_[6] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[7]),
        .Q(\pwm_clk_counter_reg_n_0_[7] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[8]),
        .Q(\pwm_clk_counter_reg_n_0_[8] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[8]_i_2__1 
       (.CI(\pwm_clk_counter_reg[4]_i_2__1_n_0 ),
        .CO({\pwm_clk_counter_reg[8]_i_2__1_n_0 ,\pwm_clk_counter_reg[8]_i_2__1_n_1 ,\pwm_clk_counter_reg[8]_i_2__1_n_2 ,\pwm_clk_counter_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[8]_i_2__1_n_4 ,\pwm_clk_counter_reg[8]_i_2__1_n_5 ,\pwm_clk_counter_reg[8]_i_2__1_n_6 ,\pwm_clk_counter_reg[8]_i_2__1_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[8] ,\pwm_clk_counter_reg_n_0_[7] ,\pwm_clk_counter_reg_n_0_[6] ,\pwm_clk_counter_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[9]),
        .Q(\pwm_clk_counter_reg_n_0_[9] ),
        .R(\pwm_clk_counter[31]_i_1__1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 s_PWM0_carry
       (.CI(1'b0),
        .CO({s_PWM0_carry_n_0,s_PWM0_carry_n_1,s_PWM0_carry_n_2,s_PWM0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({s_PWM0_carry_i_1__1_n_0,s_PWM0_carry_i_2__1_n_0,s_PWM0_carry_i_3__1_n_0,s_PWM0_carry_i_4__1_n_0}),
        .O(NLW_s_PWM0_carry_O_UNCONNECTED[3:0]),
        .S({s_PWM0_carry_i_5__1_n_0,s_PWM0_carry_i_6__1_n_0,s_PWM0_carry_i_7__1_n_0,s_PWM0_carry_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_1__1
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\duty_cycle_counter_reg_n_0_[7] ),
        .I3(Q[7]),
        .O(s_PWM0_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_2__1
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\duty_cycle_counter_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(s_PWM0_carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_3__1
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\duty_cycle_counter_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(s_PWM0_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_4__1
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(s_PWM0_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_5__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\duty_cycle_counter_reg_n_0_[7] ),
        .I3(\duty_cycle_counter_reg_n_0_[6] ),
        .O(s_PWM0_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_6__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\duty_cycle_counter_reg_n_0_[5] ),
        .I3(\duty_cycle_counter_reg_n_0_[4] ),
        .O(s_PWM0_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_7__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\duty_cycle_counter_reg_n_0_[3] ),
        .I3(\duty_cycle_counter_reg_n_0_[2] ),
        .O(s_PWM0_carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h1248)) 
    s_PWM0_carry_i_8__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .O(s_PWM0_carry_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_PWM0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\s_PWM0_inferred__0/i__carry_n_0 ,\s_PWM0_inferred__0/i__carry_n_1 ,\s_PWM0_inferred__0/i__carry_n_2 ,\s_PWM0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__6_n_0,i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__6_n_0}),
        .O(\NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__6_n_0,i__carry_i_6__6_n_0,i__carry_i_7__6_n_0,i__carry_i_8__3_n_0}));
  LUT3 #(
    .INIT(8'hBA)) 
    s_PWM_i_1__1
       (.I0(s_PWM0_carry_n_0),
        .I1(\s_PWM0_inferred__0/i__carry_n_0 ),
        .I2(s_PWM_reg_n_0),
        .O(s_PWM_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_PWM_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(s_PWM_i_1__1_n_0),
        .Q(s_PWM_reg_n_0),
        .R(i_reset));
endmodule

(* ORIG_REF_NAME = "pwm_generator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_generator_2
   (o_PWM_7,
    o_PWM_8,
    i_set_direction_reg_reg_0,
    i_clk,
    i_reset,
    o_PWM_1_reg_0,
    Q);
  output o_PWM_7;
  output o_PWM_8;
  input i_set_direction_reg_reg_0;
  input i_clk;
  input i_reset;
  input o_PWM_1_reg_0;
  input [7:0]Q;

  wire [7:0]Q;
  wire duty_cycle_counter;
  wire \duty_cycle_counter[0]_i_1__2_n_0 ;
  wire \duty_cycle_counter[1]_i_1__2_n_0 ;
  wire \duty_cycle_counter[2]_i_1__2_n_0 ;
  wire \duty_cycle_counter[3]_i_1__2_n_0 ;
  wire \duty_cycle_counter[4]_i_1__2_n_0 ;
  wire \duty_cycle_counter[5]_i_1__2_n_0 ;
  wire \duty_cycle_counter[6]_i_1__2_n_0 ;
  wire \duty_cycle_counter[6]_i_2__2_n_0 ;
  wire \duty_cycle_counter[7]_i_2__2_n_0 ;
  wire \duty_cycle_counter[7]_i_3__2_n_0 ;
  wire \duty_cycle_counter[7]_i_4__2_n_0 ;
  wire \duty_cycle_counter_reg_n_0_[0] ;
  wire \duty_cycle_counter_reg_n_0_[1] ;
  wire \duty_cycle_counter_reg_n_0_[2] ;
  wire \duty_cycle_counter_reg_n_0_[3] ;
  wire \duty_cycle_counter_reg_n_0_[4] ;
  wire \duty_cycle_counter_reg_n_0_[5] ;
  wire \duty_cycle_counter_reg_n_0_[6] ;
  wire \duty_cycle_counter_reg_n_0_[7] ;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_4__7_n_0;
  wire i__carry_i_5__7_n_0;
  wire i__carry_i_6__7_n_0;
  wire i__carry_i_7__7_n_0;
  wire i__carry_i_8__4_n_0;
  wire i_clk;
  wire i_reset;
  wire i_set_direction_reg;
  wire i_set_direction_reg_reg_0;
  wire o_PWM_1_i_1__2_n_0;
  wire o_PWM_1_reg_0;
  wire o_PWM_2_i_1__2_n_0;
  wire o_PWM_7;
  wire o_PWM_8;
  wire [31:0]pwm_clk_counter;
  wire \pwm_clk_counter[31]_i_10__2_n_0 ;
  wire \pwm_clk_counter[31]_i_11__2_n_0 ;
  wire \pwm_clk_counter[31]_i_1__2_n_0 ;
  wire \pwm_clk_counter[31]_i_3__2_n_0 ;
  wire \pwm_clk_counter[31]_i_4__2_n_0 ;
  wire \pwm_clk_counter[31]_i_5__2_n_0 ;
  wire \pwm_clk_counter[31]_i_6__2_n_0 ;
  wire \pwm_clk_counter[31]_i_8__2_n_0 ;
  wire \pwm_clk_counter[31]_i_9__2_n_0 ;
  wire \pwm_clk_counter_reg[12]_i_2__2_n_0 ;
  wire \pwm_clk_counter_reg[12]_i_2__2_n_1 ;
  wire \pwm_clk_counter_reg[12]_i_2__2_n_2 ;
  wire \pwm_clk_counter_reg[12]_i_2__2_n_3 ;
  wire \pwm_clk_counter_reg[12]_i_2__2_n_4 ;
  wire \pwm_clk_counter_reg[12]_i_2__2_n_5 ;
  wire \pwm_clk_counter_reg[12]_i_2__2_n_6 ;
  wire \pwm_clk_counter_reg[12]_i_2__2_n_7 ;
  wire \pwm_clk_counter_reg[16]_i_2__2_n_0 ;
  wire \pwm_clk_counter_reg[16]_i_2__2_n_1 ;
  wire \pwm_clk_counter_reg[16]_i_2__2_n_2 ;
  wire \pwm_clk_counter_reg[16]_i_2__2_n_3 ;
  wire \pwm_clk_counter_reg[16]_i_2__2_n_4 ;
  wire \pwm_clk_counter_reg[16]_i_2__2_n_5 ;
  wire \pwm_clk_counter_reg[16]_i_2__2_n_6 ;
  wire \pwm_clk_counter_reg[16]_i_2__2_n_7 ;
  wire \pwm_clk_counter_reg[20]_i_2__2_n_0 ;
  wire \pwm_clk_counter_reg[20]_i_2__2_n_1 ;
  wire \pwm_clk_counter_reg[20]_i_2__2_n_2 ;
  wire \pwm_clk_counter_reg[20]_i_2__2_n_3 ;
  wire \pwm_clk_counter_reg[20]_i_2__2_n_4 ;
  wire \pwm_clk_counter_reg[20]_i_2__2_n_5 ;
  wire \pwm_clk_counter_reg[20]_i_2__2_n_6 ;
  wire \pwm_clk_counter_reg[20]_i_2__2_n_7 ;
  wire \pwm_clk_counter_reg[24]_i_2__2_n_0 ;
  wire \pwm_clk_counter_reg[24]_i_2__2_n_1 ;
  wire \pwm_clk_counter_reg[24]_i_2__2_n_2 ;
  wire \pwm_clk_counter_reg[24]_i_2__2_n_3 ;
  wire \pwm_clk_counter_reg[24]_i_2__2_n_4 ;
  wire \pwm_clk_counter_reg[24]_i_2__2_n_5 ;
  wire \pwm_clk_counter_reg[24]_i_2__2_n_6 ;
  wire \pwm_clk_counter_reg[24]_i_2__2_n_7 ;
  wire \pwm_clk_counter_reg[28]_i_2__2_n_0 ;
  wire \pwm_clk_counter_reg[28]_i_2__2_n_1 ;
  wire \pwm_clk_counter_reg[28]_i_2__2_n_2 ;
  wire \pwm_clk_counter_reg[28]_i_2__2_n_3 ;
  wire \pwm_clk_counter_reg[28]_i_2__2_n_4 ;
  wire \pwm_clk_counter_reg[28]_i_2__2_n_5 ;
  wire \pwm_clk_counter_reg[28]_i_2__2_n_6 ;
  wire \pwm_clk_counter_reg[28]_i_2__2_n_7 ;
  wire \pwm_clk_counter_reg[31]_i_7__2_n_2 ;
  wire \pwm_clk_counter_reg[31]_i_7__2_n_3 ;
  wire \pwm_clk_counter_reg[31]_i_7__2_n_5 ;
  wire \pwm_clk_counter_reg[31]_i_7__2_n_6 ;
  wire \pwm_clk_counter_reg[31]_i_7__2_n_7 ;
  wire \pwm_clk_counter_reg[4]_i_2__2_n_0 ;
  wire \pwm_clk_counter_reg[4]_i_2__2_n_1 ;
  wire \pwm_clk_counter_reg[4]_i_2__2_n_2 ;
  wire \pwm_clk_counter_reg[4]_i_2__2_n_3 ;
  wire \pwm_clk_counter_reg[4]_i_2__2_n_4 ;
  wire \pwm_clk_counter_reg[4]_i_2__2_n_5 ;
  wire \pwm_clk_counter_reg[4]_i_2__2_n_6 ;
  wire \pwm_clk_counter_reg[4]_i_2__2_n_7 ;
  wire \pwm_clk_counter_reg[8]_i_2__2_n_0 ;
  wire \pwm_clk_counter_reg[8]_i_2__2_n_1 ;
  wire \pwm_clk_counter_reg[8]_i_2__2_n_2 ;
  wire \pwm_clk_counter_reg[8]_i_2__2_n_3 ;
  wire \pwm_clk_counter_reg[8]_i_2__2_n_4 ;
  wire \pwm_clk_counter_reg[8]_i_2__2_n_5 ;
  wire \pwm_clk_counter_reg[8]_i_2__2_n_6 ;
  wire \pwm_clk_counter_reg[8]_i_2__2_n_7 ;
  wire \pwm_clk_counter_reg_n_0_[0] ;
  wire \pwm_clk_counter_reg_n_0_[10] ;
  wire \pwm_clk_counter_reg_n_0_[11] ;
  wire \pwm_clk_counter_reg_n_0_[12] ;
  wire \pwm_clk_counter_reg_n_0_[13] ;
  wire \pwm_clk_counter_reg_n_0_[14] ;
  wire \pwm_clk_counter_reg_n_0_[15] ;
  wire \pwm_clk_counter_reg_n_0_[16] ;
  wire \pwm_clk_counter_reg_n_0_[17] ;
  wire \pwm_clk_counter_reg_n_0_[18] ;
  wire \pwm_clk_counter_reg_n_0_[19] ;
  wire \pwm_clk_counter_reg_n_0_[1] ;
  wire \pwm_clk_counter_reg_n_0_[20] ;
  wire \pwm_clk_counter_reg_n_0_[21] ;
  wire \pwm_clk_counter_reg_n_0_[22] ;
  wire \pwm_clk_counter_reg_n_0_[23] ;
  wire \pwm_clk_counter_reg_n_0_[24] ;
  wire \pwm_clk_counter_reg_n_0_[25] ;
  wire \pwm_clk_counter_reg_n_0_[26] ;
  wire \pwm_clk_counter_reg_n_0_[27] ;
  wire \pwm_clk_counter_reg_n_0_[28] ;
  wire \pwm_clk_counter_reg_n_0_[29] ;
  wire \pwm_clk_counter_reg_n_0_[2] ;
  wire \pwm_clk_counter_reg_n_0_[30] ;
  wire \pwm_clk_counter_reg_n_0_[31] ;
  wire \pwm_clk_counter_reg_n_0_[3] ;
  wire \pwm_clk_counter_reg_n_0_[4] ;
  wire \pwm_clk_counter_reg_n_0_[5] ;
  wire \pwm_clk_counter_reg_n_0_[6] ;
  wire \pwm_clk_counter_reg_n_0_[7] ;
  wire \pwm_clk_counter_reg_n_0_[8] ;
  wire \pwm_clk_counter_reg_n_0_[9] ;
  wire s_PWM0_carry_i_1__2_n_0;
  wire s_PWM0_carry_i_2__2_n_0;
  wire s_PWM0_carry_i_3__2_n_0;
  wire s_PWM0_carry_i_4__2_n_0;
  wire s_PWM0_carry_i_5__2_n_0;
  wire s_PWM0_carry_i_6__2_n_0;
  wire s_PWM0_carry_i_7__2_n_0;
  wire s_PWM0_carry_i_8__2_n_0;
  wire s_PWM0_carry_n_0;
  wire s_PWM0_carry_n_1;
  wire s_PWM0_carry_n_2;
  wire s_PWM0_carry_n_3;
  wire \s_PWM0_inferred__0/i__carry_n_0 ;
  wire \s_PWM0_inferred__0/i__carry_n_1 ;
  wire \s_PWM0_inferred__0/i__carry_n_2 ;
  wire \s_PWM0_inferred__0/i__carry_n_3 ;
  wire s_PWM_i_1__2_n_0;
  wire s_PWM_reg_n_0;
  wire [3:2]\NLW_pwm_clk_counter_reg[31]_i_7__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwm_clk_counter_reg[31]_i_7__2_O_UNCONNECTED ;
  wire [3:0]NLW_s_PWM0_carry_O_UNCONNECTED;
  wire [3:0]\NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \duty_cycle_counter[0]_i_1__2 
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \duty_cycle_counter[1]_i_1__2 
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .O(\duty_cycle_counter[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \duty_cycle_counter[2]_i_1__2 
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \duty_cycle_counter[3]_i_1__2 
       (.I0(\duty_cycle_counter_reg_n_0_[3] ),
        .I1(\duty_cycle_counter_reg_n_0_[1] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[2] ),
        .O(\duty_cycle_counter[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \duty_cycle_counter[4]_i_1__2 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .O(\duty_cycle_counter[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \duty_cycle_counter[5]_i_1__2 
       (.I0(\duty_cycle_counter_reg_n_0_[5] ),
        .I1(\duty_cycle_counter_reg_n_0_[3] ),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .I4(\duty_cycle_counter_reg_n_0_[2] ),
        .I5(\duty_cycle_counter_reg_n_0_[4] ),
        .O(\duty_cycle_counter[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \duty_cycle_counter[6]_i_1__2 
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(\duty_cycle_counter_reg_n_0_[4] ),
        .I2(\duty_cycle_counter_reg_n_0_[2] ),
        .I3(\duty_cycle_counter[6]_i_2__2_n_0 ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \duty_cycle_counter[6]_i_2__2 
       (.I0(\duty_cycle_counter_reg_n_0_[1] ),
        .I1(\duty_cycle_counter_reg_n_0_[0] ),
        .O(\duty_cycle_counter[6]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \duty_cycle_counter[7]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .O(duty_cycle_counter));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \duty_cycle_counter[7]_i_2__2 
       (.I0(\duty_cycle_counter[7]_i_3__2_n_0 ),
        .I1(\duty_cycle_counter_reg_n_0_[7] ),
        .I2(\duty_cycle_counter[7]_i_4__2_n_0 ),
        .I3(\duty_cycle_counter_reg_n_0_[6] ),
        .O(\duty_cycle_counter[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \duty_cycle_counter[7]_i_3__2 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[7]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \duty_cycle_counter[7]_i_4__2 
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(\duty_cycle_counter_reg_n_0_[2] ),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .I4(\duty_cycle_counter_reg_n_0_[3] ),
        .I5(\duty_cycle_counter_reg_n_0_[5] ),
        .O(\duty_cycle_counter[7]_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[0] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[0]_i_1__2_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[0] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[1] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[1]_i_1__2_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[1] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[2] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[2]_i_1__2_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[2] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[3] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[3]_i_1__2_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[3] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[4] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[4]_i_1__2_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[4] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[5] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[5]_i_1__2_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[5] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[6] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[6]_i_1__2_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[6] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \duty_cycle_counter_reg[7] 
       (.C(i_clk),
        .CE(duty_cycle_counter),
        .D(\duty_cycle_counter[7]_i_2__2_n_0 ),
        .Q(\duty_cycle_counter_reg_n_0_[7] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_1__7
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\duty_cycle_counter_reg_n_0_[7] ),
        .O(i__carry_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_2__7
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\duty_cycle_counter_reg_n_0_[5] ),
        .O(i__carry_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_3__7
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\duty_cycle_counter_reg_n_0_[3] ),
        .O(i__carry_i_3__7_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry_i_4__7
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .O(i__carry_i_4__7_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_5__7
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\duty_cycle_counter_reg_n_0_[6] ),
        .I3(\duty_cycle_counter_reg_n_0_[7] ),
        .O(i__carry_i_5__7_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_6__7
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\duty_cycle_counter_reg_n_0_[4] ),
        .I3(\duty_cycle_counter_reg_n_0_[5] ),
        .O(i__carry_i_6__7_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    i__carry_i_7__7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\duty_cycle_counter_reg_n_0_[2] ),
        .I3(\duty_cycle_counter_reg_n_0_[3] ),
        .O(i__carry_i_7__7_n_0));
  LUT4 #(
    .INIT(16'h8241)) 
    i__carry_i_8__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(\duty_cycle_counter_reg_n_0_[0] ),
        .O(i__carry_i_8__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    i_set_direction_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(i_set_direction_reg_reg_0),
        .Q(i_set_direction_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCC00A0)) 
    o_PWM_1_i_1__2
       (.I0(s_PWM_reg_n_0),
        .I1(o_PWM_7),
        .I2(o_PWM_1_reg_0),
        .I3(i_set_direction_reg),
        .I4(i_reset),
        .O(o_PWM_1_i_1__2_n_0));
  FDRE o_PWM_1_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_PWM_1_i_1__2_n_0),
        .Q(o_PWM_7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCA000)) 
    o_PWM_2_i_1__2
       (.I0(s_PWM_reg_n_0),
        .I1(o_PWM_8),
        .I2(i_set_direction_reg),
        .I3(o_PWM_1_reg_0),
        .I4(i_reset),
        .O(o_PWM_2_i_1__2_n_0));
  FDRE o_PWM_2_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_PWM_2_i_1__2_n_0),
        .Q(o_PWM_8),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pwm_clk_counter[0]_i_1__2 
       (.I0(\pwm_clk_counter_reg_n_0_[0] ),
        .O(pwm_clk_counter[0]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[10]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__2_n_6 ),
        .O(pwm_clk_counter[10]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[11]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__2_n_5 ),
        .O(pwm_clk_counter[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[12]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__2_n_4 ),
        .O(pwm_clk_counter[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[13]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__2_n_7 ),
        .O(pwm_clk_counter[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[14]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__2_n_6 ),
        .O(pwm_clk_counter[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[15]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__2_n_5 ),
        .O(pwm_clk_counter[15]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[16]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[16]_i_2__2_n_4 ),
        .O(pwm_clk_counter[16]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[17]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__2_n_7 ),
        .O(pwm_clk_counter[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[18]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__2_n_6 ),
        .O(pwm_clk_counter[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[19]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__2_n_5 ),
        .O(pwm_clk_counter[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[1]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__2_n_7 ),
        .O(pwm_clk_counter[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[20]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[20]_i_2__2_n_4 ),
        .O(pwm_clk_counter[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[21]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__2_n_7 ),
        .O(pwm_clk_counter[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[22]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__2_n_6 ),
        .O(pwm_clk_counter[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[23]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__2_n_5 ),
        .O(pwm_clk_counter[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[24]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[24]_i_2__2_n_4 ),
        .O(pwm_clk_counter[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[25]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__2_n_7 ),
        .O(pwm_clk_counter[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[26]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__2_n_6 ),
        .O(pwm_clk_counter[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[27]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__2_n_5 ),
        .O(pwm_clk_counter[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[28]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[28]_i_2__2_n_4 ),
        .O(pwm_clk_counter[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[29]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__2_n_7 ),
        .O(pwm_clk_counter[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[2]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__2_n_6 ),
        .O(pwm_clk_counter[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[30]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__2_n_6 ),
        .O(pwm_clk_counter[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_10__2 
       (.I0(\pwm_clk_counter_reg_n_0_[29] ),
        .I1(\pwm_clk_counter_reg_n_0_[28] ),
        .I2(\pwm_clk_counter_reg_n_0_[31] ),
        .I3(\pwm_clk_counter_reg_n_0_[30] ),
        .O(\pwm_clk_counter[31]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_11__2 
       (.I0(\pwm_clk_counter_reg_n_0_[21] ),
        .I1(\pwm_clk_counter_reg_n_0_[20] ),
        .I2(\pwm_clk_counter_reg_n_0_[23] ),
        .I3(\pwm_clk_counter_reg_n_0_[22] ),
        .O(\pwm_clk_counter[31]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pwm_clk_counter[31]_i_1__2 
       (.I0(i_reset),
        .I1(o_PWM_1_reg_0),
        .O(\pwm_clk_counter[31]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[31]_i_2__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[31]_i_7__2_n_5 ),
        .O(pwm_clk_counter[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_3__2 
       (.I0(\pwm_clk_counter_reg_n_0_[10] ),
        .I1(\pwm_clk_counter_reg_n_0_[11] ),
        .I2(\pwm_clk_counter_reg_n_0_[8] ),
        .I3(\pwm_clk_counter_reg_n_0_[9] ),
        .I4(\pwm_clk_counter[31]_i_8__2_n_0 ),
        .O(\pwm_clk_counter[31]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \pwm_clk_counter[31]_i_4__2 
       (.I0(\pwm_clk_counter_reg_n_0_[3] ),
        .I1(\pwm_clk_counter_reg_n_0_[2] ),
        .I2(\pwm_clk_counter_reg_n_0_[1] ),
        .I3(\pwm_clk_counter_reg_n_0_[0] ),
        .I4(\pwm_clk_counter[31]_i_9__2_n_0 ),
        .O(\pwm_clk_counter[31]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_5__2 
       (.I0(\pwm_clk_counter_reg_n_0_[26] ),
        .I1(\pwm_clk_counter_reg_n_0_[27] ),
        .I2(\pwm_clk_counter_reg_n_0_[24] ),
        .I3(\pwm_clk_counter_reg_n_0_[25] ),
        .I4(\pwm_clk_counter[31]_i_10__2_n_0 ),
        .O(\pwm_clk_counter[31]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwm_clk_counter[31]_i_6__2 
       (.I0(\pwm_clk_counter_reg_n_0_[18] ),
        .I1(\pwm_clk_counter_reg_n_0_[19] ),
        .I2(\pwm_clk_counter_reg_n_0_[16] ),
        .I3(\pwm_clk_counter_reg_n_0_[17] ),
        .I4(\pwm_clk_counter[31]_i_11__2_n_0 ),
        .O(\pwm_clk_counter[31]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_8__2 
       (.I0(\pwm_clk_counter_reg_n_0_[13] ),
        .I1(\pwm_clk_counter_reg_n_0_[12] ),
        .I2(\pwm_clk_counter_reg_n_0_[15] ),
        .I3(\pwm_clk_counter_reg_n_0_[14] ),
        .O(\pwm_clk_counter[31]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwm_clk_counter[31]_i_9__2 
       (.I0(\pwm_clk_counter_reg_n_0_[5] ),
        .I1(\pwm_clk_counter_reg_n_0_[4] ),
        .I2(\pwm_clk_counter_reg_n_0_[7] ),
        .I3(\pwm_clk_counter_reg_n_0_[6] ),
        .O(\pwm_clk_counter[31]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[3]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__2_n_5 ),
        .O(pwm_clk_counter[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[4]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[4]_i_2__2_n_4 ),
        .O(pwm_clk_counter[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[5]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__2_n_7 ),
        .O(pwm_clk_counter[5]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[6]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__2_n_6 ),
        .O(pwm_clk_counter[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[7]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__2_n_5 ),
        .O(pwm_clk_counter[7]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[8]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[8]_i_2__2_n_4 ),
        .O(pwm_clk_counter[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \pwm_clk_counter[9]_i_1__2 
       (.I0(\pwm_clk_counter[31]_i_3__2_n_0 ),
        .I1(\pwm_clk_counter[31]_i_4__2_n_0 ),
        .I2(\pwm_clk_counter[31]_i_5__2_n_0 ),
        .I3(\pwm_clk_counter[31]_i_6__2_n_0 ),
        .I4(\pwm_clk_counter_reg[12]_i_2__2_n_7 ),
        .O(pwm_clk_counter[9]));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[0]),
        .Q(\pwm_clk_counter_reg_n_0_[0] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[10] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[10]),
        .Q(\pwm_clk_counter_reg_n_0_[10] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[11] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[11]),
        .Q(\pwm_clk_counter_reg_n_0_[11] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[12] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[12]),
        .Q(\pwm_clk_counter_reg_n_0_[12] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[12]_i_2__2 
       (.CI(\pwm_clk_counter_reg[8]_i_2__2_n_0 ),
        .CO({\pwm_clk_counter_reg[12]_i_2__2_n_0 ,\pwm_clk_counter_reg[12]_i_2__2_n_1 ,\pwm_clk_counter_reg[12]_i_2__2_n_2 ,\pwm_clk_counter_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[12]_i_2__2_n_4 ,\pwm_clk_counter_reg[12]_i_2__2_n_5 ,\pwm_clk_counter_reg[12]_i_2__2_n_6 ,\pwm_clk_counter_reg[12]_i_2__2_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[12] ,\pwm_clk_counter_reg_n_0_[11] ,\pwm_clk_counter_reg_n_0_[10] ,\pwm_clk_counter_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[13] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[13]),
        .Q(\pwm_clk_counter_reg_n_0_[13] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[14] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[14]),
        .Q(\pwm_clk_counter_reg_n_0_[14] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[15] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[15]),
        .Q(\pwm_clk_counter_reg_n_0_[15] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[16] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[16]),
        .Q(\pwm_clk_counter_reg_n_0_[16] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[16]_i_2__2 
       (.CI(\pwm_clk_counter_reg[12]_i_2__2_n_0 ),
        .CO({\pwm_clk_counter_reg[16]_i_2__2_n_0 ,\pwm_clk_counter_reg[16]_i_2__2_n_1 ,\pwm_clk_counter_reg[16]_i_2__2_n_2 ,\pwm_clk_counter_reg[16]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[16]_i_2__2_n_4 ,\pwm_clk_counter_reg[16]_i_2__2_n_5 ,\pwm_clk_counter_reg[16]_i_2__2_n_6 ,\pwm_clk_counter_reg[16]_i_2__2_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[16] ,\pwm_clk_counter_reg_n_0_[15] ,\pwm_clk_counter_reg_n_0_[14] ,\pwm_clk_counter_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[17] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[17]),
        .Q(\pwm_clk_counter_reg_n_0_[17] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[18] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[18]),
        .Q(\pwm_clk_counter_reg_n_0_[18] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[19] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[19]),
        .Q(\pwm_clk_counter_reg_n_0_[19] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[1]),
        .Q(\pwm_clk_counter_reg_n_0_[1] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[20] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[20]),
        .Q(\pwm_clk_counter_reg_n_0_[20] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[20]_i_2__2 
       (.CI(\pwm_clk_counter_reg[16]_i_2__2_n_0 ),
        .CO({\pwm_clk_counter_reg[20]_i_2__2_n_0 ,\pwm_clk_counter_reg[20]_i_2__2_n_1 ,\pwm_clk_counter_reg[20]_i_2__2_n_2 ,\pwm_clk_counter_reg[20]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[20]_i_2__2_n_4 ,\pwm_clk_counter_reg[20]_i_2__2_n_5 ,\pwm_clk_counter_reg[20]_i_2__2_n_6 ,\pwm_clk_counter_reg[20]_i_2__2_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[20] ,\pwm_clk_counter_reg_n_0_[19] ,\pwm_clk_counter_reg_n_0_[18] ,\pwm_clk_counter_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[21] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[21]),
        .Q(\pwm_clk_counter_reg_n_0_[21] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[22] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[22]),
        .Q(\pwm_clk_counter_reg_n_0_[22] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[23] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[23]),
        .Q(\pwm_clk_counter_reg_n_0_[23] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[24] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[24]),
        .Q(\pwm_clk_counter_reg_n_0_[24] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[24]_i_2__2 
       (.CI(\pwm_clk_counter_reg[20]_i_2__2_n_0 ),
        .CO({\pwm_clk_counter_reg[24]_i_2__2_n_0 ,\pwm_clk_counter_reg[24]_i_2__2_n_1 ,\pwm_clk_counter_reg[24]_i_2__2_n_2 ,\pwm_clk_counter_reg[24]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[24]_i_2__2_n_4 ,\pwm_clk_counter_reg[24]_i_2__2_n_5 ,\pwm_clk_counter_reg[24]_i_2__2_n_6 ,\pwm_clk_counter_reg[24]_i_2__2_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[24] ,\pwm_clk_counter_reg_n_0_[23] ,\pwm_clk_counter_reg_n_0_[22] ,\pwm_clk_counter_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[25] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[25]),
        .Q(\pwm_clk_counter_reg_n_0_[25] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[26] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[26]),
        .Q(\pwm_clk_counter_reg_n_0_[26] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[27] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[27]),
        .Q(\pwm_clk_counter_reg_n_0_[27] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[28] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[28]),
        .Q(\pwm_clk_counter_reg_n_0_[28] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[28]_i_2__2 
       (.CI(\pwm_clk_counter_reg[24]_i_2__2_n_0 ),
        .CO({\pwm_clk_counter_reg[28]_i_2__2_n_0 ,\pwm_clk_counter_reg[28]_i_2__2_n_1 ,\pwm_clk_counter_reg[28]_i_2__2_n_2 ,\pwm_clk_counter_reg[28]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[28]_i_2__2_n_4 ,\pwm_clk_counter_reg[28]_i_2__2_n_5 ,\pwm_clk_counter_reg[28]_i_2__2_n_6 ,\pwm_clk_counter_reg[28]_i_2__2_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[28] ,\pwm_clk_counter_reg_n_0_[27] ,\pwm_clk_counter_reg_n_0_[26] ,\pwm_clk_counter_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[29] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[29]),
        .Q(\pwm_clk_counter_reg_n_0_[29] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[2]),
        .Q(\pwm_clk_counter_reg_n_0_[2] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[30] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[30]),
        .Q(\pwm_clk_counter_reg_n_0_[30] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[31] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[31]),
        .Q(\pwm_clk_counter_reg_n_0_[31] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[31]_i_7__2 
       (.CI(\pwm_clk_counter_reg[28]_i_2__2_n_0 ),
        .CO({\NLW_pwm_clk_counter_reg[31]_i_7__2_CO_UNCONNECTED [3:2],\pwm_clk_counter_reg[31]_i_7__2_n_2 ,\pwm_clk_counter_reg[31]_i_7__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pwm_clk_counter_reg[31]_i_7__2_O_UNCONNECTED [3],\pwm_clk_counter_reg[31]_i_7__2_n_5 ,\pwm_clk_counter_reg[31]_i_7__2_n_6 ,\pwm_clk_counter_reg[31]_i_7__2_n_7 }),
        .S({1'b0,\pwm_clk_counter_reg_n_0_[31] ,\pwm_clk_counter_reg_n_0_[30] ,\pwm_clk_counter_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[3]),
        .Q(\pwm_clk_counter_reg_n_0_[3] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[4]),
        .Q(\pwm_clk_counter_reg_n_0_[4] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\pwm_clk_counter_reg[4]_i_2__2_n_0 ,\pwm_clk_counter_reg[4]_i_2__2_n_1 ,\pwm_clk_counter_reg[4]_i_2__2_n_2 ,\pwm_clk_counter_reg[4]_i_2__2_n_3 }),
        .CYINIT(\pwm_clk_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[4]_i_2__2_n_4 ,\pwm_clk_counter_reg[4]_i_2__2_n_5 ,\pwm_clk_counter_reg[4]_i_2__2_n_6 ,\pwm_clk_counter_reg[4]_i_2__2_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[4] ,\pwm_clk_counter_reg_n_0_[3] ,\pwm_clk_counter_reg_n_0_[2] ,\pwm_clk_counter_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[5]),
        .Q(\pwm_clk_counter_reg_n_0_[5] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[6]),
        .Q(\pwm_clk_counter_reg_n_0_[6] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[7]),
        .Q(\pwm_clk_counter_reg_n_0_[7] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[8] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[8]),
        .Q(\pwm_clk_counter_reg_n_0_[8] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pwm_clk_counter_reg[8]_i_2__2 
       (.CI(\pwm_clk_counter_reg[4]_i_2__2_n_0 ),
        .CO({\pwm_clk_counter_reg[8]_i_2__2_n_0 ,\pwm_clk_counter_reg[8]_i_2__2_n_1 ,\pwm_clk_counter_reg[8]_i_2__2_n_2 ,\pwm_clk_counter_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pwm_clk_counter_reg[8]_i_2__2_n_4 ,\pwm_clk_counter_reg[8]_i_2__2_n_5 ,\pwm_clk_counter_reg[8]_i_2__2_n_6 ,\pwm_clk_counter_reg[8]_i_2__2_n_7 }),
        .S({\pwm_clk_counter_reg_n_0_[8] ,\pwm_clk_counter_reg_n_0_[7] ,\pwm_clk_counter_reg_n_0_[6] ,\pwm_clk_counter_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \pwm_clk_counter_reg[9] 
       (.C(i_clk),
        .CE(1'b1),
        .D(pwm_clk_counter[9]),
        .Q(\pwm_clk_counter_reg_n_0_[9] ),
        .R(\pwm_clk_counter[31]_i_1__2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 s_PWM0_carry
       (.CI(1'b0),
        .CO({s_PWM0_carry_n_0,s_PWM0_carry_n_1,s_PWM0_carry_n_2,s_PWM0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({s_PWM0_carry_i_1__2_n_0,s_PWM0_carry_i_2__2_n_0,s_PWM0_carry_i_3__2_n_0,s_PWM0_carry_i_4__2_n_0}),
        .O(NLW_s_PWM0_carry_O_UNCONNECTED[3:0]),
        .S({s_PWM0_carry_i_5__2_n_0,s_PWM0_carry_i_6__2_n_0,s_PWM0_carry_i_7__2_n_0,s_PWM0_carry_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_1__2
       (.I0(\duty_cycle_counter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\duty_cycle_counter_reg_n_0_[7] ),
        .I3(Q[7]),
        .O(s_PWM0_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_2__2
       (.I0(\duty_cycle_counter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\duty_cycle_counter_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(s_PWM0_carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_3__2
       (.I0(\duty_cycle_counter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\duty_cycle_counter_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(s_PWM0_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    s_PWM0_carry_i_4__2
       (.I0(\duty_cycle_counter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\duty_cycle_counter_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(s_PWM0_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_5__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\duty_cycle_counter_reg_n_0_[7] ),
        .I3(\duty_cycle_counter_reg_n_0_[6] ),
        .O(s_PWM0_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_6__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\duty_cycle_counter_reg_n_0_[5] ),
        .I3(\duty_cycle_counter_reg_n_0_[4] ),
        .O(s_PWM0_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h1428)) 
    s_PWM0_carry_i_7__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\duty_cycle_counter_reg_n_0_[3] ),
        .I3(\duty_cycle_counter_reg_n_0_[2] ),
        .O(s_PWM0_carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h1248)) 
    s_PWM0_carry_i_8__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\duty_cycle_counter_reg_n_0_[0] ),
        .I3(\duty_cycle_counter_reg_n_0_[1] ),
        .O(s_PWM0_carry_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_PWM0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\s_PWM0_inferred__0/i__carry_n_0 ,\s_PWM0_inferred__0/i__carry_n_1 ,\s_PWM0_inferred__0/i__carry_n_2 ,\s_PWM0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__7_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,i__carry_i_4__7_n_0}),
        .O(\NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__7_n_0,i__carry_i_6__7_n_0,i__carry_i_7__7_n_0,i__carry_i_8__4_n_0}));
  LUT3 #(
    .INIT(8'hBA)) 
    s_PWM_i_1__2
       (.I0(s_PWM0_carry_n_0),
        .I1(\s_PWM0_inferred__0/i__carry_n_0 ),
        .I2(s_PWM_reg_n_0),
        .O(s_PWM_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_PWM_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(s_PWM_i_1__2_n_0),
        .Q(s_PWM_reg_n_0),
        .R(i_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_servo_controller
   (servo_PWM,
    i_reset,
    \counter_reg[0]_0 ,
    i_clk,
    Q);
  output servo_PWM;
  input i_reset;
  input \counter_reg[0]_0 ;
  input i_clk;
  input [7:0]Q;

  wire [7:0]Q;
  wire counter1_carry__0_i_1_n_0;
  wire counter1_carry__0_i_2_n_0;
  wire counter1_carry__0_i_3_n_0;
  wire counter1_carry__0_i_4_n_0;
  wire counter1_carry__0_i_5_n_0;
  wire counter1_carry__0_i_6_n_0;
  wire counter1_carry__0_i_7_n_0;
  wire counter1_carry__0_n_0;
  wire counter1_carry__0_n_1;
  wire counter1_carry__0_n_2;
  wire counter1_carry__0_n_3;
  wire counter1_carry__1_i_1_n_0;
  wire counter1_carry__1_i_2_n_0;
  wire counter1_carry__1_i_3_n_0;
  wire counter1_carry__1_i_4_n_0;
  wire counter1_carry__1_i_5_n_0;
  wire counter1_carry__1_i_6_n_0;
  wire counter1_carry__1_n_1;
  wire counter1_carry__1_n_2;
  wire counter1_carry__1_n_3;
  wire counter1_carry_i_1_n_0;
  wire counter1_carry_i_2_n_0;
  wire counter1_carry_i_3_n_0;
  wire counter1_carry_i_4_n_0;
  wire counter1_carry_i_5_n_0;
  wire counter1_carry_i_6_n_0;
  wire counter1_carry_i_7_n_0;
  wire counter1_carry_i_8_n_0;
  wire counter1_carry_n_0;
  wire counter1_carry_n_1;
  wire counter1_carry_n_2;
  wire counter1_carry_n_3;
  wire \counter[0]_i_1_n_0 ;
  wire \counter[0]_i_3_n_0 ;
  wire [21:0]counter_reg;
  wire \counter_reg[0]_0 ;
  wire \counter_reg[0]_i_2_n_0 ;
  wire \counter_reg[0]_i_2_n_1 ;
  wire \counter_reg[0]_i_2_n_2 ;
  wire \counter_reg[0]_i_2_n_3 ;
  wire \counter_reg[0]_i_2_n_4 ;
  wire \counter_reg[0]_i_2_n_5 ;
  wire \counter_reg[0]_i_2_n_6 ;
  wire \counter_reg[0]_i_2_n_7 ;
  wire \counter_reg[12]_i_1_n_0 ;
  wire \counter_reg[12]_i_1_n_1 ;
  wire \counter_reg[12]_i_1_n_2 ;
  wire \counter_reg[12]_i_1_n_3 ;
  wire \counter_reg[12]_i_1_n_4 ;
  wire \counter_reg[12]_i_1_n_5 ;
  wire \counter_reg[12]_i_1_n_6 ;
  wire \counter_reg[12]_i_1_n_7 ;
  wire \counter_reg[16]_i_1_n_0 ;
  wire \counter_reg[16]_i_1_n_1 ;
  wire \counter_reg[16]_i_1_n_2 ;
  wire \counter_reg[16]_i_1_n_3 ;
  wire \counter_reg[16]_i_1_n_4 ;
  wire \counter_reg[16]_i_1_n_5 ;
  wire \counter_reg[16]_i_1_n_6 ;
  wire \counter_reg[16]_i_1_n_7 ;
  wire \counter_reg[20]_i_1_n_3 ;
  wire \counter_reg[20]_i_1_n_6 ;
  wire \counter_reg[20]_i_1_n_7 ;
  wire \counter_reg[4]_i_1_n_0 ;
  wire \counter_reg[4]_i_1_n_1 ;
  wire \counter_reg[4]_i_1_n_2 ;
  wire \counter_reg[4]_i_1_n_3 ;
  wire \counter_reg[4]_i_1_n_4 ;
  wire \counter_reg[4]_i_1_n_5 ;
  wire \counter_reg[4]_i_1_n_6 ;
  wire \counter_reg[4]_i_1_n_7 ;
  wire \counter_reg[8]_i_1_n_0 ;
  wire \counter_reg[8]_i_1_n_1 ;
  wire \counter_reg[8]_i_1_n_2 ;
  wire \counter_reg[8]_i_1_n_3 ;
  wire \counter_reg[8]_i_1_n_4 ;
  wire \counter_reg[8]_i_1_n_5 ;
  wire \counter_reg[8]_i_1_n_6 ;
  wire \counter_reg[8]_i_1_n_7 ;
  wire [18:0]duty_cycle;
  wire [18:0]duty_cycle0;
  wire duty_cycle0_carry__0_i_1_n_0;
  wire duty_cycle0_carry__0_i_2_n_0;
  wire duty_cycle0_carry__0_n_0;
  wire duty_cycle0_carry__0_n_1;
  wire duty_cycle0_carry__0_n_2;
  wire duty_cycle0_carry__0_n_3;
  wire duty_cycle0_carry__1_i_1_n_0;
  wire duty_cycle0_carry__1_i_2_n_0;
  wire duty_cycle0_carry__1_n_0;
  wire duty_cycle0_carry__1_n_1;
  wire duty_cycle0_carry__1_n_2;
  wire duty_cycle0_carry__1_n_3;
  wire duty_cycle0_carry__2_i_1_n_0;
  wire duty_cycle0_carry__2_n_0;
  wire duty_cycle0_carry__2_n_1;
  wire duty_cycle0_carry__2_n_2;
  wire duty_cycle0_carry__2_n_3;
  wire duty_cycle0_carry__3_n_3;
  wire duty_cycle0_carry_i_1_n_0;
  wire duty_cycle0_carry_n_0;
  wire duty_cycle0_carry_n_1;
  wire duty_cycle0_carry_n_2;
  wire duty_cycle0_carry_n_3;
  wire [18:2]duty_cycle1;
  wire duty_cycle1__0_carry__0_i_1_n_0;
  wire duty_cycle1__0_carry__0_i_2_n_0;
  wire duty_cycle1__0_carry__0_i_3_n_0;
  wire duty_cycle1__0_carry__0_i_4_n_0;
  wire duty_cycle1__0_carry__0_i_5_n_0;
  wire duty_cycle1__0_carry__0_n_0;
  wire duty_cycle1__0_carry__0_n_1;
  wire duty_cycle1__0_carry__0_n_2;
  wire duty_cycle1__0_carry__0_n_3;
  wire duty_cycle1__0_carry__1_i_1_n_0;
  wire duty_cycle1__0_carry__1_i_2_n_0;
  wire duty_cycle1__0_carry__1_i_3_n_0;
  wire duty_cycle1__0_carry__1_i_4_n_0;
  wire duty_cycle1__0_carry__1_n_0;
  wire duty_cycle1__0_carry__1_n_1;
  wire duty_cycle1__0_carry__1_n_2;
  wire duty_cycle1__0_carry__1_n_3;
  wire duty_cycle1__0_carry__2_i_1_n_0;
  wire duty_cycle1__0_carry__2_i_2_n_0;
  wire duty_cycle1__0_carry__2_i_3_n_0;
  wire duty_cycle1__0_carry__2_i_4_n_0;
  wire duty_cycle1__0_carry__2_n_0;
  wire duty_cycle1__0_carry__2_n_1;
  wire duty_cycle1__0_carry__2_n_2;
  wire duty_cycle1__0_carry__2_n_3;
  wire duty_cycle1__0_carry__3_i_1_n_0;
  wire duty_cycle1__0_carry_i_1_n_0;
  wire duty_cycle1__0_carry_i_2_n_0;
  wire duty_cycle1__0_carry_i_3_n_0;
  wire duty_cycle1__0_carry_i_4_n_0;
  wire duty_cycle1__0_carry_i_5_n_0;
  wire duty_cycle1__0_carry_i_6_n_0;
  wire duty_cycle1__0_carry_i_7_n_0;
  wire duty_cycle1__0_carry_n_0;
  wire duty_cycle1__0_carry_n_1;
  wire duty_cycle1__0_carry_n_2;
  wire duty_cycle1__0_carry_n_3;
  wire i_clk;
  wire i_reset;
  wire servo_PWM;
  wire servo_PWM0_carry__0_i_1_n_0;
  wire servo_PWM0_carry__0_i_2_n_0;
  wire servo_PWM0_carry__0_i_3_n_0;
  wire servo_PWM0_carry__0_i_4_n_0;
  wire servo_PWM0_carry__0_i_5_n_0;
  wire servo_PWM0_carry__0_i_6_n_0;
  wire servo_PWM0_carry__0_i_7_n_0;
  wire servo_PWM0_carry__0_i_8_n_0;
  wire servo_PWM0_carry__0_n_0;
  wire servo_PWM0_carry__0_n_1;
  wire servo_PWM0_carry__0_n_2;
  wire servo_PWM0_carry__0_n_3;
  wire servo_PWM0_carry__1_i_1_n_0;
  wire servo_PWM0_carry__1_i_2_n_0;
  wire servo_PWM0_carry__1_i_3_n_0;
  wire servo_PWM0_carry__1_i_4_n_0;
  wire servo_PWM0_carry__1_i_5_n_0;
  wire servo_PWM0_carry__1_n_1;
  wire servo_PWM0_carry__1_n_2;
  wire servo_PWM0_carry__1_n_3;
  wire servo_PWM0_carry_i_1_n_0;
  wire servo_PWM0_carry_i_2_n_0;
  wire servo_PWM0_carry_i_3_n_0;
  wire servo_PWM0_carry_i_4_n_0;
  wire servo_PWM0_carry_i_5_n_0;
  wire servo_PWM0_carry_i_6_n_0;
  wire servo_PWM0_carry_i_7_n_0;
  wire servo_PWM0_carry_i_8_n_0;
  wire servo_PWM0_carry_n_0;
  wire servo_PWM0_carry_n_1;
  wire servo_PWM0_carry_n_2;
  wire servo_PWM0_carry_n_3;
  wire [3:0]servo_position;
  wire \servo_position[0]_i_1_n_0 ;
  wire \servo_position[1]_i_1_n_0 ;
  wire \servo_position[2]_i_1_n_0 ;
  wire \servo_position[3]_i_1_n_0 ;
  wire \servo_position[3]_i_2_n_0 ;
  wire [3:0]NLW_counter1_carry_O_UNCONNECTED;
  wire [3:0]NLW_counter1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_counter1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_counter1_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_counter_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_duty_cycle0_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_duty_cycle0_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_duty_cycle1__0_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_duty_cycle1__0_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_servo_PWM0_carry_O_UNCONNECTED;
  wire [3:0]NLW_servo_PWM0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_servo_PWM0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_servo_PWM0_carry__1_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 counter1_carry
       (.CI(1'b0),
        .CO({counter1_carry_n_0,counter1_carry_n_1,counter1_carry_n_2,counter1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({counter1_carry_i_1_n_0,counter1_carry_i_2_n_0,counter1_carry_i_3_n_0,counter1_carry_i_4_n_0}),
        .O(NLW_counter1_carry_O_UNCONNECTED[3:0]),
        .S({counter1_carry_i_5_n_0,counter1_carry_i_6_n_0,counter1_carry_i_7_n_0,counter1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 counter1_carry__0
       (.CI(counter1_carry_n_0),
        .CO({counter1_carry__0_n_0,counter1_carry__0_n_1,counter1_carry__0_n_2,counter1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,counter1_carry__0_i_1_n_0,counter1_carry__0_i_2_n_0,counter1_carry__0_i_3_n_0}),
        .O(NLW_counter1_carry__0_O_UNCONNECTED[3:0]),
        .S({counter1_carry__0_i_4_n_0,counter1_carry__0_i_5_n_0,counter1_carry__0_i_6_n_0,counter1_carry__0_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    counter1_carry__0_i_1
       (.I0(counter_reg[13]),
        .O(counter1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    counter1_carry__0_i_2
       (.I0(counter_reg[10]),
        .I1(counter_reg[11]),
        .O(counter1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    counter1_carry__0_i_3
       (.I0(counter_reg[8]),
        .I1(counter_reg[9]),
        .O(counter1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    counter1_carry__0_i_4
       (.I0(counter_reg[14]),
        .I1(counter_reg[15]),
        .O(counter1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    counter1_carry__0_i_5
       (.I0(counter_reg[13]),
        .I1(counter_reg[12]),
        .O(counter1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    counter1_carry__0_i_6
       (.I0(counter_reg[10]),
        .I1(counter_reg[11]),
        .O(counter1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    counter1_carry__0_i_7
       (.I0(counter_reg[8]),
        .I1(counter_reg[9]),
        .O(counter1_carry__0_i_7_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 counter1_carry__1
       (.CI(counter1_carry__0_n_0),
        .CO({NLW_counter1_carry__1_CO_UNCONNECTED[3],counter1_carry__1_n_1,counter1_carry__1_n_2,counter1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,counter1_carry__1_i_1_n_0,counter1_carry__1_i_2_n_0,counter1_carry__1_i_3_n_0}),
        .O(NLW_counter1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,counter1_carry__1_i_4_n_0,counter1_carry__1_i_5_n_0,counter1_carry__1_i_6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    counter1_carry__1_i_1
       (.I0(counter_reg[21]),
        .O(counter1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    counter1_carry__1_i_2
       (.I0(counter_reg[18]),
        .I1(counter_reg[19]),
        .O(counter1_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    counter1_carry__1_i_3
       (.I0(counter_reg[17]),
        .O(counter1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    counter1_carry__1_i_4
       (.I0(counter_reg[21]),
        .I1(counter_reg[20]),
        .O(counter1_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    counter1_carry__1_i_5
       (.I0(counter_reg[18]),
        .I1(counter_reg[19]),
        .O(counter1_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    counter1_carry__1_i_6
       (.I0(counter_reg[17]),
        .I1(counter_reg[16]),
        .O(counter1_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    counter1_carry_i_1
       (.I0(counter_reg[7]),
        .O(counter1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    counter1_carry_i_2
       (.I0(counter_reg[4]),
        .I1(counter_reg[5]),
        .O(counter1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    counter1_carry_i_3
       (.I0(counter_reg[2]),
        .I1(counter_reg[3]),
        .O(counter1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    counter1_carry_i_4
       (.I0(counter_reg[0]),
        .I1(counter_reg[1]),
        .O(counter1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    counter1_carry_i_5
       (.I0(counter_reg[7]),
        .I1(counter_reg[6]),
        .O(counter1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    counter1_carry_i_6
       (.I0(counter_reg[4]),
        .I1(counter_reg[5]),
        .O(counter1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    counter1_carry_i_7
       (.I0(counter_reg[3]),
        .I1(counter_reg[2]),
        .O(counter1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    counter1_carry_i_8
       (.I0(counter_reg[1]),
        .I1(counter_reg[0]),
        .O(counter1_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    \counter[0]_i_1 
       (.I0(i_reset),
        .I1(counter1_carry__1_n_1),
        .I2(\counter_reg[0]_0 ),
        .O(\counter[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_3 
       (.I0(counter_reg[0]),
        .O(\counter[0]_i_3_n_0 ));
  FDRE \counter_reg[0] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[0]_i_2_n_7 ),
        .Q(counter_reg[0]),
        .R(\counter[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_2_n_0 ,\counter_reg[0]_i_2_n_1 ,\counter_reg[0]_i_2_n_2 ,\counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_reg[0]_i_2_n_4 ,\counter_reg[0]_i_2_n_5 ,\counter_reg[0]_i_2_n_6 ,\counter_reg[0]_i_2_n_7 }),
        .S({counter_reg[3:1],\counter[0]_i_3_n_0 }));
  FDRE \counter_reg[10] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[8]_i_1_n_5 ),
        .Q(counter_reg[10]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[11] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[8]_i_1_n_4 ),
        .Q(counter_reg[11]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[12] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[12]_i_1_n_7 ),
        .Q(counter_reg[12]),
        .R(\counter[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \counter_reg[12]_i_1 
       (.CI(\counter_reg[8]_i_1_n_0 ),
        .CO({\counter_reg[12]_i_1_n_0 ,\counter_reg[12]_i_1_n_1 ,\counter_reg[12]_i_1_n_2 ,\counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[12]_i_1_n_4 ,\counter_reg[12]_i_1_n_5 ,\counter_reg[12]_i_1_n_6 ,\counter_reg[12]_i_1_n_7 }),
        .S(counter_reg[15:12]));
  FDRE \counter_reg[13] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[12]_i_1_n_6 ),
        .Q(counter_reg[13]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[14] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[12]_i_1_n_5 ),
        .Q(counter_reg[14]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[15] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[12]_i_1_n_4 ),
        .Q(counter_reg[15]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[16] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[16]_i_1_n_7 ),
        .Q(counter_reg[16]),
        .R(\counter[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \counter_reg[16]_i_1 
       (.CI(\counter_reg[12]_i_1_n_0 ),
        .CO({\counter_reg[16]_i_1_n_0 ,\counter_reg[16]_i_1_n_1 ,\counter_reg[16]_i_1_n_2 ,\counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[16]_i_1_n_4 ,\counter_reg[16]_i_1_n_5 ,\counter_reg[16]_i_1_n_6 ,\counter_reg[16]_i_1_n_7 }),
        .S(counter_reg[19:16]));
  FDRE \counter_reg[17] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[16]_i_1_n_6 ),
        .Q(counter_reg[17]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[18] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[16]_i_1_n_5 ),
        .Q(counter_reg[18]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[19] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[16]_i_1_n_4 ),
        .Q(counter_reg[19]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[1] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[0]_i_2_n_6 ),
        .Q(counter_reg[1]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[20] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[20]_i_1_n_7 ),
        .Q(counter_reg[20]),
        .R(\counter[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \counter_reg[20]_i_1 
       (.CI(\counter_reg[16]_i_1_n_0 ),
        .CO({\NLW_counter_reg[20]_i_1_CO_UNCONNECTED [3:1],\counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_reg[20]_i_1_O_UNCONNECTED [3:2],\counter_reg[20]_i_1_n_6 ,\counter_reg[20]_i_1_n_7 }),
        .S({1'b0,1'b0,counter_reg[21:20]}));
  FDRE \counter_reg[21] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[20]_i_1_n_6 ),
        .Q(counter_reg[21]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[2] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[0]_i_2_n_5 ),
        .Q(counter_reg[2]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[3] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[0]_i_2_n_4 ),
        .Q(counter_reg[3]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[4] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[4]_i_1_n_7 ),
        .Q(counter_reg[4]),
        .R(\counter[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \counter_reg[4]_i_1 
       (.CI(\counter_reg[0]_i_2_n_0 ),
        .CO({\counter_reg[4]_i_1_n_0 ,\counter_reg[4]_i_1_n_1 ,\counter_reg[4]_i_1_n_2 ,\counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[4]_i_1_n_4 ,\counter_reg[4]_i_1_n_5 ,\counter_reg[4]_i_1_n_6 ,\counter_reg[4]_i_1_n_7 }),
        .S(counter_reg[7:4]));
  FDRE \counter_reg[5] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[4]_i_1_n_6 ),
        .Q(counter_reg[5]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[6] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[4]_i_1_n_5 ),
        .Q(counter_reg[6]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[7] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[4]_i_1_n_4 ),
        .Q(counter_reg[7]),
        .R(\counter[0]_i_1_n_0 ));
  FDRE \counter_reg[8] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[8]_i_1_n_7 ),
        .Q(counter_reg[8]),
        .R(\counter[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \counter_reg[8]_i_1 
       (.CI(\counter_reg[4]_i_1_n_0 ),
        .CO({\counter_reg[8]_i_1_n_0 ,\counter_reg[8]_i_1_n_1 ,\counter_reg[8]_i_1_n_2 ,\counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[8]_i_1_n_4 ,\counter_reg[8]_i_1_n_5 ,\counter_reg[8]_i_1_n_6 ,\counter_reg[8]_i_1_n_7 }),
        .S(counter_reg[11:8]));
  FDRE \counter_reg[9] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\counter_reg[8]_i_1_n_6 ),
        .Q(counter_reg[9]),
        .R(\counter[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle0_carry
       (.CI(1'b0),
        .CO({duty_cycle0_carry_n_0,duty_cycle0_carry_n_1,duty_cycle0_carry_n_2,duty_cycle0_carry_n_3}),
        .CYINIT(servo_position[0]),
        .DI({1'b0,1'b0,1'b0,servo_position[1]}),
        .O(duty_cycle0[4:1]),
        .S({duty_cycle1[4:2],duty_cycle0_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle0_carry__0
       (.CI(duty_cycle0_carry_n_0),
        .CO({duty_cycle0_carry__0_n_0,duty_cycle0_carry__0_n_1,duty_cycle0_carry__0_n_2,duty_cycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,duty_cycle1[7:6],1'b0}),
        .O(duty_cycle0[8:5]),
        .S({duty_cycle1[8],duty_cycle0_carry__0_i_1_n_0,duty_cycle0_carry__0_i_2_n_0,duty_cycle1[5]}));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle0_carry__0_i_1
       (.I0(duty_cycle1[7]),
        .O(duty_cycle0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle0_carry__0_i_2
       (.I0(duty_cycle1[6]),
        .O(duty_cycle0_carry__0_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle0_carry__1
       (.CI(duty_cycle0_carry__0_n_0),
        .CO({duty_cycle0_carry__1_n_0,duty_cycle0_carry__1_n_1,duty_cycle0_carry__1_n_2,duty_cycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({duty_cycle1[12:11],1'b0,1'b0}),
        .O(duty_cycle0[12:9]),
        .S({duty_cycle0_carry__1_i_1_n_0,duty_cycle0_carry__1_i_2_n_0,duty_cycle1[10:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle0_carry__1_i_1
       (.I0(duty_cycle1[12]),
        .O(duty_cycle0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle0_carry__1_i_2
       (.I0(duty_cycle1[11]),
        .O(duty_cycle0_carry__1_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle0_carry__2
       (.CI(duty_cycle0_carry__1_n_0),
        .CO({duty_cycle0_carry__2_n_0,duty_cycle0_carry__2_n_1,duty_cycle0_carry__2_n_2,duty_cycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({duty_cycle1[16],1'b0,1'b0,1'b0}),
        .O(duty_cycle0[16:13]),
        .S({duty_cycle0_carry__2_i_1_n_0,duty_cycle1[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle0_carry__2_i_1
       (.I0(duty_cycle1[16]),
        .O(duty_cycle0_carry__2_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle0_carry__3
       (.CI(duty_cycle0_carry__2_n_0),
        .CO({NLW_duty_cycle0_carry__3_CO_UNCONNECTED[3:1],duty_cycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_duty_cycle0_carry__3_O_UNCONNECTED[3:2],duty_cycle0[18:17]}),
        .S({1'b0,1'b0,duty_cycle1[18:17]}));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle0_carry_i_1
       (.I0(servo_position[1]),
        .O(duty_cycle0_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle1__0_carry
       (.CI(1'b0),
        .CO({duty_cycle1__0_carry_n_0,duty_cycle1__0_carry_n_1,duty_cycle1__0_carry_n_2,duty_cycle1__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({duty_cycle1__0_carry_i_1_n_0,duty_cycle1__0_carry_i_2_n_0,duty_cycle1__0_carry_i_3_n_0,1'b0}),
        .O(duty_cycle1[5:2]),
        .S({duty_cycle1__0_carry_i_4_n_0,duty_cycle1__0_carry_i_5_n_0,duty_cycle1__0_carry_i_6_n_0,duty_cycle1__0_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle1__0_carry__0
       (.CI(duty_cycle1__0_carry_n_0),
        .CO({duty_cycle1__0_carry__0_n_0,duty_cycle1__0_carry__0_n_1,duty_cycle1__0_carry__0_n_2,duty_cycle1__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,servo_position[3:2],duty_cycle1__0_carry__0_i_1_n_0}),
        .O(duty_cycle1[9:6]),
        .S({duty_cycle1__0_carry__0_i_2_n_0,duty_cycle1__0_carry__0_i_3_n_0,duty_cycle1__0_carry__0_i_4_n_0,duty_cycle1__0_carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    duty_cycle1__0_carry__0_i_1
       (.I0(servo_position[1]),
        .I1(servo_position[3]),
        .O(duty_cycle1__0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle1__0_carry__0_i_2
       (.I0(servo_position[0]),
        .O(duty_cycle1__0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle1__0_carry__0_i_3
       (.I0(servo_position[3]),
        .O(duty_cycle1__0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    duty_cycle1__0_carry__0_i_4
       (.I0(servo_position[2]),
        .I1(servo_position[3]),
        .O(duty_cycle1__0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    duty_cycle1__0_carry__0_i_5
       (.I0(servo_position[3]),
        .I1(servo_position[1]),
        .I2(servo_position[2]),
        .O(duty_cycle1__0_carry__0_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle1__0_carry__1
       (.CI(duty_cycle1__0_carry__0_n_0),
        .CO({duty_cycle1__0_carry__1_n_0,duty_cycle1__0_carry__1_n_1,duty_cycle1__0_carry__1_n_2,duty_cycle1__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({servo_position[2:0],1'b0}),
        .O(duty_cycle1[13:10]),
        .S({duty_cycle1__0_carry__1_i_1_n_0,duty_cycle1__0_carry__1_i_2_n_0,duty_cycle1__0_carry__1_i_3_n_0,duty_cycle1__0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    duty_cycle1__0_carry__1_i_1
       (.I0(servo_position[2]),
        .I1(servo_position[0]),
        .O(duty_cycle1__0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    duty_cycle1__0_carry__1_i_2
       (.I0(servo_position[1]),
        .I1(servo_position[3]),
        .O(duty_cycle1__0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    duty_cycle1__0_carry__1_i_3
       (.I0(servo_position[0]),
        .I1(servo_position[2]),
        .O(duty_cycle1__0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle1__0_carry__1_i_4
       (.I0(servo_position[1]),
        .O(duty_cycle1__0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle1__0_carry__2
       (.CI(duty_cycle1__0_carry__1_n_0),
        .CO({duty_cycle1__0_carry__2_n_0,duty_cycle1__0_carry__2_n_1,duty_cycle1__0_carry__2_n_2,duty_cycle1__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({servo_position[2:0],servo_position[3]}),
        .O(duty_cycle1[17:14]),
        .S({duty_cycle1__0_carry__2_i_1_n_0,duty_cycle1__0_carry__2_i_2_n_0,duty_cycle1__0_carry__2_i_3_n_0,duty_cycle1__0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle1__0_carry__2_i_1
       (.I0(servo_position[2]),
        .O(duty_cycle1__0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    duty_cycle1__0_carry__2_i_2
       (.I0(servo_position[1]),
        .I1(servo_position[3]),
        .O(duty_cycle1__0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    duty_cycle1__0_carry__2_i_3
       (.I0(servo_position[0]),
        .I1(servo_position[2]),
        .O(duty_cycle1__0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    duty_cycle1__0_carry__2_i_4
       (.I0(servo_position[3]),
        .I1(servo_position[1]),
        .O(duty_cycle1__0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 duty_cycle1__0_carry__3
       (.CI(duty_cycle1__0_carry__2_n_0),
        .CO(NLW_duty_cycle1__0_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_duty_cycle1__0_carry__3_O_UNCONNECTED[3:1],duty_cycle1[18]}),
        .S({1'b0,1'b0,1'b0,duty_cycle1__0_carry__3_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    duty_cycle1__0_carry__3_i_1
       (.I0(servo_position[3]),
        .O(duty_cycle1__0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    duty_cycle1__0_carry_i_1
       (.I0(servo_position[0]),
        .I1(servo_position[2]),
        .O(duty_cycle1__0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    duty_cycle1__0_carry_i_2
       (.I0(servo_position[3]),
        .I1(servo_position[1]),
        .O(duty_cycle1__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    duty_cycle1__0_carry_i_3
       (.I0(servo_position[2]),
        .I1(servo_position[0]),
        .O(duty_cycle1__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    duty_cycle1__0_carry_i_4
       (.I0(servo_position[2]),
        .I1(servo_position[0]),
        .I2(servo_position[1]),
        .I3(servo_position[3]),
        .O(duty_cycle1__0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    duty_cycle1__0_carry_i_5
       (.I0(servo_position[1]),
        .I1(servo_position[3]),
        .I2(servo_position[0]),
        .I3(servo_position[2]),
        .O(duty_cycle1__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    duty_cycle1__0_carry_i_6
       (.I0(servo_position[0]),
        .I1(servo_position[2]),
        .I2(servo_position[1]),
        .I3(servo_position[3]),
        .O(duty_cycle1__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    duty_cycle1__0_carry_i_7
       (.I0(servo_position[2]),
        .I1(servo_position[0]),
        .O(duty_cycle1__0_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \duty_cycle[0]_i_1 
       (.I0(servo_position[0]),
        .O(duty_cycle0[0]));
  FDSE \duty_cycle_reg[0] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[0]),
        .Q(duty_cycle[0]),
        .S(i_reset));
  FDRE \duty_cycle_reg[10] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[10]),
        .Q(duty_cycle[10]),
        .R(i_reset));
  FDSE \duty_cycle_reg[11] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[11]),
        .Q(duty_cycle[11]),
        .S(i_reset));
  FDSE \duty_cycle_reg[12] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[12]),
        .Q(duty_cycle[12]),
        .S(i_reset));
  FDRE \duty_cycle_reg[13] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[13]),
        .Q(duty_cycle[13]),
        .R(i_reset));
  FDRE \duty_cycle_reg[14] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[14]),
        .Q(duty_cycle[14]),
        .R(i_reset));
  FDRE \duty_cycle_reg[15] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[15]),
        .Q(duty_cycle[15]),
        .R(i_reset));
  FDSE \duty_cycle_reg[16] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[16]),
        .Q(duty_cycle[16]),
        .S(i_reset));
  FDRE \duty_cycle_reg[17] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[17]),
        .Q(duty_cycle[17]),
        .R(i_reset));
  FDRE \duty_cycle_reg[18] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[18]),
        .Q(duty_cycle[18]),
        .R(i_reset));
  FDSE \duty_cycle_reg[1] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[1]),
        .Q(duty_cycle[1]),
        .S(i_reset));
  FDRE \duty_cycle_reg[2] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[2]),
        .Q(duty_cycle[2]),
        .R(i_reset));
  FDRE \duty_cycle_reg[3] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[3]),
        .Q(duty_cycle[3]),
        .R(i_reset));
  FDRE \duty_cycle_reg[4] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[4]),
        .Q(duty_cycle[4]),
        .R(i_reset));
  FDRE \duty_cycle_reg[5] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[5]),
        .Q(duty_cycle[5]),
        .R(i_reset));
  FDSE \duty_cycle_reg[6] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[6]),
        .Q(duty_cycle[6]),
        .S(i_reset));
  FDSE \duty_cycle_reg[7] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[7]),
        .Q(duty_cycle[7]),
        .S(i_reset));
  FDRE \duty_cycle_reg[8] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[8]),
        .Q(duty_cycle[8]),
        .R(i_reset));
  FDRE \duty_cycle_reg[9] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(duty_cycle0[9]),
        .Q(duty_cycle[9]),
        .R(i_reset));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 servo_PWM0_carry
       (.CI(1'b0),
        .CO({servo_PWM0_carry_n_0,servo_PWM0_carry_n_1,servo_PWM0_carry_n_2,servo_PWM0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({servo_PWM0_carry_i_1_n_0,servo_PWM0_carry_i_2_n_0,servo_PWM0_carry_i_3_n_0,servo_PWM0_carry_i_4_n_0}),
        .O(NLW_servo_PWM0_carry_O_UNCONNECTED[3:0]),
        .S({servo_PWM0_carry_i_5_n_0,servo_PWM0_carry_i_6_n_0,servo_PWM0_carry_i_7_n_0,servo_PWM0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 servo_PWM0_carry__0
       (.CI(servo_PWM0_carry_n_0),
        .CO({servo_PWM0_carry__0_n_0,servo_PWM0_carry__0_n_1,servo_PWM0_carry__0_n_2,servo_PWM0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({servo_PWM0_carry__0_i_1_n_0,servo_PWM0_carry__0_i_2_n_0,servo_PWM0_carry__0_i_3_n_0,servo_PWM0_carry__0_i_4_n_0}),
        .O(NLW_servo_PWM0_carry__0_O_UNCONNECTED[3:0]),
        .S({servo_PWM0_carry__0_i_5_n_0,servo_PWM0_carry__0_i_6_n_0,servo_PWM0_carry__0_i_7_n_0,servo_PWM0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    servo_PWM0_carry__0_i_1
       (.I0(duty_cycle[15]),
        .I1(counter_reg[15]),
        .I2(duty_cycle[14]),
        .I3(counter_reg[14]),
        .O(servo_PWM0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    servo_PWM0_carry__0_i_2
       (.I0(counter_reg[13]),
        .I1(duty_cycle[13]),
        .I2(duty_cycle[12]),
        .I3(counter_reg[12]),
        .O(servo_PWM0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    servo_PWM0_carry__0_i_3
       (.I0(duty_cycle[11]),
        .I1(counter_reg[11]),
        .I2(duty_cycle[10]),
        .I3(counter_reg[10]),
        .O(servo_PWM0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    servo_PWM0_carry__0_i_4
       (.I0(duty_cycle[9]),
        .I1(counter_reg[9]),
        .I2(duty_cycle[8]),
        .I3(counter_reg[8]),
        .O(servo_PWM0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry__0_i_5
       (.I0(counter_reg[15]),
        .I1(duty_cycle[15]),
        .I2(counter_reg[14]),
        .I3(duty_cycle[14]),
        .O(servo_PWM0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry__0_i_6
       (.I0(duty_cycle[13]),
        .I1(counter_reg[13]),
        .I2(counter_reg[12]),
        .I3(duty_cycle[12]),
        .O(servo_PWM0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry__0_i_7
       (.I0(counter_reg[11]),
        .I1(duty_cycle[11]),
        .I2(duty_cycle[10]),
        .I3(counter_reg[10]),
        .O(servo_PWM0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry__0_i_8
       (.I0(counter_reg[9]),
        .I1(duty_cycle[9]),
        .I2(duty_cycle[8]),
        .I3(counter_reg[8]),
        .O(servo_PWM0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 servo_PWM0_carry__1
       (.CI(servo_PWM0_carry__0_n_0),
        .CO({NLW_servo_PWM0_carry__1_CO_UNCONNECTED[3],servo_PWM0_carry__1_n_1,servo_PWM0_carry__1_n_2,servo_PWM0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,servo_PWM0_carry__1_i_1_n_0,servo_PWM0_carry__1_i_2_n_0}),
        .O(NLW_servo_PWM0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,servo_PWM0_carry__1_i_3_n_0,servo_PWM0_carry__1_i_4_n_0,servo_PWM0_carry__1_i_5_n_0}));
  LUT3 #(
    .INIT(8'h02)) 
    servo_PWM0_carry__1_i_1
       (.I0(duty_cycle[18]),
        .I1(counter_reg[19]),
        .I2(counter_reg[18]),
        .O(servo_PWM0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    servo_PWM0_carry__1_i_2
       (.I0(counter_reg[17]),
        .I1(duty_cycle[17]),
        .I2(duty_cycle[16]),
        .I3(counter_reg[16]),
        .O(servo_PWM0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    servo_PWM0_carry__1_i_3
       (.I0(counter_reg[21]),
        .I1(counter_reg[20]),
        .O(servo_PWM0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    servo_PWM0_carry__1_i_4
       (.I0(counter_reg[19]),
        .I1(duty_cycle[18]),
        .I2(counter_reg[18]),
        .O(servo_PWM0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry__1_i_5
       (.I0(duty_cycle[17]),
        .I1(counter_reg[17]),
        .I2(counter_reg[16]),
        .I3(duty_cycle[16]),
        .O(servo_PWM0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    servo_PWM0_carry_i_1
       (.I0(counter_reg[7]),
        .I1(duty_cycle[7]),
        .I2(duty_cycle[6]),
        .I3(counter_reg[6]),
        .O(servo_PWM0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    servo_PWM0_carry_i_2
       (.I0(duty_cycle[5]),
        .I1(counter_reg[5]),
        .I2(duty_cycle[4]),
        .I3(counter_reg[4]),
        .O(servo_PWM0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    servo_PWM0_carry_i_3
       (.I0(counter_reg[3]),
        .I1(duty_cycle[3]),
        .I2(duty_cycle[2]),
        .I3(counter_reg[2]),
        .O(servo_PWM0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    servo_PWM0_carry_i_4
       (.I0(counter_reg[1]),
        .I1(duty_cycle[1]),
        .I2(duty_cycle[0]),
        .I3(counter_reg[0]),
        .O(servo_PWM0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry_i_5
       (.I0(duty_cycle[7]),
        .I1(counter_reg[7]),
        .I2(counter_reg[6]),
        .I3(duty_cycle[6]),
        .O(servo_PWM0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry_i_6
       (.I0(counter_reg[5]),
        .I1(duty_cycle[5]),
        .I2(duty_cycle[4]),
        .I3(counter_reg[4]),
        .O(servo_PWM0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry_i_7
       (.I0(duty_cycle[3]),
        .I1(counter_reg[3]),
        .I2(duty_cycle[2]),
        .I3(counter_reg[2]),
        .O(servo_PWM0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    servo_PWM0_carry_i_8
       (.I0(duty_cycle[1]),
        .I1(counter_reg[1]),
        .I2(duty_cycle[0]),
        .I3(counter_reg[0]),
        .O(servo_PWM0_carry_i_8_n_0));
  FDRE servo_PWM_reg
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(servo_PWM0_carry__1_n_1),
        .Q(servo_PWM),
        .R(i_reset));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0000444C)) 
    \servo_position[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\servo_position[3]_i_2_n_0 ),
        .O(\servo_position[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00005070)) 
    \servo_position[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\servo_position[3]_i_2_n_0 ),
        .O(\servo_position[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \servo_position[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\servo_position[3]_i_2_n_0 ),
        .O(\servo_position[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h0000002A)) 
    \servo_position[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\servo_position[3]_i_2_n_0 ),
        .O(\servo_position[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \servo_position[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\servo_position[3]_i_2_n_0 ));
  FDRE \servo_position_reg[0] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\servo_position[0]_i_1_n_0 ),
        .Q(servo_position[0]),
        .R(i_reset));
  FDRE \servo_position_reg[1] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\servo_position[1]_i_1_n_0 ),
        .Q(servo_position[1]),
        .R(i_reset));
  FDRE \servo_position_reg[2] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\servo_position[2]_i_1_n_0 ),
        .Q(servo_position[2]),
        .R(i_reset));
  FDRE \servo_position_reg[3] 
       (.C(i_clk),
        .CE(\counter_reg[0]_0 ),
        .D(\servo_position[3]_i_1_n_0 ),
        .Q(servo_position[3]),
        .R(i_reset));
endmodule

(* CHECK_LICENSE_TYPE = "telemetry_bot_top_level_controller_0_0,top_level_controller,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "top_level_controller,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (i_clk,
    i_reset,
    i_data_in_rx,
    write_enable_input_bram,
    read_enable_input_bram,
    write_enable_output_bram,
    read_enable_output_bram,
    rx_instruction_active,
    sensor_pulse,
    sensor_enable,
    o_tx_serial_data,
    o_PWM_1,
    o_PWM_2,
    o_PWM_3,
    o_PWM_4,
    o_PWM_5,
    o_PWM_6,
    o_PWM_7,
    o_PWM_8,
    servo_PWM,
    o_ssd,
    o_ssd_cat,
    o_led);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 i_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_reset, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN telemetry_bot_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input i_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 i_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME i_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input i_reset;
  input i_data_in_rx;
  input write_enable_input_bram;
  input read_enable_input_bram;
  input write_enable_output_bram;
  input read_enable_output_bram;
  input rx_instruction_active;
  input sensor_pulse;
  output sensor_enable;
  output o_tx_serial_data;
  output o_PWM_1;
  output o_PWM_2;
  output o_PWM_3;
  output o_PWM_4;
  output o_PWM_5;
  output o_PWM_6;
  output o_PWM_7;
  output o_PWM_8;
  output servo_PWM;
  output [6:0]o_ssd;
  output o_ssd_cat;
  output [3:0]o_led;

  wire \<const1> ;
  wire i_clk;
  wire i_data_in_rx;
  wire i_reset;
  wire o_PWM_1;
  wire o_PWM_2;
  wire o_PWM_3;
  wire o_PWM_4;
  wire o_PWM_5;
  wire o_PWM_6;
  wire o_PWM_7;
  wire o_PWM_8;
  wire [2:0]\^o_led ;
  wire [6:0]o_ssd;
  wire o_ssd_cat;
  wire o_tx_serial_data;
  wire read_enable_input_bram;
  wire read_enable_output_bram;
  wire rx_instruction_active;
  wire sensor_pulse;
  wire servo_PWM;
  wire write_enable_input_bram;
  wire write_enable_output_bram;

  assign o_led[3] = \^o_led [2];
  assign o_led[2] = \^o_led [2];
  assign o_led[1] = \^o_led [2];
  assign o_led[0] = \^o_led [0];
  assign sensor_enable = \<const1> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_controller U0
       (.i_clk(i_clk),
        .i_data_in_rx(i_data_in_rx),
        .i_reset(i_reset),
        .o_PWM_1(o_PWM_1),
        .o_PWM_2(o_PWM_2),
        .o_PWM_3(o_PWM_3),
        .o_PWM_4(o_PWM_4),
        .o_PWM_5(o_PWM_5),
        .o_PWM_6(o_PWM_6),
        .o_PWM_7(o_PWM_7),
        .o_PWM_8(o_PWM_8),
        .o_led({\^o_led [2],\^o_led [0]}),
        .o_ssd(o_ssd),
        .o_ssd_cat(o_ssd_cat),
        .o_tx_serial_data(o_tx_serial_data),
        .read_enable_input_bram(read_enable_input_bram),
        .read_enable_output_bram(read_enable_output_bram),
        .rx_instruction_active(rx_instruction_active),
        .sensor_pulse(sensor_pulse),
        .servo_PWM(servo_PWM),
        .write_enable_input_bram(write_enable_input_bram),
        .write_enable_output_bram(write_enable_output_bram));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_filter
   (\output_d_reg[0]_0 ,
    done_reg_0,
    \addr0_reg[17]_0 ,
    \output_a_reg[17]_0 ,
    i_reset,
    i_clk,
    DI,
    S,
    \countH_reg[0]_0 ,
    Q,
    inv_done,
    lap_done);
  output \output_d_reg[0]_0 ;
  output done_reg_0;
  output [17:0]\addr0_reg[17]_0 ;
  output [17:0]\output_a_reg[17]_0 ;
  input i_reset;
  input i_clk;
  input [3:0]DI;
  input [3:0]S;
  input \countH_reg[0]_0 ;
  input [2:0]Q;
  input inv_done;
  input lap_done;

  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire addr00_carry__0_i_1__0_n_0;
  wire addr00_carry__0_n_0;
  wire addr00_carry__0_n_1;
  wire addr00_carry__0_n_2;
  wire addr00_carry__0_n_3;
  wire addr00_carry__0_n_4;
  wire addr00_carry__0_n_5;
  wire addr00_carry__0_n_6;
  wire addr00_carry__0_n_7;
  wire addr00_carry__1_i_1__0_n_0;
  wire addr00_carry__1_n_0;
  wire addr00_carry__1_n_1;
  wire addr00_carry__1_n_2;
  wire addr00_carry__1_n_3;
  wire addr00_carry__1_n_4;
  wire addr00_carry__1_n_5;
  wire addr00_carry__1_n_6;
  wire addr00_carry__1_n_7;
  wire addr00_carry__2_n_0;
  wire addr00_carry__2_n_1;
  wire addr00_carry__2_n_2;
  wire addr00_carry__2_n_3;
  wire addr00_carry__2_n_4;
  wire addr00_carry__2_n_5;
  wire addr00_carry__2_n_6;
  wire addr00_carry__2_n_7;
  wire addr00_carry__3_n_7;
  wire addr00_carry_i_1_n_0;
  wire addr00_carry_i_2_n_0;
  wire addr00_carry_i_3_n_0;
  wire addr00_carry_n_0;
  wire addr00_carry_n_1;
  wire addr00_carry_n_2;
  wire addr00_carry_n_3;
  wire addr00_carry_n_4;
  wire addr00_carry_n_5;
  wire addr00_carry_n_6;
  wire addr00_carry_n_7;
  wire \addr0[17]_i_1__1_n_0 ;
  wire [17:0]\addr0_reg[17]_0 ;
  wire \countH[0]_i_1__1_n_0 ;
  wire \countH[0]_i_3__1_n_0 ;
  wire [31:2]countH_reg;
  wire \countH_reg[0]_0 ;
  wire \countH_reg[0]_i_2__1_n_0 ;
  wire \countH_reg[0]_i_2__1_n_1 ;
  wire \countH_reg[0]_i_2__1_n_2 ;
  wire \countH_reg[0]_i_2__1_n_3 ;
  wire \countH_reg[0]_i_2__1_n_4 ;
  wire \countH_reg[0]_i_2__1_n_5 ;
  wire \countH_reg[0]_i_2__1_n_6 ;
  wire \countH_reg[0]_i_2__1_n_7 ;
  wire \countH_reg[12]_i_1__1_n_0 ;
  wire \countH_reg[12]_i_1__1_n_1 ;
  wire \countH_reg[12]_i_1__1_n_2 ;
  wire \countH_reg[12]_i_1__1_n_3 ;
  wire \countH_reg[12]_i_1__1_n_4 ;
  wire \countH_reg[12]_i_1__1_n_5 ;
  wire \countH_reg[12]_i_1__1_n_6 ;
  wire \countH_reg[12]_i_1__1_n_7 ;
  wire \countH_reg[16]_i_1__1_n_0 ;
  wire \countH_reg[16]_i_1__1_n_1 ;
  wire \countH_reg[16]_i_1__1_n_2 ;
  wire \countH_reg[16]_i_1__1_n_3 ;
  wire \countH_reg[16]_i_1__1_n_4 ;
  wire \countH_reg[16]_i_1__1_n_5 ;
  wire \countH_reg[16]_i_1__1_n_6 ;
  wire \countH_reg[16]_i_1__1_n_7 ;
  wire \countH_reg[20]_i_1__1_n_0 ;
  wire \countH_reg[20]_i_1__1_n_1 ;
  wire \countH_reg[20]_i_1__1_n_2 ;
  wire \countH_reg[20]_i_1__1_n_3 ;
  wire \countH_reg[20]_i_1__1_n_4 ;
  wire \countH_reg[20]_i_1__1_n_5 ;
  wire \countH_reg[20]_i_1__1_n_6 ;
  wire \countH_reg[20]_i_1__1_n_7 ;
  wire \countH_reg[24]_i_1__1_n_0 ;
  wire \countH_reg[24]_i_1__1_n_1 ;
  wire \countH_reg[24]_i_1__1_n_2 ;
  wire \countH_reg[24]_i_1__1_n_3 ;
  wire \countH_reg[24]_i_1__1_n_4 ;
  wire \countH_reg[24]_i_1__1_n_5 ;
  wire \countH_reg[24]_i_1__1_n_6 ;
  wire \countH_reg[24]_i_1__1_n_7 ;
  wire \countH_reg[28]_i_1__1_n_1 ;
  wire \countH_reg[28]_i_1__1_n_2 ;
  wire \countH_reg[28]_i_1__1_n_3 ;
  wire \countH_reg[28]_i_1__1_n_4 ;
  wire \countH_reg[28]_i_1__1_n_5 ;
  wire \countH_reg[28]_i_1__1_n_6 ;
  wire \countH_reg[28]_i_1__1_n_7 ;
  wire \countH_reg[4]_i_1__1_n_0 ;
  wire \countH_reg[4]_i_1__1_n_1 ;
  wire \countH_reg[4]_i_1__1_n_2 ;
  wire \countH_reg[4]_i_1__1_n_3 ;
  wire \countH_reg[4]_i_1__1_n_4 ;
  wire \countH_reg[4]_i_1__1_n_5 ;
  wire \countH_reg[4]_i_1__1_n_6 ;
  wire \countH_reg[4]_i_1__1_n_7 ;
  wire \countH_reg[8]_i_1__1_n_0 ;
  wire \countH_reg[8]_i_1__1_n_1 ;
  wire \countH_reg[8]_i_1__1_n_2 ;
  wire \countH_reg[8]_i_1__1_n_3 ;
  wire \countH_reg[8]_i_1__1_n_4 ;
  wire \countH_reg[8]_i_1__1_n_5 ;
  wire \countH_reg[8]_i_1__1_n_6 ;
  wire \countH_reg[8]_i_1__1_n_7 ;
  wire \countH_reg_n_0_[0] ;
  wire \countH_reg_n_0_[1] ;
  wire countP0__12;
  wire countP0_carry__0_i_1_n_0;
  wire countP0_carry__0_i_2_n_0;
  wire countP0_carry__0_i_3_n_0;
  wire countP0_carry__0_i_4_n_0;
  wire countP0_carry__0_i_5_n_0;
  wire countP0_carry__0_i_6_n_0;
  wire countP0_carry__0_n_0;
  wire countP0_carry__0_n_1;
  wire countP0_carry__0_n_2;
  wire countP0_carry__0_n_3;
  wire countP0_carry__1_i_1_n_0;
  wire countP0_carry__1_i_2_n_0;
  wire countP0_carry__1_i_3_n_0;
  wire countP0_carry__1_i_4_n_0;
  wire countP0_carry__1_n_0;
  wire countP0_carry__1_n_1;
  wire countP0_carry__1_n_2;
  wire countP0_carry__1_n_3;
  wire countP0_carry__2_i_1_n_0;
  wire countP0_carry_i_1_n_0;
  wire countP0_carry_i_2_n_0;
  wire countP0_carry_i_3_n_0;
  wire countP0_carry_i_4_n_0;
  wire countP0_carry_i_5_n_0;
  wire countP0_carry_i_6_n_0;
  wire countP0_carry_i_7_n_0;
  wire countP0_carry_i_8_n_0;
  wire countP0_carry_n_0;
  wire countP0_carry_n_1;
  wire countP0_carry_n_2;
  wire countP0_carry_n_3;
  wire countP1_carry__0_i_1__1_n_0;
  wire countP1_carry__0_i_2__1_n_0;
  wire countP1_carry__0_i_3__1_n_0;
  wire countP1_carry__0_i_4__1_n_0;
  wire countP1_carry__0_n_0;
  wire countP1_carry__0_n_1;
  wire countP1_carry__0_n_2;
  wire countP1_carry__0_n_3;
  wire countP1_carry__1_i_1__1_n_0;
  wire countP1_carry__1_i_2__1_n_0;
  wire countP1_carry__1_i_3__1_n_0;
  wire countP1_carry__1_i_4__1_n_0;
  wire countP1_carry__1_n_0;
  wire countP1_carry__1_n_1;
  wire countP1_carry__1_n_2;
  wire countP1_carry__1_n_3;
  wire countP1_carry__2_i_1__1_n_0;
  wire countP1_carry__2_i_2__1_n_0;
  wire countP1_carry__2_i_3__1_n_0;
  wire countP1_carry__2_n_1;
  wire countP1_carry__2_n_2;
  wire countP1_carry__2_n_3;
  wire countP1_carry_i_1__1_n_0;
  wire countP1_carry_i_2__1_n_0;
  wire countP1_carry_i_3__1_n_0;
  wire countP1_carry_i_4__1_n_0;
  wire countP1_carry_i_5__1_n_0;
  wire countP1_carry_i_6__1_n_0;
  wire countP1_carry_i_7__1_n_0;
  wire countP1_carry_i_8__1_n_0;
  wire countP1_carry_n_0;
  wire countP1_carry_n_1;
  wire countP1_carry_n_2;
  wire countP1_carry_n_3;
  wire \countP[0]_i_2__1_n_0 ;
  wire \countP[0]_i_3__1_n_0 ;
  wire [0:0]countP_reg;
  wire \countP_reg[0]_i_1__1_n_0 ;
  wire \countP_reg[0]_i_1__1_n_1 ;
  wire \countP_reg[0]_i_1__1_n_2 ;
  wire \countP_reg[0]_i_1__1_n_3 ;
  wire \countP_reg[0]_i_1__1_n_4 ;
  wire \countP_reg[0]_i_1__1_n_5 ;
  wire \countP_reg[0]_i_1__1_n_6 ;
  wire \countP_reg[0]_i_1__1_n_7 ;
  wire \countP_reg[12]_i_1__1_n_0 ;
  wire \countP_reg[12]_i_1__1_n_1 ;
  wire \countP_reg[12]_i_1__1_n_2 ;
  wire \countP_reg[12]_i_1__1_n_3 ;
  wire \countP_reg[12]_i_1__1_n_4 ;
  wire \countP_reg[12]_i_1__1_n_5 ;
  wire \countP_reg[12]_i_1__1_n_6 ;
  wire \countP_reg[12]_i_1__1_n_7 ;
  wire \countP_reg[16]_i_1__1_n_0 ;
  wire \countP_reg[16]_i_1__1_n_1 ;
  wire \countP_reg[16]_i_1__1_n_2 ;
  wire \countP_reg[16]_i_1__1_n_3 ;
  wire \countP_reg[16]_i_1__1_n_4 ;
  wire \countP_reg[16]_i_1__1_n_5 ;
  wire \countP_reg[16]_i_1__1_n_6 ;
  wire \countP_reg[16]_i_1__1_n_7 ;
  wire \countP_reg[20]_i_1__1_n_0 ;
  wire \countP_reg[20]_i_1__1_n_1 ;
  wire \countP_reg[20]_i_1__1_n_2 ;
  wire \countP_reg[20]_i_1__1_n_3 ;
  wire \countP_reg[20]_i_1__1_n_4 ;
  wire \countP_reg[20]_i_1__1_n_5 ;
  wire \countP_reg[20]_i_1__1_n_6 ;
  wire \countP_reg[20]_i_1__1_n_7 ;
  wire \countP_reg[24]_i_1__1_n_0 ;
  wire \countP_reg[24]_i_1__1_n_1 ;
  wire \countP_reg[24]_i_1__1_n_2 ;
  wire \countP_reg[24]_i_1__1_n_3 ;
  wire \countP_reg[24]_i_1__1_n_4 ;
  wire \countP_reg[24]_i_1__1_n_5 ;
  wire \countP_reg[24]_i_1__1_n_6 ;
  wire \countP_reg[24]_i_1__1_n_7 ;
  wire \countP_reg[28]_i_1__1_n_1 ;
  wire \countP_reg[28]_i_1__1_n_2 ;
  wire \countP_reg[28]_i_1__1_n_3 ;
  wire \countP_reg[28]_i_1__1_n_4 ;
  wire \countP_reg[28]_i_1__1_n_5 ;
  wire \countP_reg[28]_i_1__1_n_6 ;
  wire \countP_reg[28]_i_1__1_n_7 ;
  wire \countP_reg[4]_i_1__1_n_0 ;
  wire \countP_reg[4]_i_1__1_n_1 ;
  wire \countP_reg[4]_i_1__1_n_2 ;
  wire \countP_reg[4]_i_1__1_n_3 ;
  wire \countP_reg[4]_i_1__1_n_4 ;
  wire \countP_reg[4]_i_1__1_n_5 ;
  wire \countP_reg[4]_i_1__1_n_6 ;
  wire \countP_reg[4]_i_1__1_n_7 ;
  wire \countP_reg[8]_i_1__1_n_0 ;
  wire \countP_reg[8]_i_1__1_n_1 ;
  wire \countP_reg[8]_i_1__1_n_2 ;
  wire \countP_reg[8]_i_1__1_n_3 ;
  wire \countP_reg[8]_i_1__1_n_4 ;
  wire \countP_reg[8]_i_1__1_n_5 ;
  wire \countP_reg[8]_i_1__1_n_6 ;
  wire \countP_reg[8]_i_1__1_n_7 ;
  wire [31:1]countP_reg__0;
  wire \countU[0]_i_2_n_0 ;
  wire [17:0]countU_reg;
  wire \countU_reg[0]_i_1_n_0 ;
  wire \countU_reg[0]_i_1_n_1 ;
  wire \countU_reg[0]_i_1_n_2 ;
  wire \countU_reg[0]_i_1_n_3 ;
  wire \countU_reg[0]_i_1_n_4 ;
  wire \countU_reg[0]_i_1_n_5 ;
  wire \countU_reg[0]_i_1_n_6 ;
  wire \countU_reg[0]_i_1_n_7 ;
  wire \countU_reg[12]_i_1_n_0 ;
  wire \countU_reg[12]_i_1_n_1 ;
  wire \countU_reg[12]_i_1_n_2 ;
  wire \countU_reg[12]_i_1_n_3 ;
  wire \countU_reg[12]_i_1_n_4 ;
  wire \countU_reg[12]_i_1_n_5 ;
  wire \countU_reg[12]_i_1_n_6 ;
  wire \countU_reg[12]_i_1_n_7 ;
  wire \countU_reg[16]_i_1_n_3 ;
  wire \countU_reg[16]_i_1_n_6 ;
  wire \countU_reg[16]_i_1_n_7 ;
  wire \countU_reg[4]_i_1_n_0 ;
  wire \countU_reg[4]_i_1_n_1 ;
  wire \countU_reg[4]_i_1_n_2 ;
  wire \countU_reg[4]_i_1_n_3 ;
  wire \countU_reg[4]_i_1_n_4 ;
  wire \countU_reg[4]_i_1_n_5 ;
  wire \countU_reg[4]_i_1_n_6 ;
  wire \countU_reg[4]_i_1_n_7 ;
  wire \countU_reg[8]_i_1_n_0 ;
  wire \countU_reg[8]_i_1_n_1 ;
  wire \countU_reg[8]_i_1_n_2 ;
  wire \countU_reg[8]_i_1_n_3 ;
  wire \countU_reg[8]_i_1_n_4 ;
  wire \countU_reg[8]_i_1_n_5 ;
  wire \countU_reg[8]_i_1_n_6 ;
  wire \countU_reg[8]_i_1_n_7 ;
  wire done_i_1__1_n_0;
  wire done_reg_0;
  wire i_clk;
  wire i_reset;
  wire inv_done;
  wire lap_done;
  wire \output_a[17]_i_1__1_n_0 ;
  wire [17:0]\output_a_reg[17]_0 ;
  wire [0:0]output_d;
  wire output_d1;
  wire output_d1_carry_n_1;
  wire output_d1_carry_n_2;
  wire output_d1_carry_n_3;
  wire \output_d_reg[0]_0 ;
  wire thr_done;
  wire [3:0]NLW_addr00_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_addr00_carry__3_O_UNCONNECTED;
  wire [3:3]\NLW_countH_reg[28]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]NLW_countP0_carry_O_UNCONNECTED;
  wire [3:0]NLW_countP0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_countP0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_countP0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_countP0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_countP1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_countP1_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_countP_reg[28]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_countU_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_countU_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_output_d1_carry_O_UNCONNECTED;
  wire [3:0]NLW_output_d1_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_output_d1_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_f_state[5]_i_3 
       (.I0(thr_done),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(inv_done),
        .I4(Q[2]),
        .I5(lap_done),
        .O(done_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry
       (.CI(1'b0),
        .CO({addr00_carry_n_0,addr00_carry_n_1,addr00_carry_n_2,addr00_carry_n_3}),
        .CYINIT(1'b0),
        .DI({countP_reg__0[4:2],1'b0}),
        .O({addr00_carry_n_4,addr00_carry_n_5,addr00_carry_n_6,addr00_carry_n_7}),
        .S({addr00_carry_i_1_n_0,addr00_carry_i_2_n_0,addr00_carry_i_3_n_0,countP_reg__0[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__0
       (.CI(addr00_carry_n_0),
        .CO({addr00_carry__0_n_0,addr00_carry__0_n_1,addr00_carry__0_n_2,addr00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countP_reg__0[6],1'b0}),
        .O({addr00_carry__0_n_4,addr00_carry__0_n_5,addr00_carry__0_n_6,addr00_carry__0_n_7}),
        .S({countP_reg__0[8:7],addr00_carry__0_i_1__0_n_0,countP_reg__0[5]}));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry__0_i_1__0
       (.I0(countP_reg__0[6]),
        .O(addr00_carry__0_i_1__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__1
       (.CI(addr00_carry__0_n_0),
        .CO({addr00_carry__1_n_0,addr00_carry__1_n_1,addr00_carry__1_n_2,addr00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countP_reg__0[9]}),
        .O({addr00_carry__1_n_4,addr00_carry__1_n_5,addr00_carry__1_n_6,addr00_carry__1_n_7}),
        .S({countP_reg__0[12:10],addr00_carry__1_i_1__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry__1_i_1__0
       (.I0(countP_reg__0[9]),
        .O(addr00_carry__1_i_1__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__2
       (.CI(addr00_carry__1_n_0),
        .CO({addr00_carry__2_n_0,addr00_carry__2_n_1,addr00_carry__2_n_2,addr00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({addr00_carry__2_n_4,addr00_carry__2_n_5,addr00_carry__2_n_6,addr00_carry__2_n_7}),
        .S(countP_reg__0[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr00_carry__3
       (.CI(addr00_carry__2_n_0),
        .CO(NLW_addr00_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addr00_carry__3_O_UNCONNECTED[3:1],addr00_carry__3_n_7}),
        .S({1'b0,1'b0,1'b0,countP_reg__0[17]}));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry_i_1
       (.I0(countP_reg__0[4]),
        .O(addr00_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry_i_2
       (.I0(countP_reg__0[3]),
        .O(addr00_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr00_carry_i_3
       (.I0(countP_reg__0[2]),
        .O(addr00_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \addr0[17]_i_1__1 
       (.I0(\countH_reg[0]_0 ),
        .I1(countP0__12),
        .I2(i_reset),
        .O(\addr0[17]_i_1__1_n_0 ));
  FDRE \addr0_reg[0] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(countP_reg),
        .Q(\addr0_reg[17]_0 [0]),
        .R(1'b0));
  FDRE \addr0_reg[10] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__1_n_6),
        .Q(\addr0_reg[17]_0 [10]),
        .R(1'b0));
  FDRE \addr0_reg[11] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__1_n_5),
        .Q(\addr0_reg[17]_0 [11]),
        .R(1'b0));
  FDRE \addr0_reg[12] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__1_n_4),
        .Q(\addr0_reg[17]_0 [12]),
        .R(1'b0));
  FDRE \addr0_reg[13] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__2_n_7),
        .Q(\addr0_reg[17]_0 [13]),
        .R(1'b0));
  FDRE \addr0_reg[14] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__2_n_6),
        .Q(\addr0_reg[17]_0 [14]),
        .R(1'b0));
  FDRE \addr0_reg[15] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__2_n_5),
        .Q(\addr0_reg[17]_0 [15]),
        .R(1'b0));
  FDRE \addr0_reg[16] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__2_n_4),
        .Q(\addr0_reg[17]_0 [16]),
        .R(1'b0));
  FDRE \addr0_reg[17] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__3_n_7),
        .Q(\addr0_reg[17]_0 [17]),
        .R(1'b0));
  FDRE \addr0_reg[1] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry_n_7),
        .Q(\addr0_reg[17]_0 [1]),
        .R(1'b0));
  FDRE \addr0_reg[2] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry_n_6),
        .Q(\addr0_reg[17]_0 [2]),
        .R(1'b0));
  FDRE \addr0_reg[3] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry_n_5),
        .Q(\addr0_reg[17]_0 [3]),
        .R(1'b0));
  FDRE \addr0_reg[4] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry_n_4),
        .Q(\addr0_reg[17]_0 [4]),
        .R(1'b0));
  FDRE \addr0_reg[5] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__0_n_7),
        .Q(\addr0_reg[17]_0 [5]),
        .R(1'b0));
  FDRE \addr0_reg[6] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__0_n_6),
        .Q(\addr0_reg[17]_0 [6]),
        .R(1'b0));
  FDRE \addr0_reg[7] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__0_n_5),
        .Q(\addr0_reg[17]_0 [7]),
        .R(1'b0));
  FDRE \addr0_reg[8] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__0_n_4),
        .Q(\addr0_reg[17]_0 [8]),
        .R(1'b0));
  FDRE \addr0_reg[9] 
       (.C(i_clk),
        .CE(\addr0[17]_i_1__1_n_0 ),
        .D(addr00_carry__1_n_7),
        .Q(\addr0_reg[17]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \countH[0]_i_1__1 
       (.I0(i_reset),
        .I1(countP1_carry__2_n_1),
        .I2(countP0__12),
        .I3(\countH_reg[0]_0 ),
        .O(\countH[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \countH[0]_i_3__1 
       (.I0(\countH_reg_n_0_[0] ),
        .O(\countH[0]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[0]_i_2__1_n_7 ),
        .Q(\countH_reg_n_0_[0] ),
        .R(\countH[0]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\countH_reg[0]_i_2__1_n_0 ,\countH_reg[0]_i_2__1_n_1 ,\countH_reg[0]_i_2__1_n_2 ,\countH_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countH_reg[0]_i_2__1_n_4 ,\countH_reg[0]_i_2__1_n_5 ,\countH_reg[0]_i_2__1_n_6 ,\countH_reg[0]_i_2__1_n_7 }),
        .S({countH_reg[3:2],\countH_reg_n_0_[1] ,\countH[0]_i_3__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[8]_i_1__1_n_5 ),
        .Q(countH_reg[10]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[8]_i_1__1_n_4 ),
        .Q(countH_reg[11]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[12]_i_1__1_n_7 ),
        .Q(countH_reg[12]),
        .R(\countH[0]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[12]_i_1__1 
       (.CI(\countH_reg[8]_i_1__1_n_0 ),
        .CO({\countH_reg[12]_i_1__1_n_0 ,\countH_reg[12]_i_1__1_n_1 ,\countH_reg[12]_i_1__1_n_2 ,\countH_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[12]_i_1__1_n_4 ,\countH_reg[12]_i_1__1_n_5 ,\countH_reg[12]_i_1__1_n_6 ,\countH_reg[12]_i_1__1_n_7 }),
        .S(countH_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[12]_i_1__1_n_6 ),
        .Q(countH_reg[13]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[12]_i_1__1_n_5 ),
        .Q(countH_reg[14]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[12]_i_1__1_n_4 ),
        .Q(countH_reg[15]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[16]_i_1__1_n_7 ),
        .Q(countH_reg[16]),
        .R(\countH[0]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[16]_i_1__1 
       (.CI(\countH_reg[12]_i_1__1_n_0 ),
        .CO({\countH_reg[16]_i_1__1_n_0 ,\countH_reg[16]_i_1__1_n_1 ,\countH_reg[16]_i_1__1_n_2 ,\countH_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[16]_i_1__1_n_4 ,\countH_reg[16]_i_1__1_n_5 ,\countH_reg[16]_i_1__1_n_6 ,\countH_reg[16]_i_1__1_n_7 }),
        .S(countH_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[16]_i_1__1_n_6 ),
        .Q(countH_reg[17]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[18] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[16]_i_1__1_n_5 ),
        .Q(countH_reg[18]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[19] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[16]_i_1__1_n_4 ),
        .Q(countH_reg[19]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[0]_i_2__1_n_6 ),
        .Q(\countH_reg_n_0_[1] ),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[20] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[20]_i_1__1_n_7 ),
        .Q(countH_reg[20]),
        .R(\countH[0]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[20]_i_1__1 
       (.CI(\countH_reg[16]_i_1__1_n_0 ),
        .CO({\countH_reg[20]_i_1__1_n_0 ,\countH_reg[20]_i_1__1_n_1 ,\countH_reg[20]_i_1__1_n_2 ,\countH_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[20]_i_1__1_n_4 ,\countH_reg[20]_i_1__1_n_5 ,\countH_reg[20]_i_1__1_n_6 ,\countH_reg[20]_i_1__1_n_7 }),
        .S(countH_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[21] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[20]_i_1__1_n_6 ),
        .Q(countH_reg[21]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[22] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[20]_i_1__1_n_5 ),
        .Q(countH_reg[22]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[23] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[20]_i_1__1_n_4 ),
        .Q(countH_reg[23]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[24] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[24]_i_1__1_n_7 ),
        .Q(countH_reg[24]),
        .R(\countH[0]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[24]_i_1__1 
       (.CI(\countH_reg[20]_i_1__1_n_0 ),
        .CO({\countH_reg[24]_i_1__1_n_0 ,\countH_reg[24]_i_1__1_n_1 ,\countH_reg[24]_i_1__1_n_2 ,\countH_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[24]_i_1__1_n_4 ,\countH_reg[24]_i_1__1_n_5 ,\countH_reg[24]_i_1__1_n_6 ,\countH_reg[24]_i_1__1_n_7 }),
        .S(countH_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[25] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[24]_i_1__1_n_6 ),
        .Q(countH_reg[25]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[26] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[24]_i_1__1_n_5 ),
        .Q(countH_reg[26]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[27] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[24]_i_1__1_n_4 ),
        .Q(countH_reg[27]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[28] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[28]_i_1__1_n_7 ),
        .Q(countH_reg[28]),
        .R(\countH[0]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[28]_i_1__1 
       (.CI(\countH_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_countH_reg[28]_i_1__1_CO_UNCONNECTED [3],\countH_reg[28]_i_1__1_n_1 ,\countH_reg[28]_i_1__1_n_2 ,\countH_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[28]_i_1__1_n_4 ,\countH_reg[28]_i_1__1_n_5 ,\countH_reg[28]_i_1__1_n_6 ,\countH_reg[28]_i_1__1_n_7 }),
        .S(countH_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[29] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[28]_i_1__1_n_6 ),
        .Q(countH_reg[29]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[0]_i_2__1_n_5 ),
        .Q(countH_reg[2]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[30] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[28]_i_1__1_n_5 ),
        .Q(countH_reg[30]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[31] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[28]_i_1__1_n_4 ),
        .Q(countH_reg[31]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[0]_i_2__1_n_4 ),
        .Q(countH_reg[3]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[4]_i_1__1_n_7 ),
        .Q(countH_reg[4]),
        .R(\countH[0]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[4]_i_1__1 
       (.CI(\countH_reg[0]_i_2__1_n_0 ),
        .CO({\countH_reg[4]_i_1__1_n_0 ,\countH_reg[4]_i_1__1_n_1 ,\countH_reg[4]_i_1__1_n_2 ,\countH_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[4]_i_1__1_n_4 ,\countH_reg[4]_i_1__1_n_5 ,\countH_reg[4]_i_1__1_n_6 ,\countH_reg[4]_i_1__1_n_7 }),
        .S(countH_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[4]_i_1__1_n_6 ),
        .Q(countH_reg[5]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[4]_i_1__1_n_5 ),
        .Q(countH_reg[6]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[4]_i_1__1_n_4 ),
        .Q(countH_reg[7]),
        .R(\countH[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[8]_i_1__1_n_7 ),
        .Q(countH_reg[8]),
        .R(\countH[0]_i_1__1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countH_reg[8]_i_1__1 
       (.CI(\countH_reg[4]_i_1__1_n_0 ),
        .CO({\countH_reg[8]_i_1__1_n_0 ,\countH_reg[8]_i_1__1_n_1 ,\countH_reg[8]_i_1__1_n_2 ,\countH_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countH_reg[8]_i_1__1_n_4 ,\countH_reg[8]_i_1__1_n_5 ,\countH_reg[8]_i_1__1_n_6 ,\countH_reg[8]_i_1__1_n_7 }),
        .S(countH_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countH_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countH_reg[8]_i_1__1_n_6 ),
        .Q(countH_reg[9]),
        .R(\countH[0]_i_1__1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP0_carry
       (.CI(1'b0),
        .CO({countP0_carry_n_0,countP0_carry_n_1,countP0_carry_n_2,countP0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({countP0_carry_i_1_n_0,countP0_carry_i_2_n_0,countP0_carry_i_3_n_0,countP0_carry_i_4_n_0}),
        .O(NLW_countP0_carry_O_UNCONNECTED[3:0]),
        .S({countP0_carry_i_5_n_0,countP0_carry_i_6_n_0,countP0_carry_i_7_n_0,countP0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP0_carry__0
       (.CI(countP0_carry_n_0),
        .CO({countP0_carry__0_n_0,countP0_carry__0_n_1,countP0_carry__0_n_2,countP0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countP0_carry__0_i_1_n_0,countP0_carry__0_i_2_n_0}),
        .O(NLW_countP0_carry__0_O_UNCONNECTED[3:0]),
        .S({countP0_carry__0_i_3_n_0,countP0_carry__0_i_4_n_0,countP0_carry__0_i_5_n_0,countP0_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    countP0_carry__0_i_1
       (.I0(countP_reg__0[17]),
        .I1(countP_reg__0[16]),
        .O(countP0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP0_carry__0_i_2
       (.I0(countP_reg__0[15]),
        .O(countP0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__0_i_3
       (.I0(countP_reg__0[21]),
        .I1(countP_reg__0[20]),
        .O(countP0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__0_i_4
       (.I0(countP_reg__0[19]),
        .I1(countP_reg__0[18]),
        .O(countP0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    countP0_carry__0_i_5
       (.I0(countP_reg__0[16]),
        .I1(countP_reg__0[17]),
        .O(countP0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry__0_i_6
       (.I0(countP_reg__0[15]),
        .I1(countP_reg__0[14]),
        .O(countP0_carry__0_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP0_carry__1
       (.CI(countP0_carry__0_n_0),
        .CO({countP0_carry__1_n_0,countP0_carry__1_n_1,countP0_carry__1_n_2,countP0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP0_carry__1_O_UNCONNECTED[3:0]),
        .S({countP0_carry__1_i_1_n_0,countP0_carry__1_i_2_n_0,countP0_carry__1_i_3_n_0,countP0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__1_i_1
       (.I0(countP_reg__0[29]),
        .I1(countP_reg__0[28]),
        .O(countP0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__1_i_2
       (.I0(countP_reg__0[27]),
        .I1(countP_reg__0[26]),
        .O(countP0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__1_i_3
       (.I0(countP_reg__0[25]),
        .I1(countP_reg__0[24]),
        .O(countP0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__1_i_4
       (.I0(countP_reg__0[23]),
        .I1(countP_reg__0[22]),
        .O(countP0_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP0_carry__2
       (.CI(countP0_carry__1_n_0),
        .CO({NLW_countP0_carry__2_CO_UNCONNECTED[3:1],countP0__12}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,countP_reg__0[31]}),
        .O(NLW_countP0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,countP0_carry__2_i_1_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry__2_i_1
       (.I0(countP_reg__0[31]),
        .I1(countP_reg__0[30]),
        .O(countP0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP0_carry_i_1
       (.I0(countP_reg__0[13]),
        .O(countP0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP0_carry_i_2
       (.I0(countP_reg__0[11]),
        .O(countP0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP0_carry_i_3
       (.I0(countP_reg__0[8]),
        .I1(countP_reg__0[9]),
        .O(countP0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP0_carry_i_4
       (.I0(countP_reg__0[7]),
        .O(countP0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry_i_5
       (.I0(countP_reg__0[13]),
        .I1(countP_reg__0[12]),
        .O(countP0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry_i_6
       (.I0(countP_reg__0[11]),
        .I1(countP_reg__0[10]),
        .O(countP0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry_i_7
       (.I0(countP_reg__0[8]),
        .I1(countP_reg__0[9]),
        .O(countP0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP0_carry_i_8
       (.I0(countP_reg__0[7]),
        .I1(countP_reg__0[6]),
        .O(countP0_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry
       (.CI(1'b0),
        .CO({countP1_carry_n_0,countP1_carry_n_1,countP1_carry_n_2,countP1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({countP1_carry_i_1__1_n_0,countP1_carry_i_2__1_n_0,countP1_carry_i_3__1_n_0,countP1_carry_i_4__1_n_0}),
        .O(NLW_countP1_carry_O_UNCONNECTED[3:0]),
        .S({countP1_carry_i_5__1_n_0,countP1_carry_i_6__1_n_0,countP1_carry_i_7__1_n_0,countP1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__0
       (.CI(countP1_carry_n_0),
        .CO({countP1_carry__0_n_0,countP1_carry__0_n_1,countP1_carry__0_n_2,countP1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP1_carry__0_O_UNCONNECTED[3:0]),
        .S({countP1_carry__0_i_1__1_n_0,countP1_carry__0_i_2__1_n_0,countP1_carry__0_i_3__1_n_0,countP1_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_1__1
       (.I0(countH_reg[17]),
        .I1(countH_reg[16]),
        .O(countP1_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_2__1
       (.I0(countH_reg[15]),
        .I1(countH_reg[14]),
        .O(countP1_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_3__1
       (.I0(countH_reg[13]),
        .I1(countH_reg[12]),
        .O(countP1_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__0_i_4__1
       (.I0(countH_reg[11]),
        .I1(countH_reg[10]),
        .O(countP1_carry__0_i_4__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__1
       (.CI(countP1_carry__0_n_0),
        .CO({countP1_carry__1_n_0,countP1_carry__1_n_1,countP1_carry__1_n_2,countP1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_countP1_carry__1_O_UNCONNECTED[3:0]),
        .S({countP1_carry__1_i_1__1_n_0,countP1_carry__1_i_2__1_n_0,countP1_carry__1_i_3__1_n_0,countP1_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_1__1
       (.I0(countH_reg[25]),
        .I1(countH_reg[24]),
        .O(countP1_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_2__1
       (.I0(countH_reg[23]),
        .I1(countH_reg[22]),
        .O(countP1_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_3__1
       (.I0(countH_reg[21]),
        .I1(countH_reg[20]),
        .O(countP1_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__1_i_4__1
       (.I0(countH_reg[19]),
        .I1(countH_reg[18]),
        .O(countP1_carry__1_i_4__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 countP1_carry__2
       (.CI(countP1_carry__1_n_0),
        .CO({NLW_countP1_carry__2_CO_UNCONNECTED[3],countP1_carry__2_n_1,countP1_carry__2_n_2,countP1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,countH_reg[31],1'b0,1'b0}),
        .O(NLW_countP1_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,countP1_carry__2_i_1__1_n_0,countP1_carry__2_i_2__1_n_0,countP1_carry__2_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_1__1
       (.I0(countH_reg[31]),
        .I1(countH_reg[30]),
        .O(countP1_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_2__1
       (.I0(countH_reg[29]),
        .I1(countH_reg[28]),
        .O(countP1_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry__2_i_3__1
       (.I0(countH_reg[27]),
        .I1(countH_reg[26]),
        .O(countP1_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP1_carry_i_1__1
       (.I0(countH_reg[9]),
        .O(countP1_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry_i_2__1
       (.I0(countH_reg[6]),
        .I1(countH_reg[7]),
        .O(countP1_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    countP1_carry_i_3__1
       (.I0(countH_reg[4]),
        .I1(countH_reg[5]),
        .O(countP1_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    countP1_carry_i_4__1
       (.I0(countH_reg[3]),
        .O(countP1_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_5__1
       (.I0(countH_reg[9]),
        .I1(countH_reg[8]),
        .O(countP1_carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_6__1
       (.I0(countH_reg[6]),
        .I1(countH_reg[7]),
        .O(countP1_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_7__1
       (.I0(countH_reg[4]),
        .I1(countH_reg[5]),
        .O(countP1_carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    countP1_carry_i_8__1
       (.I0(countH_reg[3]),
        .I1(countH_reg[2]),
        .O(countP1_carry_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \countP[0]_i_2__1 
       (.I0(countP1_carry__2_n_1),
        .I1(countP_reg__0[1]),
        .O(\countP[0]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \countP[0]_i_3__1 
       (.I0(countP_reg),
        .O(\countP[0]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[0]_i_1__1_n_7 ),
        .Q(countP_reg),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\countP_reg[0]_i_1__1_n_0 ,\countP_reg[0]_i_1__1_n_1 ,\countP_reg[0]_i_1__1_n_2 ,\countP_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countP_reg__0[1],1'b1}),
        .O({\countP_reg[0]_i_1__1_n_4 ,\countP_reg[0]_i_1__1_n_5 ,\countP_reg[0]_i_1__1_n_6 ,\countP_reg[0]_i_1__1_n_7 }),
        .S({countP_reg__0[3:2],\countP[0]_i_2__1_n_0 ,\countP[0]_i_3__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[8]_i_1__1_n_5 ),
        .Q(countP_reg__0[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[8]_i_1__1_n_4 ),
        .Q(countP_reg__0[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[12]_i_1__1_n_7 ),
        .Q(countP_reg__0[12]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[12]_i_1__1 
       (.CI(\countP_reg[8]_i_1__1_n_0 ),
        .CO({\countP_reg[12]_i_1__1_n_0 ,\countP_reg[12]_i_1__1_n_1 ,\countP_reg[12]_i_1__1_n_2 ,\countP_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[12]_i_1__1_n_4 ,\countP_reg[12]_i_1__1_n_5 ,\countP_reg[12]_i_1__1_n_6 ,\countP_reg[12]_i_1__1_n_7 }),
        .S(countP_reg__0[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[12]_i_1__1_n_6 ),
        .Q(countP_reg__0[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[12]_i_1__1_n_5 ),
        .Q(countP_reg__0[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[12]_i_1__1_n_4 ),
        .Q(countP_reg__0[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[16]_i_1__1_n_7 ),
        .Q(countP_reg__0[16]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[16]_i_1__1 
       (.CI(\countP_reg[12]_i_1__1_n_0 ),
        .CO({\countP_reg[16]_i_1__1_n_0 ,\countP_reg[16]_i_1__1_n_1 ,\countP_reg[16]_i_1__1_n_2 ,\countP_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[16]_i_1__1_n_4 ,\countP_reg[16]_i_1__1_n_5 ,\countP_reg[16]_i_1__1_n_6 ,\countP_reg[16]_i_1__1_n_7 }),
        .S(countP_reg__0[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[16]_i_1__1_n_6 ),
        .Q(countP_reg__0[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[18] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[16]_i_1__1_n_5 ),
        .Q(countP_reg__0[18]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[19] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[16]_i_1__1_n_4 ),
        .Q(countP_reg__0[19]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[0]_i_1__1_n_6 ),
        .Q(countP_reg__0[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[20] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[20]_i_1__1_n_7 ),
        .Q(countP_reg__0[20]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[20]_i_1__1 
       (.CI(\countP_reg[16]_i_1__1_n_0 ),
        .CO({\countP_reg[20]_i_1__1_n_0 ,\countP_reg[20]_i_1__1_n_1 ,\countP_reg[20]_i_1__1_n_2 ,\countP_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[20]_i_1__1_n_4 ,\countP_reg[20]_i_1__1_n_5 ,\countP_reg[20]_i_1__1_n_6 ,\countP_reg[20]_i_1__1_n_7 }),
        .S(countP_reg__0[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[21] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[20]_i_1__1_n_6 ),
        .Q(countP_reg__0[21]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[22] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[20]_i_1__1_n_5 ),
        .Q(countP_reg__0[22]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[23] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[20]_i_1__1_n_4 ),
        .Q(countP_reg__0[23]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[24] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[24]_i_1__1_n_7 ),
        .Q(countP_reg__0[24]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[24]_i_1__1 
       (.CI(\countP_reg[20]_i_1__1_n_0 ),
        .CO({\countP_reg[24]_i_1__1_n_0 ,\countP_reg[24]_i_1__1_n_1 ,\countP_reg[24]_i_1__1_n_2 ,\countP_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[24]_i_1__1_n_4 ,\countP_reg[24]_i_1__1_n_5 ,\countP_reg[24]_i_1__1_n_6 ,\countP_reg[24]_i_1__1_n_7 }),
        .S(countP_reg__0[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[25] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[24]_i_1__1_n_6 ),
        .Q(countP_reg__0[25]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[26] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[24]_i_1__1_n_5 ),
        .Q(countP_reg__0[26]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[27] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[24]_i_1__1_n_4 ),
        .Q(countP_reg__0[27]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[28] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[28]_i_1__1_n_7 ),
        .Q(countP_reg__0[28]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[28]_i_1__1 
       (.CI(\countP_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_countP_reg[28]_i_1__1_CO_UNCONNECTED [3],\countP_reg[28]_i_1__1_n_1 ,\countP_reg[28]_i_1__1_n_2 ,\countP_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[28]_i_1__1_n_4 ,\countP_reg[28]_i_1__1_n_5 ,\countP_reg[28]_i_1__1_n_6 ,\countP_reg[28]_i_1__1_n_7 }),
        .S(countP_reg__0[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[29] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[28]_i_1__1_n_6 ),
        .Q(countP_reg__0[29]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[0]_i_1__1_n_5 ),
        .Q(countP_reg__0[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[30] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[28]_i_1__1_n_5 ),
        .Q(countP_reg__0[30]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[31] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[28]_i_1__1_n_4 ),
        .Q(countP_reg__0[31]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[0]_i_1__1_n_4 ),
        .Q(countP_reg__0[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[4]_i_1__1_n_7 ),
        .Q(countP_reg__0[4]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[4]_i_1__1 
       (.CI(\countP_reg[0]_i_1__1_n_0 ),
        .CO({\countP_reg[4]_i_1__1_n_0 ,\countP_reg[4]_i_1__1_n_1 ,\countP_reg[4]_i_1__1_n_2 ,\countP_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[4]_i_1__1_n_4 ,\countP_reg[4]_i_1__1_n_5 ,\countP_reg[4]_i_1__1_n_6 ,\countP_reg[4]_i_1__1_n_7 }),
        .S(countP_reg__0[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[4]_i_1__1_n_6 ),
        .Q(countP_reg__0[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[4]_i_1__1_n_5 ),
        .Q(countP_reg__0[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[4]_i_1__1_n_4 ),
        .Q(countP_reg__0[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[8]_i_1__1_n_7 ),
        .Q(countP_reg__0[8]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \countP_reg[8]_i_1__1 
       (.CI(\countP_reg[4]_i_1__1_n_0 ),
        .CO({\countP_reg[8]_i_1__1_n_0 ,\countP_reg[8]_i_1__1_n_1 ,\countP_reg[8]_i_1__1_n_2 ,\countP_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countP_reg[8]_i_1__1_n_4 ,\countP_reg[8]_i_1__1_n_5 ,\countP_reg[8]_i_1__1_n_6 ,\countP_reg[8]_i_1__1_n_7 }),
        .S(countP_reg__0[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countP_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countP_reg[8]_i_1__1_n_6 ),
        .Q(countP_reg__0[9]),
        .R(i_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \countU[0]_i_2 
       (.I0(countU_reg[0]),
        .O(\countU[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[0]_i_1_n_7 ),
        .Q(countU_reg[0]),
        .R(i_reset));
  CARRY4 \countU_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\countU_reg[0]_i_1_n_0 ,\countU_reg[0]_i_1_n_1 ,\countU_reg[0]_i_1_n_2 ,\countU_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\countU_reg[0]_i_1_n_4 ,\countU_reg[0]_i_1_n_5 ,\countU_reg[0]_i_1_n_6 ,\countU_reg[0]_i_1_n_7 }),
        .S({countU_reg[3:1],\countU[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[8]_i_1_n_5 ),
        .Q(countU_reg[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[8]_i_1_n_4 ),
        .Q(countU_reg[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[12]_i_1_n_7 ),
        .Q(countU_reg[12]),
        .R(i_reset));
  CARRY4 \countU_reg[12]_i_1 
       (.CI(\countU_reg[8]_i_1_n_0 ),
        .CO({\countU_reg[12]_i_1_n_0 ,\countU_reg[12]_i_1_n_1 ,\countU_reg[12]_i_1_n_2 ,\countU_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[12]_i_1_n_4 ,\countU_reg[12]_i_1_n_5 ,\countU_reg[12]_i_1_n_6 ,\countU_reg[12]_i_1_n_7 }),
        .S(countU_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[12]_i_1_n_6 ),
        .Q(countU_reg[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[12]_i_1_n_5 ),
        .Q(countU_reg[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[12]_i_1_n_4 ),
        .Q(countU_reg[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[16]_i_1_n_7 ),
        .Q(countU_reg[16]),
        .R(i_reset));
  CARRY4 \countU_reg[16]_i_1 
       (.CI(\countU_reg[12]_i_1_n_0 ),
        .CO({\NLW_countU_reg[16]_i_1_CO_UNCONNECTED [3:1],\countU_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_countU_reg[16]_i_1_O_UNCONNECTED [3:2],\countU_reg[16]_i_1_n_6 ,\countU_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,countU_reg[17:16]}));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[16]_i_1_n_6 ),
        .Q(countU_reg[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[0]_i_1_n_6 ),
        .Q(countU_reg[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[0]_i_1_n_5 ),
        .Q(countU_reg[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[0]_i_1_n_4 ),
        .Q(countU_reg[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[4]_i_1_n_7 ),
        .Q(countU_reg[4]),
        .R(i_reset));
  CARRY4 \countU_reg[4]_i_1 
       (.CI(\countU_reg[0]_i_1_n_0 ),
        .CO({\countU_reg[4]_i_1_n_0 ,\countU_reg[4]_i_1_n_1 ,\countU_reg[4]_i_1_n_2 ,\countU_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[4]_i_1_n_4 ,\countU_reg[4]_i_1_n_5 ,\countU_reg[4]_i_1_n_6 ,\countU_reg[4]_i_1_n_7 }),
        .S(countU_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[4]_i_1_n_6 ),
        .Q(countU_reg[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[4]_i_1_n_5 ),
        .Q(countU_reg[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[4]_i_1_n_4 ),
        .Q(countU_reg[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[8]_i_1_n_7 ),
        .Q(countU_reg[8]),
        .R(i_reset));
  CARRY4 \countU_reg[8]_i_1 
       (.CI(\countU_reg[4]_i_1_n_0 ),
        .CO({\countU_reg[8]_i_1_n_0 ,\countU_reg[8]_i_1_n_1 ,\countU_reg[8]_i_1_n_2 ,\countU_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\countU_reg[8]_i_1_n_4 ,\countU_reg[8]_i_1_n_5 ,\countU_reg[8]_i_1_n_6 ,\countU_reg[8]_i_1_n_7 }),
        .S(countU_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \countU_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(\countU_reg[8]_i_1_n_6 ),
        .Q(countU_reg[9]),
        .R(i_reset));
  LUT3 #(
    .INIT(8'hF4)) 
    done_i_1__1
       (.I0(countP0__12),
        .I1(\countH_reg[0]_0 ),
        .I2(thr_done),
        .O(done_i_1__1_n_0));
  FDRE done_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(done_i_1__1_n_0),
        .Q(thr_done),
        .R(i_reset));
  LUT2 #(
    .INIT(4'h8)) 
    \output_a[17]_i_1__1 
       (.I0(countP0__12),
        .I1(\countH_reg[0]_0 ),
        .O(\output_a[17]_i_1__1_n_0 ));
  FDRE \output_a_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[0]),
        .Q(\output_a_reg[17]_0 [0]),
        .R(i_reset));
  FDRE \output_a_reg[10] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[10]),
        .Q(\output_a_reg[17]_0 [10]),
        .R(i_reset));
  FDRE \output_a_reg[11] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[11]),
        .Q(\output_a_reg[17]_0 [11]),
        .R(i_reset));
  FDRE \output_a_reg[12] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[12]),
        .Q(\output_a_reg[17]_0 [12]),
        .R(i_reset));
  FDRE \output_a_reg[13] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[13]),
        .Q(\output_a_reg[17]_0 [13]),
        .R(i_reset));
  FDRE \output_a_reg[14] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[14]),
        .Q(\output_a_reg[17]_0 [14]),
        .R(i_reset));
  FDRE \output_a_reg[15] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[15]),
        .Q(\output_a_reg[17]_0 [15]),
        .R(i_reset));
  FDRE \output_a_reg[16] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[16]),
        .Q(\output_a_reg[17]_0 [16]),
        .R(i_reset));
  FDRE \output_a_reg[17] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[17]),
        .Q(\output_a_reg[17]_0 [17]),
        .R(i_reset));
  FDRE \output_a_reg[1] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[1]),
        .Q(\output_a_reg[17]_0 [1]),
        .R(i_reset));
  FDRE \output_a_reg[2] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[2]),
        .Q(\output_a_reg[17]_0 [2]),
        .R(i_reset));
  FDRE \output_a_reg[3] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[3]),
        .Q(\output_a_reg[17]_0 [3]),
        .R(i_reset));
  FDRE \output_a_reg[4] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[4]),
        .Q(\output_a_reg[17]_0 [4]),
        .R(i_reset));
  FDRE \output_a_reg[5] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[5]),
        .Q(\output_a_reg[17]_0 [5]),
        .R(i_reset));
  FDRE \output_a_reg[6] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[6]),
        .Q(\output_a_reg[17]_0 [6]),
        .R(i_reset));
  FDRE \output_a_reg[7] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[7]),
        .Q(\output_a_reg[17]_0 [7]),
        .R(i_reset));
  FDRE \output_a_reg[8] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[8]),
        .Q(\output_a_reg[17]_0 [8]),
        .R(i_reset));
  FDRE \output_a_reg[9] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(countU_reg[9]),
        .Q(\output_a_reg[17]_0 [9]),
        .R(i_reset));
  CARRY4 output_d1_carry
       (.CI(1'b0),
        .CO({output_d1,output_d1_carry_n_1,output_d1_carry_n_2,output_d1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_output_d1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 output_d1_carry__0
       (.CI(output_d1),
        .CO(NLW_output_d1_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_output_d1_carry__0_O_UNCONNECTED[3:1],output_d}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \output_d_reg[0] 
       (.C(i_clk),
        .CE(\output_a[17]_i_1__1_n_0 ),
        .D(output_d),
        .Q(\output_d_reg[0]_0 ),
        .R(i_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_controller
   (o_led,
    o_ssd,
    o_ssd_cat,
    servo_PWM,
    o_PWM_1,
    o_PWM_2,
    o_PWM_3,
    o_PWM_4,
    o_PWM_5,
    o_PWM_6,
    o_PWM_7,
    o_PWM_8,
    o_tx_serial_data,
    i_reset,
    rx_instruction_active,
    i_clk,
    write_enable_input_bram,
    write_enable_output_bram,
    read_enable_output_bram,
    sensor_pulse,
    read_enable_input_bram,
    i_data_in_rx);
  output [1:0]o_led;
  output [6:0]o_ssd;
  output o_ssd_cat;
  output servo_PWM;
  output o_PWM_1;
  output o_PWM_2;
  output o_PWM_3;
  output o_PWM_4;
  output o_PWM_5;
  output o_PWM_6;
  output o_PWM_7;
  output o_PWM_8;
  output o_tx_serial_data;
  input i_reset;
  input rx_instruction_active;
  input i_clk;
  input write_enable_input_bram;
  input write_enable_output_bram;
  input read_enable_output_bram;
  input sensor_pulse;
  input read_enable_input_bram;
  input i_data_in_rx;

  wire \PWM_enable_reg_reg_n_0_[0] ;
  wire \PWM_enable_reg_reg_n_0_[1] ;
  wire \PWM_enable_reg_reg_n_0_[2] ;
  wire \PWM_enable_reg_reg_n_0_[3] ;
  wire [7:0]duty_cycle_value_reg;
  wire [7:0]filter_select;
  wire i_clk;
  wire i_data_in_rx;
  wire i_reset;
  wire image_rx_tx_with_filter_instance_n_17;
  wire image_rx_tx_with_filter_instance_n_20;
  wire image_rx_tx_with_filter_instance_n_23;
  wire image_rx_tx_with_filter_instance_n_24;
  wire image_rx_tx_with_filter_instance_n_25;
  wire image_rx_tx_with_filter_instance_n_26;
  wire image_rx_tx_with_filter_instance_n_27;
  wire image_rx_tx_with_filter_instance_n_28;
  wire image_rx_tx_with_filter_instance_n_29;
  wire image_rx_tx_with_filter_instance_n_30;
  wire image_rx_tx_with_filter_instance_n_31;
  wire image_rx_tx_with_filter_instance_n_32;
  wire image_rx_tx_with_filter_instance_n_33;
  wire image_rx_tx_with_filter_instance_n_34;
  wire image_rx_tx_with_filter_instance_n_35;
  wire image_rx_tx_with_filter_instance_n_36;
  wire image_rx_tx_with_filter_instance_n_37;
  wire image_rx_tx_with_filter_instance_n_38;
  wire motor_direction_reg;
  wire \motor_direction_reg_reg_n_0_[0] ;
  wire \motor_direction_reg_reg_n_0_[1] ;
  wire \motor_direction_reg_reg_n_0_[2] ;
  wire \motor_direction_reg_reg_n_0_[3] ;
  wire o_PWM_1;
  wire o_PWM_2;
  wire o_PWM_3;
  wire o_PWM_4;
  wire o_PWM_5;
  wire o_PWM_6;
  wire o_PWM_7;
  wire o_PWM_8;
  wire [1:0]o_led;
  wire [6:0]o_ssd;
  wire o_ssd_cat;
  wire o_tx_serial_data;
  wire [7:0]p_1_in;
  wire read_enable_input_bram;
  wire read_enable_output_bram;
  wire rx_image_in_reg;
  wire rx_image_in_reg_i_1_n_0;
  wire rx_instruction_active;
  wire rx_instruction_in_reg;
  wire rx_instruction_in_reg_i_1_n_0;
  wire [23:8]rx_instruction_reg;
  wire sensor_pulse;
  wire servo_PWM;
  wire servo_enable;
  wire servo_enable_reg_n_0;
  wire [7:0]servo_position_reg;
  wire start_drive_mode;
  wire start_drive_mode_0;
  wire start_drive_mode_reg_n_0;
  wire start_filtering_i_2_n_0;
  wire start_filtering_reg__0;
  wire start_filtering_reg_n_0;
  wire [7:0]threshold_value;
  wire threshold_value0;
  wire write_enable_input_bram;
  wire write_enable_output_bram;

  FDRE \PWM_enable_reg_reg[0] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_30),
        .Q(\PWM_enable_reg_reg_n_0_[0] ),
        .R(i_reset));
  FDRE \PWM_enable_reg_reg[1] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_29),
        .Q(\PWM_enable_reg_reg_n_0_[1] ),
        .R(i_reset));
  FDRE \PWM_enable_reg_reg[2] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_28),
        .Q(\PWM_enable_reg_reg_n_0_[2] ),
        .R(i_reset));
  FDRE \PWM_enable_reg_reg[3] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_27),
        .Q(\PWM_enable_reg_reg_n_0_[3] ),
        .R(i_reset));
  FDRE \duty_cycle_value_reg_reg[0] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_38),
        .Q(duty_cycle_value_reg[0]),
        .R(i_reset));
  FDRE \duty_cycle_value_reg_reg[1] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_37),
        .Q(duty_cycle_value_reg[1]),
        .R(i_reset));
  FDRE \duty_cycle_value_reg_reg[2] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_36),
        .Q(duty_cycle_value_reg[2]),
        .R(i_reset));
  FDRE \duty_cycle_value_reg_reg[3] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_35),
        .Q(duty_cycle_value_reg[3]),
        .R(i_reset));
  FDRE \duty_cycle_value_reg_reg[4] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_34),
        .Q(duty_cycle_value_reg[4]),
        .R(i_reset));
  FDRE \duty_cycle_value_reg_reg[5] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_33),
        .Q(duty_cycle_value_reg[5]),
        .R(i_reset));
  FDRE \duty_cycle_value_reg_reg[6] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_32),
        .Q(duty_cycle_value_reg[6]),
        .R(i_reset));
  FDRE \duty_cycle_value_reg_reg[7] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_31),
        .Q(duty_cycle_value_reg[7]),
        .R(i_reset));
  FDRE \filter_select_reg[0] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[8]),
        .Q(filter_select[0]),
        .R(i_reset));
  FDRE \filter_select_reg[1] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[9]),
        .Q(filter_select[1]),
        .R(i_reset));
  FDRE \filter_select_reg[2] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[10]),
        .Q(filter_select[2]),
        .R(i_reset));
  FDRE \filter_select_reg[3] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[11]),
        .Q(filter_select[3]),
        .R(i_reset));
  FDRE \filter_select_reg[4] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[12]),
        .Q(filter_select[4]),
        .R(i_reset));
  FDRE \filter_select_reg[5] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[13]),
        .Q(filter_select[5]),
        .R(i_reset));
  FDRE \filter_select_reg[6] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[14]),
        .Q(filter_select[6]),
        .R(i_reset));
  FDRE \filter_select_reg[7] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[15]),
        .Q(filter_select[7]),
        .R(i_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_image_rx_tx_with_filter image_rx_tx_with_filter_instance
       (.D({image_rx_tx_with_filter_instance_n_23,image_rx_tx_with_filter_instance_n_24,image_rx_tx_with_filter_instance_n_25,image_rx_tx_with_filter_instance_n_26}),
        .E(image_rx_tx_with_filter_instance_n_20),
        .\FSM_onehot_f_state_reg[2] (filter_select),
        .Q(rx_instruction_reg),
        .\data_out_byte_rx_instruction_reg_reg[15] ({image_rx_tx_with_filter_instance_n_31,image_rx_tx_with_filter_instance_n_32,image_rx_tx_with_filter_instance_n_33,image_rx_tx_with_filter_instance_n_34,image_rx_tx_with_filter_instance_n_35,image_rx_tx_with_filter_instance_n_36,image_rx_tx_with_filter_instance_n_37,image_rx_tx_with_filter_instance_n_38}),
        .\data_out_byte_rx_instruction_reg_reg[15]_0 (p_1_in),
        .\data_out_byte_rx_instruction_reg_reg[19] ({image_rx_tx_with_filter_instance_n_27,image_rx_tx_with_filter_instance_n_28,image_rx_tx_with_filter_instance_n_29,image_rx_tx_with_filter_instance_n_30}),
        .\duty_cycle_value_reg_reg[0] (start_drive_mode_reg_n_0),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .o_led(o_led),
        .o_tx_serial_data(o_tx_serial_data),
        .output_d1_carry(threshold_value),
        .read_enable_input_bram(read_enable_input_bram),
        .read_enable_output_bram(read_enable_output_bram),
        .rx_image_in_reg(rx_image_in_reg),
        .rx_instruction_active(rx_instruction_active),
        .rx_instruction_in_reg(rx_instruction_in_reg),
        .servo_enable(servo_enable),
        .\servo_position_reg_reg[0] (servo_enable_reg_n_0),
        .start_drive_mode_0(start_drive_mode_0),
        .start_drive_mode_reg(motor_direction_reg),
        .start_drive_mode_reg_0(threshold_value0),
        .start_filtering_reg(start_filtering_i_2_n_0),
        .start_filtering_reg__0(start_filtering_reg__0),
        .\threshold_value_reg[0] (start_filtering_reg_n_0),
        .write_enable_input_bram(write_enable_input_bram),
        .write_enable_input_bram_0(image_rx_tx_with_filter_instance_n_17),
        .write_enable_output_bram(write_enable_output_bram));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_motor_controller motor_controller_instance
       (.Q(duty_cycle_value_reg),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .o_PWM_1(o_PWM_1),
        .o_PWM_2(o_PWM_2),
        .o_PWM_3(o_PWM_3),
        .o_PWM_4(o_PWM_4),
        .o_PWM_5(o_PWM_5),
        .o_PWM_6(o_PWM_6),
        .o_PWM_7(o_PWM_7),
        .o_PWM_8(o_PWM_8),
        .o_ssd(o_ssd),
        .o_ssd_cat(o_ssd_cat),
        .\s_enable_PWM_reg[3]_0 ({\PWM_enable_reg_reg_n_0_[3] ,\PWM_enable_reg_reg_n_0_[2] ,\PWM_enable_reg_reg_n_0_[1] ,\PWM_enable_reg_reg_n_0_[0] }),
        .\s_motor_direction_reg[3]_0 ({\motor_direction_reg_reg_n_0_[3] ,\motor_direction_reg_reg_n_0_[2] ,\motor_direction_reg_reg_n_0_[1] ,\motor_direction_reg_reg_n_0_[0] }),
        .sensor_pulse(sensor_pulse),
        .start_drive_mode(start_drive_mode));
  FDRE \motor_direction_reg_reg[0] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_26),
        .Q(\motor_direction_reg_reg_n_0_[0] ),
        .R(i_reset));
  FDRE \motor_direction_reg_reg[1] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_25),
        .Q(\motor_direction_reg_reg_n_0_[1] ),
        .R(i_reset));
  FDRE \motor_direction_reg_reg[2] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_24),
        .Q(\motor_direction_reg_reg_n_0_[2] ),
        .R(i_reset));
  FDRE \motor_direction_reg_reg[3] 
       (.C(i_clk),
        .CE(motor_direction_reg),
        .D(image_rx_tx_with_filter_instance_n_23),
        .Q(\motor_direction_reg_reg_n_0_[3] ),
        .R(i_reset));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rx_image_in_reg_i_1
       (.I0(rx_image_in_reg),
        .I1(rx_instruction_active),
        .I2(i_data_in_rx),
        .O(rx_image_in_reg_i_1_n_0));
  FDRE rx_image_in_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(rx_image_in_reg_i_1_n_0),
        .Q(rx_image_in_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rx_instruction_in_reg_i_1
       (.I0(i_data_in_rx),
        .I1(rx_instruction_active),
        .I2(rx_instruction_in_reg),
        .O(rx_instruction_in_reg_i_1_n_0));
  FDRE rx_instruction_in_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(rx_instruction_in_reg_i_1_n_0),
        .Q(rx_instruction_in_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_servo_controller servo_controller_instance
       (.Q(servo_position_reg),
        .\counter_reg[0]_0 (servo_enable_reg_n_0),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .servo_PWM(servo_PWM));
  FDRE servo_enable_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(servo_enable),
        .Q(servo_enable_reg_n_0),
        .R(i_reset));
  FDRE \servo_position_reg_reg[0] 
       (.C(i_clk),
        .CE(image_rx_tx_with_filter_instance_n_20),
        .D(p_1_in[0]),
        .Q(servo_position_reg[0]),
        .R(i_reset));
  FDRE \servo_position_reg_reg[1] 
       (.C(i_clk),
        .CE(image_rx_tx_with_filter_instance_n_20),
        .D(p_1_in[1]),
        .Q(servo_position_reg[1]),
        .R(i_reset));
  FDRE \servo_position_reg_reg[2] 
       (.C(i_clk),
        .CE(image_rx_tx_with_filter_instance_n_20),
        .D(p_1_in[2]),
        .Q(servo_position_reg[2]),
        .R(i_reset));
  FDRE \servo_position_reg_reg[3] 
       (.C(i_clk),
        .CE(image_rx_tx_with_filter_instance_n_20),
        .D(p_1_in[3]),
        .Q(servo_position_reg[3]),
        .R(i_reset));
  FDRE \servo_position_reg_reg[4] 
       (.C(i_clk),
        .CE(image_rx_tx_with_filter_instance_n_20),
        .D(p_1_in[4]),
        .Q(servo_position_reg[4]),
        .R(i_reset));
  FDRE \servo_position_reg_reg[5] 
       (.C(i_clk),
        .CE(image_rx_tx_with_filter_instance_n_20),
        .D(p_1_in[5]),
        .Q(servo_position_reg[5]),
        .R(i_reset));
  FDRE \servo_position_reg_reg[6] 
       (.C(i_clk),
        .CE(image_rx_tx_with_filter_instance_n_20),
        .D(p_1_in[6]),
        .Q(servo_position_reg[6]),
        .R(i_reset));
  FDRE \servo_position_reg_reg[7] 
       (.C(i_clk),
        .CE(image_rx_tx_with_filter_instance_n_20),
        .D(p_1_in[7]),
        .Q(servo_position_reg[7]),
        .R(i_reset));
  FDRE start_drive_mode_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(start_drive_mode_0),
        .Q(start_drive_mode_reg_n_0),
        .R(i_reset));
  FDRE start_drive_mode_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(start_drive_mode_reg_n_0),
        .Q(start_drive_mode),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    start_filtering_i_2
       (.I0(read_enable_output_bram),
        .I1(write_enable_output_bram),
        .O(start_filtering_i_2_n_0));
  FDRE start_filtering_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(image_rx_tx_with_filter_instance_n_17),
        .Q(start_filtering_reg_n_0),
        .R(1'b0));
  FDRE start_filtering_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(start_filtering_reg_n_0),
        .Q(start_filtering_reg__0),
        .R(1'b0));
  FDRE \threshold_value_reg[0] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[16]),
        .Q(threshold_value[0]),
        .R(i_reset));
  FDRE \threshold_value_reg[1] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[17]),
        .Q(threshold_value[1]),
        .R(i_reset));
  FDRE \threshold_value_reg[2] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[18]),
        .Q(threshold_value[2]),
        .R(i_reset));
  FDRE \threshold_value_reg[3] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[19]),
        .Q(threshold_value[3]),
        .R(i_reset));
  FDRE \threshold_value_reg[4] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[20]),
        .Q(threshold_value[4]),
        .R(i_reset));
  FDRE \threshold_value_reg[5] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[21]),
        .Q(threshold_value[5]),
        .R(i_reset));
  FDRE \threshold_value_reg[6] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[22]),
        .Q(threshold_value[6]),
        .R(i_reset));
  FDRE \threshold_value_reg[7] 
       (.C(i_clk),
        .CE(threshold_value0),
        .D(rx_instruction_reg[23]),
        .Q(threshold_value[7]),
        .R(i_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_filter_fsm
   (D,
    i_reset,
    i_clk,
    read_enable_input_bram,
    write_enable_input_bram,
    output_d1_carry,
    \FSM_onehot_f_state_reg[2]_0 ,
    start_filtering_reg__0,
    read_enable_output_bram,
    Q,
    write_enable_output_bram,
    \bram2_d_mux_reg[7]_i_1 ,
    \bram1_a_mux_reg[17]_i_1 ,
    \bram2_a_mux_reg[17]_i_1 );
  output [7:0]D;
  input i_reset;
  input i_clk;
  input read_enable_input_bram;
  input write_enable_input_bram;
  input [7:0]output_d1_carry;
  input [7:0]\FSM_onehot_f_state_reg[2]_0 ;
  input start_filtering_reg__0;
  input read_enable_output_bram;
  input [7:0]Q;
  input write_enable_output_bram;
  input [7:0]\bram2_d_mux_reg[7]_i_1 ;
  input [17:0]\bram1_a_mux_reg[17]_i_1 ;
  input [17:0]\bram2_a_mux_reg[17]_i_1 ;

  wire AVE_FILTER_n_8;
  wire BRAM1_n_0;
  wire BRAM1_n_11;
  wire BRAM1_n_12;
  wire BRAM1_n_13;
  wire BRAM1_n_14;
  wire BRAM1_n_15;
  wire BRAM1_n_16;
  wire BRAM1_n_17;
  wire BRAM1_n_18;
  wire BRAM1_n_27;
  wire BRAM1_n_28;
  wire BRAM1_n_29;
  wire BRAM1_n_30;
  wire BRAM1_n_31;
  wire BRAM1_n_32;
  wire BRAM1_n_33;
  wire BRAM1_n_34;
  wire BRAM1_n_35;
  wire BRAM1_n_36;
  wire BRAM1_n_37;
  wire BRAM1_n_38;
  wire BRAM1_n_39;
  wire BRAM1_n_40;
  wire BRAM1_n_41;
  wire BRAM1_n_42;
  wire [7:0]D;
  wire \FSM_onehot_f_state[0]_i_1_n_0 ;
  wire \FSM_onehot_f_state[1]_i_1_n_0 ;
  wire \FSM_onehot_f_state[2]_i_1_n_0 ;
  wire \FSM_onehot_f_state[3]_i_1_n_0 ;
  wire \FSM_onehot_f_state[4]_i_1_n_0 ;
  wire \FSM_onehot_f_state[4]_i_2_n_0 ;
  wire \FSM_onehot_f_state[5]_i_2_n_0 ;
  wire \FSM_onehot_f_state[5]_i_4_n_0 ;
  wire [7:0]\FSM_onehot_f_state_reg[2]_0 ;
  wire \FSM_onehot_f_state_reg_n_0_[0] ;
  wire \FSM_onehot_f_state_reg_n_0_[5] ;
  wire INV_FILTER_n_1;
  wire INV_FILTER_n_10;
  wire INV_FILTER_n_100;
  wire INV_FILTER_n_101;
  wire INV_FILTER_n_102;
  wire INV_FILTER_n_103;
  wire INV_FILTER_n_104;
  wire INV_FILTER_n_105;
  wire INV_FILTER_n_106;
  wire INV_FILTER_n_107;
  wire INV_FILTER_n_108;
  wire INV_FILTER_n_11;
  wire INV_FILTER_n_12;
  wire INV_FILTER_n_13;
  wire INV_FILTER_n_14;
  wire INV_FILTER_n_15;
  wire INV_FILTER_n_16;
  wire INV_FILTER_n_17;
  wire INV_FILTER_n_18;
  wire INV_FILTER_n_19;
  wire INV_FILTER_n_2;
  wire INV_FILTER_n_20;
  wire INV_FILTER_n_21;
  wire INV_FILTER_n_22;
  wire INV_FILTER_n_23;
  wire INV_FILTER_n_24;
  wire INV_FILTER_n_25;
  wire INV_FILTER_n_26;
  wire INV_FILTER_n_27;
  wire INV_FILTER_n_28;
  wire INV_FILTER_n_29;
  wire INV_FILTER_n_3;
  wire INV_FILTER_n_30;
  wire INV_FILTER_n_31;
  wire INV_FILTER_n_32;
  wire INV_FILTER_n_33;
  wire INV_FILTER_n_34;
  wire INV_FILTER_n_35;
  wire INV_FILTER_n_36;
  wire INV_FILTER_n_37;
  wire INV_FILTER_n_38;
  wire INV_FILTER_n_39;
  wire INV_FILTER_n_4;
  wire INV_FILTER_n_40;
  wire INV_FILTER_n_41;
  wire INV_FILTER_n_42;
  wire INV_FILTER_n_43;
  wire INV_FILTER_n_44;
  wire INV_FILTER_n_45;
  wire INV_FILTER_n_46;
  wire INV_FILTER_n_47;
  wire INV_FILTER_n_48;
  wire INV_FILTER_n_49;
  wire INV_FILTER_n_5;
  wire INV_FILTER_n_50;
  wire INV_FILTER_n_51;
  wire INV_FILTER_n_52;
  wire INV_FILTER_n_53;
  wire INV_FILTER_n_54;
  wire INV_FILTER_n_55;
  wire INV_FILTER_n_56;
  wire INV_FILTER_n_57;
  wire INV_FILTER_n_58;
  wire INV_FILTER_n_59;
  wire INV_FILTER_n_6;
  wire INV_FILTER_n_60;
  wire INV_FILTER_n_61;
  wire INV_FILTER_n_62;
  wire INV_FILTER_n_63;
  wire INV_FILTER_n_64;
  wire INV_FILTER_n_65;
  wire INV_FILTER_n_66;
  wire INV_FILTER_n_67;
  wire INV_FILTER_n_68;
  wire INV_FILTER_n_69;
  wire INV_FILTER_n_7;
  wire INV_FILTER_n_70;
  wire INV_FILTER_n_71;
  wire INV_FILTER_n_72;
  wire INV_FILTER_n_73;
  wire INV_FILTER_n_74;
  wire INV_FILTER_n_75;
  wire INV_FILTER_n_76;
  wire INV_FILTER_n_77;
  wire INV_FILTER_n_78;
  wire INV_FILTER_n_79;
  wire INV_FILTER_n_8;
  wire INV_FILTER_n_80;
  wire INV_FILTER_n_81;
  wire INV_FILTER_n_82;
  wire INV_FILTER_n_83;
  wire INV_FILTER_n_84;
  wire INV_FILTER_n_85;
  wire INV_FILTER_n_86;
  wire INV_FILTER_n_87;
  wire INV_FILTER_n_88;
  wire INV_FILTER_n_89;
  wire INV_FILTER_n_9;
  wire INV_FILTER_n_90;
  wire INV_FILTER_n_91;
  wire INV_FILTER_n_92;
  wire INV_FILTER_n_93;
  wire INV_FILTER_n_94;
  wire INV_FILTER_n_95;
  wire INV_FILTER_n_96;
  wire INV_FILTER_n_97;
  wire INV_FILTER_n_98;
  wire INV_FILTER_n_99;
  wire LAP_FILTER_n_0;
  wire LAP_FILTER_n_1;
  wire LAP_FILTER_n_10;
  wire LAP_FILTER_n_11;
  wire LAP_FILTER_n_12;
  wire LAP_FILTER_n_13;
  wire LAP_FILTER_n_14;
  wire LAP_FILTER_n_15;
  wire LAP_FILTER_n_16;
  wire LAP_FILTER_n_17;
  wire LAP_FILTER_n_18;
  wire LAP_FILTER_n_19;
  wire LAP_FILTER_n_20;
  wire LAP_FILTER_n_21;
  wire LAP_FILTER_n_22;
  wire LAP_FILTER_n_23;
  wire LAP_FILTER_n_24;
  wire LAP_FILTER_n_25;
  wire LAP_FILTER_n_26;
  wire LAP_FILTER_n_27;
  wire LAP_FILTER_n_28;
  wire LAP_FILTER_n_29;
  wire LAP_FILTER_n_30;
  wire LAP_FILTER_n_31;
  wire LAP_FILTER_n_32;
  wire LAP_FILTER_n_33;
  wire LAP_FILTER_n_34;
  wire LAP_FILTER_n_35;
  wire LAP_FILTER_n_36;
  wire LAP_FILTER_n_37;
  wire LAP_FILTER_n_38;
  wire LAP_FILTER_n_39;
  wire LAP_FILTER_n_40;
  wire LAP_FILTER_n_41;
  wire LAP_FILTER_n_42;
  wire LAP_FILTER_n_43;
  wire LAP_FILTER_n_44;
  wire LAP_FILTER_n_45;
  wire LAP_FILTER_n_46;
  wire LAP_FILTER_n_47;
  wire LAP_FILTER_n_48;
  wire LAP_FILTER_n_49;
  wire LAP_FILTER_n_50;
  wire LAP_FILTER_n_51;
  wire LAP_FILTER_n_52;
  wire LAP_FILTER_n_8;
  wire LAP_FILTER_n_9;
  wire [7:0]Q;
  wire [6:2]RESIZE;
  wire THR_FILTER_n_0;
  wire THR_FILTER_n_1;
  wire THR_FILTER_n_10;
  wire THR_FILTER_n_11;
  wire THR_FILTER_n_12;
  wire THR_FILTER_n_13;
  wire THR_FILTER_n_14;
  wire THR_FILTER_n_15;
  wire THR_FILTER_n_16;
  wire THR_FILTER_n_17;
  wire THR_FILTER_n_18;
  wire THR_FILTER_n_19;
  wire THR_FILTER_n_2;
  wire THR_FILTER_n_20;
  wire THR_FILTER_n_21;
  wire THR_FILTER_n_22;
  wire THR_FILTER_n_23;
  wire THR_FILTER_n_24;
  wire THR_FILTER_n_25;
  wire THR_FILTER_n_26;
  wire THR_FILTER_n_27;
  wire THR_FILTER_n_28;
  wire THR_FILTER_n_29;
  wire THR_FILTER_n_3;
  wire THR_FILTER_n_30;
  wire THR_FILTER_n_31;
  wire THR_FILTER_n_32;
  wire THR_FILTER_n_33;
  wire THR_FILTER_n_34;
  wire THR_FILTER_n_35;
  wire THR_FILTER_n_36;
  wire THR_FILTER_n_37;
  wire THR_FILTER_n_4;
  wire THR_FILTER_n_5;
  wire THR_FILTER_n_6;
  wire THR_FILTER_n_7;
  wire THR_FILTER_n_8;
  wire THR_FILTER_n_9;
  wire [7:0]accu_reg;
  wire avg_ena;
  wire avg_ena_i_1_n_0;
  wire [17:0]bram1_a_mux;
  wire \bram1_a_mux_reg[0]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[0]_rep_n_0 ;
  wire \bram1_a_mux_reg[10]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[10]_rep_n_0 ;
  wire \bram1_a_mux_reg[11]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[11]_rep_n_0 ;
  wire \bram1_a_mux_reg[12]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[12]_rep_n_0 ;
  wire \bram1_a_mux_reg[13]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[13]_rep_n_0 ;
  wire \bram1_a_mux_reg[14]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[14]_rep_n_0 ;
  wire \bram1_a_mux_reg[15]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[15]_rep_n_0 ;
  wire [17:0]\bram1_a_mux_reg[17]_i_1 ;
  wire \bram1_a_mux_reg[17]_i_2_n_0 ;
  wire \bram1_a_mux_reg[1]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[1]_rep_n_0 ;
  wire \bram1_a_mux_reg[2]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[2]_rep_n_0 ;
  wire \bram1_a_mux_reg[3]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[3]_rep_n_0 ;
  wire \bram1_a_mux_reg[4]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[4]_rep_n_0 ;
  wire \bram1_a_mux_reg[5]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[5]_rep_n_0 ;
  wire \bram1_a_mux_reg[6]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[6]_rep_n_0 ;
  wire \bram1_a_mux_reg[7]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[7]_rep_n_0 ;
  wire \bram1_a_mux_reg[8]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[8]_rep_n_0 ;
  wire \bram1_a_mux_reg[9]_rep__0_n_0 ;
  wire \bram1_a_mux_reg[9]_rep_n_0 ;
  wire [7:0]bram1_dout;
  wire [17:0]bram2_a_mux;
  wire \bram2_a_mux_reg[0]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[0]_rep_n_0 ;
  wire \bram2_a_mux_reg[10]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[10]_rep_n_0 ;
  wire \bram2_a_mux_reg[11]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[11]_rep_n_0 ;
  wire \bram2_a_mux_reg[12]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[12]_rep_n_0 ;
  wire \bram2_a_mux_reg[13]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[13]_rep_n_0 ;
  wire \bram2_a_mux_reg[14]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[14]_rep_n_0 ;
  wire \bram2_a_mux_reg[15]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[15]_rep_n_0 ;
  wire [17:0]\bram2_a_mux_reg[17]_i_1 ;
  wire \bram2_a_mux_reg[1]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[1]_rep_n_0 ;
  wire \bram2_a_mux_reg[2]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[2]_rep_n_0 ;
  wire \bram2_a_mux_reg[3]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[3]_rep_n_0 ;
  wire \bram2_a_mux_reg[4]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[4]_rep_n_0 ;
  wire \bram2_a_mux_reg[5]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[5]_rep_n_0 ;
  wire \bram2_a_mux_reg[6]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[6]_rep_n_0 ;
  wire \bram2_a_mux_reg[7]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[7]_rep_n_0 ;
  wire \bram2_a_mux_reg[8]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[8]_rep_n_0 ;
  wire \bram2_a_mux_reg[9]_rep__0_n_0 ;
  wire \bram2_a_mux_reg[9]_rep_n_0 ;
  wire [7:0]bram2_d_mux;
  wire [7:0]\bram2_d_mux_reg[7]_i_1 ;
  wire [7:0]bram2_dout;
  wire ena;
  wire i_clk;
  wire i_reset;
  wire inv_done;
  wire inv_ena;
  wire inv_ena_i_1_n_0;
  wire inv_ena_reg_n_0;
  wire lap_done;
  wire lap_ena;
  wire lap_ena_i_1_n_0;
  wire lap_ena_reg_n_0;
  wire [7:0]output_d1_carry;
  wire [17:0]p_1_in__0;
  wire [17:0]p_1_in__0__0;
  wire [7:0]p_1_in__1;
  wire [6:0]pixel_result0;
  wire rea1_fsm_i_1_n_0;
  wire read_enable_input_bram;
  wire read_enable_output_bram;
  wire \sel_bram1_a[0]_i_1_n_0 ;
  wire \sel_bram1_a[1]_i_1_n_0 ;
  wire \sel_bram1_a[2]_i_1_n_0 ;
  wire \sel_bram1_a[2]_i_2_n_0 ;
  wire \sel_bram1_a_reg_n_0_[0] ;
  wire \sel_bram1_a_reg_n_0_[1] ;
  wire \sel_bram1_a_reg_n_0_[2] ;
  wire start_filtering_reg__0;
  wire thr_ena;
  wire thr_ena_i_1_n_0;
  wire thr_ena_reg_n_0;
  wire wea2_fsm;
  wire write_enable_input_bram;
  wire write_enable_output_bram;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_average_filter AVE_FILTER
       (.CO(BRAM1_n_31),
        .E(AVE_FILTER_n_8),
        .\FSM_onehot_f_state_reg[0] (THR_FILTER_n_1),
        .\FSM_onehot_f_state_reg[0]_0 (\FSM_onehot_f_state[5]_i_4_n_0 ),
        .O({BRAM1_n_27,BRAM1_n_28,BRAM1_n_29,BRAM1_n_30}),
        .Q({\FSM_onehot_f_state_reg_n_0_[5] ,avg_ena}),
        .\accu_reg[7]_0 (accu_reg),
        .\accu_reg[7]_1 ({BRAM1_n_32,BRAM1_n_33,BRAM1_n_34,BRAM1_n_35}),
        .\bram1_a_mux_reg[17]_i_1 (\bram1_a_mux_reg[17]_i_1 ),
        .\bram1_a_mux_reg[17]_i_1_0 ({THR_FILTER_n_2,THR_FILTER_n_3,THR_FILTER_n_4,THR_FILTER_n_5,THR_FILTER_n_6,THR_FILTER_n_7,THR_FILTER_n_8,THR_FILTER_n_9,THR_FILTER_n_10,THR_FILTER_n_11,THR_FILTER_n_12,THR_FILTER_n_13,THR_FILTER_n_14,THR_FILTER_n_15,THR_FILTER_n_16,THR_FILTER_n_17,THR_FILTER_n_18,THR_FILTER_n_19}),
        .\bram1_a_mux_reg[17]_i_1_1 ({LAP_FILTER_n_9,LAP_FILTER_n_10,LAP_FILTER_n_11,LAP_FILTER_n_12,LAP_FILTER_n_13,LAP_FILTER_n_14,LAP_FILTER_n_15,LAP_FILTER_n_16,LAP_FILTER_n_17,LAP_FILTER_n_18,LAP_FILTER_n_19,LAP_FILTER_n_20,LAP_FILTER_n_21,LAP_FILTER_n_22,LAP_FILTER_n_23,LAP_FILTER_n_24,LAP_FILTER_n_25,LAP_FILTER_n_26}),
        .\bram2_a_mux_reg[0]_rep__0_i_1 (\sel_bram1_a_reg_n_0_[1] ),
        .\bram2_a_mux_reg[0]_rep__0_i_1_0 (\sel_bram1_a_reg_n_0_[0] ),
        .\bram2_a_mux_reg[17]_i_1 (\bram2_a_mux_reg[17]_i_1 ),
        .\bram2_a_mux_reg[17]_i_1_0 ({THR_FILTER_n_20,THR_FILTER_n_21,THR_FILTER_n_22,THR_FILTER_n_23,THR_FILTER_n_24,THR_FILTER_n_25,THR_FILTER_n_26,THR_FILTER_n_27,THR_FILTER_n_28,THR_FILTER_n_29,THR_FILTER_n_30,THR_FILTER_n_31,THR_FILTER_n_32,THR_FILTER_n_33,THR_FILTER_n_34,THR_FILTER_n_35,THR_FILTER_n_36,THR_FILTER_n_37}),
        .\bram2_a_mux_reg[17]_i_1_1 ({LAP_FILTER_n_27,LAP_FILTER_n_28,LAP_FILTER_n_29,LAP_FILTER_n_30,LAP_FILTER_n_31,LAP_FILTER_n_32,LAP_FILTER_n_33,LAP_FILTER_n_34,LAP_FILTER_n_35,LAP_FILTER_n_36,LAP_FILTER_n_37,LAP_FILTER_n_38,LAP_FILTER_n_39,LAP_FILTER_n_40,LAP_FILTER_n_41,LAP_FILTER_n_42,LAP_FILTER_n_43,LAP_FILTER_n_44}),
        .\bram2_d_mux_reg[0]_i_1 (THR_FILTER_n_0),
        .\bram2_d_mux_reg[7]_i_1 (\bram2_d_mux_reg[7]_i_1 ),
        .\bram2_d_mux_reg[7]_i_1_0 ({LAP_FILTER_n_45,LAP_FILTER_n_46,LAP_FILTER_n_47,LAP_FILTER_n_48,LAP_FILTER_n_49,LAP_FILTER_n_50,LAP_FILTER_n_51,LAP_FILTER_n_52}),
        .ena(ena),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .p_1_in__0(p_1_in__0),
        .p_1_in__0__0(p_1_in__0__0),
        .p_1_in__1(p_1_in__1),
        .start_filtering_reg__0(start_filtering_reg__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inferred_bram_for_image BRAM1
       (.ADDRARDADDR({\bram1_a_mux_reg[15]_rep_n_0 ,\bram1_a_mux_reg[14]_rep_n_0 ,\bram1_a_mux_reg[13]_rep_n_0 ,\bram1_a_mux_reg[12]_rep_n_0 ,\bram1_a_mux_reg[11]_rep_n_0 ,\bram1_a_mux_reg[10]_rep_n_0 ,\bram1_a_mux_reg[9]_rep_n_0 ,\bram1_a_mux_reg[8]_rep_n_0 ,\bram1_a_mux_reg[7]_rep_n_0 ,\bram1_a_mux_reg[6]_rep_n_0 ,\bram1_a_mux_reg[5]_rep_n_0 ,\bram1_a_mux_reg[4]_rep_n_0 ,\bram1_a_mux_reg[3]_rep_n_0 ,\bram1_a_mux_reg[2]_rep_n_0 ,\bram1_a_mux_reg[1]_rep_n_0 ,\bram1_a_mux_reg[0]_rep_n_0 }),
        .CO(BRAM1_n_31),
        .D({BRAM1_n_0,pixel_result0}),
        .DI({BRAM1_n_15,BRAM1_n_16,BRAM1_n_17,BRAM1_n_18}),
        .O({BRAM1_n_27,BRAM1_n_28,BRAM1_n_29,BRAM1_n_30}),
        .Q(bram1_a_mux),
        .S({BRAM1_n_11,BRAM1_n_12,BRAM1_n_13,BRAM1_n_14}),
        .\accu_reg[11] ({LAP_FILTER_n_0,LAP_FILTER_n_1,RESIZE}),
        .\accu_reg[3] (LAP_FILTER_n_8),
        .\accu_reg[7] (accu_reg),
        .\data_out_from_bram_reg_reg[7] (bram2_dout),
        .\data_out_reg[3]_0 ({BRAM1_n_36,BRAM1_n_37}),
        .\data_out_reg[7]_0 ({bram1_dout[7],bram1_dout[1:0]}),
        .\data_out_reg[7]_1 (D),
        .\data_out_reg[7]_2 ({BRAM1_n_32,BRAM1_n_33,BRAM1_n_34,BRAM1_n_35}),
        .\data_out_reg[7]_3 ({BRAM1_n_38,BRAM1_n_39,BRAM1_n_40,BRAM1_n_41}),
        .\data_out_reg[7]_4 (BRAM1_n_42),
        .i_clk(i_clk),
        .output_d1_carry(output_d1_carry),
        .read_enable_input_bram(read_enable_input_bram),
        .read_enable_output_bram(read_enable_output_bram),
        .single_port_bram_reg_0_7_0(Q),
        .single_port_bram_reg_6_6_0({\bram1_a_mux_reg[15]_rep__0_n_0 ,\bram1_a_mux_reg[14]_rep__0_n_0 ,\bram1_a_mux_reg[13]_rep__0_n_0 ,\bram1_a_mux_reg[12]_rep__0_n_0 ,\bram1_a_mux_reg[11]_rep__0_n_0 ,\bram1_a_mux_reg[10]_rep__0_n_0 ,\bram1_a_mux_reg[9]_rep__0_n_0 ,\bram1_a_mux_reg[8]_rep__0_n_0 ,\bram1_a_mux_reg[7]_rep__0_n_0 ,\bram1_a_mux_reg[6]_rep__0_n_0 ,\bram1_a_mux_reg[5]_rep__0_n_0 ,\bram1_a_mux_reg[4]_rep__0_n_0 ,\bram1_a_mux_reg[3]_rep__0_n_0 ,\bram1_a_mux_reg[2]_rep__0_n_0 ,\bram1_a_mux_reg[1]_rep__0_n_0 ,\bram1_a_mux_reg[0]_rep__0_n_0 }),
        .wea2_fsm(wea2_fsm),
        .write_enable_input_bram(write_enable_input_bram));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inferred_bram_for_image__parameterized1 BRAM2
       (.ADDRARDADDR({\bram2_a_mux_reg[15]_rep_n_0 ,\bram2_a_mux_reg[14]_rep_n_0 ,\bram2_a_mux_reg[13]_rep_n_0 ,\bram2_a_mux_reg[12]_rep_n_0 ,\bram2_a_mux_reg[11]_rep_n_0 ,\bram2_a_mux_reg[10]_rep_n_0 ,\bram2_a_mux_reg[9]_rep_n_0 ,\bram2_a_mux_reg[8]_rep_n_0 ,\bram2_a_mux_reg[7]_rep_n_0 ,\bram2_a_mux_reg[6]_rep_n_0 ,\bram2_a_mux_reg[5]_rep_n_0 ,\bram2_a_mux_reg[4]_rep_n_0 ,\bram2_a_mux_reg[3]_rep_n_0 ,\bram2_a_mux_reg[2]_rep_n_0 ,\bram2_a_mux_reg[1]_rep_n_0 ,\bram2_a_mux_reg[0]_rep_n_0 }),
        .Q(bram2_a_mux),
        .\data_out_reg[7]_0 (bram2_dout),
        .i_clk(i_clk),
        .read_enable_output_bram(read_enable_output_bram),
        .single_port_bram_reg_6_6_0({\bram2_a_mux_reg[15]_rep__0_n_0 ,\bram2_a_mux_reg[14]_rep__0_n_0 ,\bram2_a_mux_reg[13]_rep__0_n_0 ,\bram2_a_mux_reg[12]_rep__0_n_0 ,\bram2_a_mux_reg[11]_rep__0_n_0 ,\bram2_a_mux_reg[10]_rep__0_n_0 ,\bram2_a_mux_reg[9]_rep__0_n_0 ,\bram2_a_mux_reg[8]_rep__0_n_0 ,\bram2_a_mux_reg[7]_rep__0_n_0 ,\bram2_a_mux_reg[6]_rep__0_n_0 ,\bram2_a_mux_reg[5]_rep__0_n_0 ,\bram2_a_mux_reg[4]_rep__0_n_0 ,\bram2_a_mux_reg[3]_rep__0_n_0 ,\bram2_a_mux_reg[2]_rep__0_n_0 ,\bram2_a_mux_reg[1]_rep__0_n_0 ,\bram2_a_mux_reg[0]_rep__0_n_0 }),
        .single_port_bram_reg_7_7_0(bram2_d_mux),
        .wea2_fsm(wea2_fsm),
        .write_enable_output_bram(write_enable_output_bram));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_f_state[0]_i_1 
       (.I0(write_enable_input_bram),
        .I1(\FSM_onehot_f_state_reg_n_0_[5] ),
        .O(\FSM_onehot_f_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_onehot_f_state[1]_i_1 
       (.I0(\FSM_onehot_f_state_reg[2]_0 [1]),
        .I1(\FSM_onehot_f_state_reg[2]_0 [0]),
        .I2(\FSM_onehot_f_state[4]_i_2_n_0 ),
        .I3(\FSM_onehot_f_state_reg_n_0_[0] ),
        .O(\FSM_onehot_f_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \FSM_onehot_f_state[2]_i_1 
       (.I0(\FSM_onehot_f_state[4]_i_2_n_0 ),
        .I1(\FSM_onehot_f_state_reg[2]_0 [1]),
        .I2(\FSM_onehot_f_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_f_state_reg[2]_0 [0]),
        .O(\FSM_onehot_f_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_onehot_f_state[3]_i_1 
       (.I0(\FSM_onehot_f_state_reg[2]_0 [1]),
        .I1(\FSM_onehot_f_state_reg[2]_0 [0]),
        .I2(\FSM_onehot_f_state[4]_i_2_n_0 ),
        .I3(\FSM_onehot_f_state_reg_n_0_[0] ),
        .O(\FSM_onehot_f_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hCC04)) 
    \FSM_onehot_f_state[4]_i_1 
       (.I0(\FSM_onehot_f_state_reg[2]_0 [0]),
        .I1(\FSM_onehot_f_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_f_state_reg[2]_0 [1]),
        .I3(\FSM_onehot_f_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_f_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_f_state[4]_i_2 
       (.I0(\FSM_onehot_f_state_reg[2]_0 [6]),
        .I1(\FSM_onehot_f_state_reg[2]_0 [7]),
        .I2(\FSM_onehot_f_state_reg[2]_0 [4]),
        .I3(\FSM_onehot_f_state_reg[2]_0 [5]),
        .I4(\FSM_onehot_f_state_reg[2]_0 [2]),
        .I5(\FSM_onehot_f_state_reg[2]_0 [3]),
        .O(\FSM_onehot_f_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFFFFFE)) 
    \FSM_onehot_f_state[5]_i_2 
       (.I0(\FSM_onehot_f_state_reg_n_0_[5] ),
        .I1(thr_ena),
        .I2(lap_ena),
        .I3(inv_ena),
        .I4(avg_ena),
        .I5(write_enable_input_bram),
        .O(\FSM_onehot_f_state[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_f_state[5]_i_4 
       (.I0(\FSM_onehot_f_state[4]_i_2_n_0 ),
        .I1(\FSM_onehot_f_state_reg_n_0_[0] ),
        .O(\FSM_onehot_f_state[5]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_f_state_reg[0] 
       (.C(i_clk),
        .CE(AVE_FILTER_n_8),
        .D(\FSM_onehot_f_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_f_state_reg_n_0_[0] ),
        .S(i_reset));
  (* FSM_ENCODED_STATES = "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_f_state_reg[1] 
       (.C(i_clk),
        .CE(AVE_FILTER_n_8),
        .D(\FSM_onehot_f_state[1]_i_1_n_0 ),
        .Q(inv_ena),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_f_state_reg[2] 
       (.C(i_clk),
        .CE(AVE_FILTER_n_8),
        .D(\FSM_onehot_f_state[2]_i_1_n_0 ),
        .Q(thr_ena),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_f_state_reg[3] 
       (.C(i_clk),
        .CE(AVE_FILTER_n_8),
        .D(\FSM_onehot_f_state[3]_i_1_n_0 ),
        .Q(lap_ena),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_f_state_reg[4] 
       (.C(i_clk),
        .CE(AVE_FILTER_n_8),
        .D(\FSM_onehot_f_state[4]_i_1_n_0 ),
        .Q(avg_ena),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_f_state_reg[5] 
       (.C(i_clk),
        .CE(AVE_FILTER_n_8),
        .D(\FSM_onehot_f_state[5]_i_2_n_0 ),
        .Q(\FSM_onehot_f_state_reg_n_0_[5] ),
        .R(i_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_inversion_filter INV_FILTER
       (.D({INV_FILTER_n_1,INV_FILTER_n_2,INV_FILTER_n_3,INV_FILTER_n_4,INV_FILTER_n_5,INV_FILTER_n_6,INV_FILTER_n_7,INV_FILTER_n_8}),
        .\addr0_reg[0]_0 (INV_FILTER_n_75),
        .\addr0_reg[0]_1 (INV_FILTER_n_76),
        .\addr0_reg[10]_0 (INV_FILTER_n_55),
        .\addr0_reg[10]_1 (INV_FILTER_n_56),
        .\addr0_reg[11]_0 (INV_FILTER_n_53),
        .\addr0_reg[11]_1 (INV_FILTER_n_54),
        .\addr0_reg[12]_0 (INV_FILTER_n_51),
        .\addr0_reg[12]_1 (INV_FILTER_n_52),
        .\addr0_reg[13]_0 (INV_FILTER_n_49),
        .\addr0_reg[13]_1 (INV_FILTER_n_50),
        .\addr0_reg[14]_0 (INV_FILTER_n_47),
        .\addr0_reg[14]_1 (INV_FILTER_n_48),
        .\addr0_reg[15]_0 (INV_FILTER_n_45),
        .\addr0_reg[15]_1 (INV_FILTER_n_46),
        .\addr0_reg[17]_0 ({INV_FILTER_n_9,INV_FILTER_n_10,INV_FILTER_n_11,INV_FILTER_n_12,INV_FILTER_n_13,INV_FILTER_n_14,INV_FILTER_n_15,INV_FILTER_n_16,INV_FILTER_n_17,INV_FILTER_n_18,INV_FILTER_n_19,INV_FILTER_n_20,INV_FILTER_n_21,INV_FILTER_n_22,INV_FILTER_n_23,INV_FILTER_n_24,INV_FILTER_n_25,INV_FILTER_n_26}),
        .\addr0_reg[1]_0 (INV_FILTER_n_73),
        .\addr0_reg[1]_1 (INV_FILTER_n_74),
        .\addr0_reg[2]_0 (INV_FILTER_n_71),
        .\addr0_reg[2]_1 (INV_FILTER_n_72),
        .\addr0_reg[3]_0 (INV_FILTER_n_69),
        .\addr0_reg[3]_1 (INV_FILTER_n_70),
        .\addr0_reg[4]_0 (INV_FILTER_n_67),
        .\addr0_reg[4]_1 (INV_FILTER_n_68),
        .\addr0_reg[5]_0 (INV_FILTER_n_65),
        .\addr0_reg[5]_1 (INV_FILTER_n_66),
        .\addr0_reg[6]_0 (INV_FILTER_n_63),
        .\addr0_reg[6]_1 (INV_FILTER_n_64),
        .\addr0_reg[7]_0 (INV_FILTER_n_61),
        .\addr0_reg[7]_1 (INV_FILTER_n_62),
        .\addr0_reg[8]_0 (INV_FILTER_n_59),
        .\addr0_reg[8]_1 (INV_FILTER_n_60),
        .\addr0_reg[9]_0 (INV_FILTER_n_57),
        .\addr0_reg[9]_1 (INV_FILTER_n_58),
        .\countH_reg[0]_0 (inv_ena_reg_n_0),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .inv_done(inv_done),
        .\output_a_reg[0]_0 (INV_FILTER_n_107),
        .\output_a_reg[0]_1 (INV_FILTER_n_108),
        .\output_a_reg[10]_0 (INV_FILTER_n_87),
        .\output_a_reg[10]_1 (INV_FILTER_n_88),
        .\output_a_reg[11]_0 (INV_FILTER_n_85),
        .\output_a_reg[11]_1 (INV_FILTER_n_86),
        .\output_a_reg[12]_0 (INV_FILTER_n_83),
        .\output_a_reg[12]_1 (INV_FILTER_n_84),
        .\output_a_reg[13]_0 (INV_FILTER_n_81),
        .\output_a_reg[13]_1 (INV_FILTER_n_82),
        .\output_a_reg[14]_0 (INV_FILTER_n_79),
        .\output_a_reg[14]_1 (INV_FILTER_n_80),
        .\output_a_reg[15]_0 (INV_FILTER_n_77),
        .\output_a_reg[15]_1 (INV_FILTER_n_78),
        .\output_a_reg[17]_0 ({INV_FILTER_n_27,INV_FILTER_n_28,INV_FILTER_n_29,INV_FILTER_n_30,INV_FILTER_n_31,INV_FILTER_n_32,INV_FILTER_n_33,INV_FILTER_n_34,INV_FILTER_n_35,INV_FILTER_n_36,INV_FILTER_n_37,INV_FILTER_n_38,INV_FILTER_n_39,INV_FILTER_n_40,INV_FILTER_n_41,INV_FILTER_n_42,INV_FILTER_n_43,INV_FILTER_n_44}),
        .\output_a_reg[1]_0 (INV_FILTER_n_105),
        .\output_a_reg[1]_1 (INV_FILTER_n_106),
        .\output_a_reg[2]_0 (INV_FILTER_n_103),
        .\output_a_reg[2]_1 (INV_FILTER_n_104),
        .\output_a_reg[3]_0 (INV_FILTER_n_101),
        .\output_a_reg[3]_1 (INV_FILTER_n_102),
        .\output_a_reg[4]_0 (INV_FILTER_n_99),
        .\output_a_reg[4]_1 (INV_FILTER_n_100),
        .\output_a_reg[5]_0 (INV_FILTER_n_97),
        .\output_a_reg[5]_1 (INV_FILTER_n_98),
        .\output_a_reg[6]_0 (INV_FILTER_n_95),
        .\output_a_reg[6]_1 (INV_FILTER_n_96),
        .\output_a_reg[7]_0 (INV_FILTER_n_93),
        .\output_a_reg[7]_1 (INV_FILTER_n_94),
        .\output_a_reg[8]_0 (INV_FILTER_n_91),
        .\output_a_reg[8]_1 (INV_FILTER_n_92),
        .\output_a_reg[9]_0 (INV_FILTER_n_89),
        .\output_a_reg[9]_1 (INV_FILTER_n_90),
        .p_1_in__0(p_1_in__0),
        .p_1_in__0__0(p_1_in__0__0),
        .p_1_in__1(p_1_in__1),
        .\pixel_result_reg[7]_0 ({BRAM1_n_0,pixel_result0}),
        .single_port_bram_reg_7_7(\sel_bram1_a_reg_n_0_[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lapacian_filter LAP_FILTER
       (.Q({LAP_FILTER_n_0,LAP_FILTER_n_1,RESIZE}),
        .\accu_reg[11]_0 (BRAM1_n_42),
        .\accu_reg[11]_1 ({bram1_dout[7],bram1_dout[1:0]}),
        .\accu_reg[3]_0 ({BRAM1_n_36,BRAM1_n_37}),
        .\accu_reg[7]_0 ({BRAM1_n_38,BRAM1_n_39,BRAM1_n_40,BRAM1_n_41}),
        .\addr0_reg[17]_0 ({LAP_FILTER_n_9,LAP_FILTER_n_10,LAP_FILTER_n_11,LAP_FILTER_n_12,LAP_FILTER_n_13,LAP_FILTER_n_14,LAP_FILTER_n_15,LAP_FILTER_n_16,LAP_FILTER_n_17,LAP_FILTER_n_18,LAP_FILTER_n_19,LAP_FILTER_n_20,LAP_FILTER_n_21,LAP_FILTER_n_22,LAP_FILTER_n_23,LAP_FILTER_n_24,LAP_FILTER_n_25,LAP_FILTER_n_26}),
        .\countH_reg[0]_0 (lap_ena_reg_n_0),
        .\countV_reg[11]_0 (LAP_FILTER_n_8),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .lap_done(lap_done),
        .\output_a_reg[17]_0 ({LAP_FILTER_n_27,LAP_FILTER_n_28,LAP_FILTER_n_29,LAP_FILTER_n_30,LAP_FILTER_n_31,LAP_FILTER_n_32,LAP_FILTER_n_33,LAP_FILTER_n_34,LAP_FILTER_n_35,LAP_FILTER_n_36,LAP_FILTER_n_37,LAP_FILTER_n_38,LAP_FILTER_n_39,LAP_FILTER_n_40,LAP_FILTER_n_41,LAP_FILTER_n_42,LAP_FILTER_n_43,LAP_FILTER_n_44}),
        .\output_d_reg[7]_0 ({LAP_FILTER_n_45,LAP_FILTER_n_46,LAP_FILTER_n_47,LAP_FILTER_n_48,LAP_FILTER_n_49,LAP_FILTER_n_50,LAP_FILTER_n_51,LAP_FILTER_n_52}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_filter THR_FILTER
       (.DI({BRAM1_n_15,BRAM1_n_16,BRAM1_n_17,BRAM1_n_18}),
        .Q({lap_ena,thr_ena,inv_ena}),
        .S({BRAM1_n_11,BRAM1_n_12,BRAM1_n_13,BRAM1_n_14}),
        .\addr0_reg[17]_0 ({THR_FILTER_n_2,THR_FILTER_n_3,THR_FILTER_n_4,THR_FILTER_n_5,THR_FILTER_n_6,THR_FILTER_n_7,THR_FILTER_n_8,THR_FILTER_n_9,THR_FILTER_n_10,THR_FILTER_n_11,THR_FILTER_n_12,THR_FILTER_n_13,THR_FILTER_n_14,THR_FILTER_n_15,THR_FILTER_n_16,THR_FILTER_n_17,THR_FILTER_n_18,THR_FILTER_n_19}),
        .\countH_reg[0]_0 (thr_ena_reg_n_0),
        .done_reg_0(THR_FILTER_n_1),
        .i_clk(i_clk),
        .i_reset(i_reset),
        .inv_done(inv_done),
        .lap_done(lap_done),
        .\output_a_reg[17]_0 ({THR_FILTER_n_20,THR_FILTER_n_21,THR_FILTER_n_22,THR_FILTER_n_23,THR_FILTER_n_24,THR_FILTER_n_25,THR_FILTER_n_26,THR_FILTER_n_27,THR_FILTER_n_28,THR_FILTER_n_29,THR_FILTER_n_30,THR_FILTER_n_31,THR_FILTER_n_32,THR_FILTER_n_33,THR_FILTER_n_34,THR_FILTER_n_35,THR_FILTER_n_36,THR_FILTER_n_37}),
        .\output_d_reg[0]_0 (THR_FILTER_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    avg_ena_i_1
       (.I0(\FSM_onehot_f_state_reg_n_0_[5] ),
        .I1(avg_ena),
        .I2(ena),
        .O(avg_ena_i_1_n_0));
  FDRE avg_ena_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(avg_ena_i_1_n_0),
        .Q(ena),
        .R(i_reset));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[0] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_26),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[0]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_75),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[0]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[0]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_76),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[0]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[10] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_16),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[10]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_55),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[10]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[10]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_56),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[10]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[11] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_15),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[11]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_53),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[11]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[11]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_54),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[11]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[12] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_14),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[12]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_51),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[12]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[12]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_52),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[12]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[13] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_13),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[13]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_49),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[13]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[13]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_50),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[13]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[14] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_12),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[14]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_47),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[14]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[14]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_48),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[14]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[15] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_11),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[15]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_45),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[15]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[15]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_46),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[15]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[16] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_10),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[17] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_9),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[17]));
  LUT3 #(
    .INIT(8'h37)) 
    \bram1_a_mux_reg[17]_i_2 
       (.I0(\sel_bram1_a_reg_n_0_[1] ),
        .I1(\sel_bram1_a_reg_n_0_[2] ),
        .I2(\sel_bram1_a_reg_n_0_[0] ),
        .O(\bram1_a_mux_reg[17]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[1] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_25),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[1]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_73),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[1]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[1]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_74),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[1]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[2] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_24),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[2]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_71),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[2]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[2]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_72),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[2]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[3] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_23),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[3]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_69),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[3]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[3]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_70),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[3]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[4] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_22),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[4]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_67),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[4]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[4]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_68),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[4]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[5] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_21),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[5]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_65),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[5]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[5]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_66),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[5]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[6] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_20),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[6]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_63),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[6]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[6]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_64),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[6]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[7] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_19),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[7]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_61),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[7]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[7]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_62),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[7]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[8] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_18),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[8]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_59),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[8]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[8]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_60),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[8]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[9] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_17),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram1_a_mux[9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[9]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_57),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[9]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram1_a_mux_reg[9]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_58),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram1_a_mux_reg[9]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[0] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_44),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[0]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_107),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[0]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[0]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_108),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[0]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[10] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_34),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[10]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_87),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[10]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[10]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_88),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[10]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[11] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_33),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[11]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_85),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[11]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[11]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_86),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[11]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[12] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_32),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[12]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_83),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[12]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[12]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_84),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[12]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[13] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_31),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[13]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_81),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[13]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[13]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_82),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[13]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[14] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_30),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[14]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_79),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[14]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[14]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_80),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[14]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[15] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_29),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[15]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_77),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[15]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[15]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_78),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[15]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[16] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_28),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[17] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_27),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[1] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_43),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[1]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_105),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[1]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[1]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_106),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[1]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[2] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_42),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[2]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_103),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[2]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[2]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_104),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[2]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[3] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_41),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[3]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_101),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[3]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[3]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_102),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[3]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[4] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_40),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[4]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_99),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[4]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[4]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_100),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[4]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[5] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_39),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[5]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_97),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[5]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[5]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_98),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[5]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[6] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_38),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[6]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_95),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[6]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[6]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_96),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[6]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[7] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_37),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[7]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_93),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[7]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[7]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_94),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[7]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[8] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_36),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[8]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_91),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[8]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[8]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_92),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[8]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[9] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_35),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_a_mux[9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[9]_rep 
       (.CLR(1'b0),
        .D(INV_FILTER_n_89),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[9]_rep_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_a_mux_reg[9]_rep__0 
       (.CLR(1'b0),
        .D(INV_FILTER_n_90),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\bram2_a_mux_reg[9]_rep__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_d_mux_reg[0] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_8),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_d_mux[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_d_mux_reg[1] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_7),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_d_mux[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_d_mux_reg[2] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_6),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_d_mux[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_d_mux_reg[3] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_5),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_d_mux[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_d_mux_reg[4] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_4),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_d_mux[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_d_mux_reg[5] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_3),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_d_mux[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_d_mux_reg[6] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_2),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_d_mux[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \bram2_d_mux_reg[7] 
       (.CLR(1'b0),
        .D(INV_FILTER_n_1),
        .G(\bram1_a_mux_reg[17]_i_2_n_0 ),
        .GE(1'b1),
        .Q(bram2_d_mux[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    inv_ena_i_1
       (.I0(\FSM_onehot_f_state_reg_n_0_[5] ),
        .I1(inv_ena),
        .I2(inv_ena_reg_n_0),
        .O(inv_ena_i_1_n_0));
  FDRE inv_ena_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(inv_ena_i_1_n_0),
        .Q(inv_ena_reg_n_0),
        .R(i_reset));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    lap_ena_i_1
       (.I0(\FSM_onehot_f_state_reg_n_0_[5] ),
        .I1(lap_ena),
        .I2(lap_ena_reg_n_0),
        .O(lap_ena_i_1_n_0));
  FDRE lap_ena_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(lap_ena_i_1_n_0),
        .Q(lap_ena_reg_n_0),
        .R(i_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFC)) 
    rea1_fsm_i_1
       (.I0(\FSM_onehot_f_state_reg_n_0_[5] ),
        .I1(avg_ena),
        .I2(inv_ena),
        .I3(lap_ena),
        .I4(thr_ena),
        .I5(wea2_fsm),
        .O(rea1_fsm_i_1_n_0));
  FDRE rea1_fsm_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(rea1_fsm_i_1_n_0),
        .Q(wea2_fsm),
        .R(i_reset));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sel_bram1_a[0]_i_1 
       (.I0(avg_ena),
        .I1(thr_ena),
        .I2(\sel_bram1_a[2]_i_2_n_0 ),
        .I3(\sel_bram1_a_reg_n_0_[0] ),
        .O(\sel_bram1_a[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sel_bram1_a[1]_i_1 
       (.I0(lap_ena),
        .I1(thr_ena),
        .I2(\sel_bram1_a[2]_i_2_n_0 ),
        .I3(\sel_bram1_a_reg_n_0_[1] ),
        .O(\sel_bram1_a[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sel_bram1_a[2]_i_1 
       (.I0(inv_ena),
        .I1(\sel_bram1_a[2]_i_2_n_0 ),
        .I2(\sel_bram1_a_reg_n_0_[2] ),
        .O(\sel_bram1_a[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \sel_bram1_a[2]_i_2 
       (.I0(thr_ena),
        .I1(lap_ena),
        .I2(inv_ena),
        .I3(avg_ena),
        .I4(\FSM_onehot_f_state_reg_n_0_[5] ),
        .I5(i_reset),
        .O(\sel_bram1_a[2]_i_2_n_0 ));
  FDRE \sel_bram1_a_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sel_bram1_a[0]_i_1_n_0 ),
        .Q(\sel_bram1_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sel_bram1_a_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sel_bram1_a[1]_i_1_n_0 ),
        .Q(\sel_bram1_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sel_bram1_a_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\sel_bram1_a[2]_i_1_n_0 ),
        .Q(\sel_bram1_a_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    thr_ena_i_1
       (.I0(\FSM_onehot_f_state_reg_n_0_[5] ),
        .I1(thr_ena),
        .I2(thr_ena_reg_n_0),
        .O(thr_ena_i_1_n_0));
  FDRE thr_ena_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(thr_ena_i_1_n_0),
        .Q(thr_ena_reg_n_0),
        .R(i_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx
   (rx_tx_dv_flag,
    Q,
    D,
    rx_image_in_reg,
    i_clk,
    i_reset,
    bram_input_addr0,
    bram_output_addr,
    read_enable_input_bram,
    write_enable_input_bram,
    read_enable_output_bram,
    write_enable_output_bram);
  output rx_tx_dv_flag;
  output [17:0]Q;
  output [7:0]D;
  input rx_image_in_reg;
  input i_clk;
  input i_reset;
  input bram_input_addr0;
  input bram_output_addr;
  input read_enable_input_bram;
  input write_enable_input_bram;
  input read_enable_output_bram;
  input write_enable_output_bram;

  wire [7:0]D;
  wire \FSM_onehot_Rx_UART_State[0]_i_1_n_0 ;
  wire \FSM_onehot_Rx_UART_State[0]_i_2_n_0 ;
  wire \FSM_onehot_Rx_UART_State[1]_i_1_n_0 ;
  wire \FSM_onehot_Rx_UART_State[1]_i_2_n_0 ;
  wire \FSM_onehot_Rx_UART_State[2]_i_1_n_0 ;
  wire \FSM_onehot_Rx_UART_State[2]_i_2_n_0 ;
  wire \FSM_onehot_Rx_UART_State[2]_i_3_n_0 ;
  wire \FSM_onehot_Rx_UART_State[2]_i_4_n_0 ;
  wire \FSM_onehot_Rx_UART_State[3]_i_1_n_0 ;
  wire \FSM_onehot_Rx_UART_State[4]_i_1_n_0 ;
  wire \FSM_onehot_Rx_UART_State[4]_i_2_n_0 ;
  wire \FSM_onehot_Rx_UART_State[4]_i_3_n_0 ;
  wire \FSM_onehot_Rx_UART_State[5]_i_1_n_0 ;
  wire \FSM_onehot_Rx_UART_State[5]_i_2_n_0 ;
  wire \FSM_onehot_Rx_UART_State_reg_n_0_[0] ;
  wire \FSM_onehot_Rx_UART_State_reg_n_0_[1] ;
  wire \FSM_onehot_Rx_UART_State_reg_n_0_[2] ;
  wire \FSM_onehot_Rx_UART_State_reg_n_0_[3] ;
  wire \FSM_onehot_Rx_UART_State_reg_n_0_[4] ;
  wire \FSM_onehot_Rx_UART_State_reg_n_0_[5] ;
  wire [17:0]Q;
  wire bram_input_addr0;
  wire bram_output_addr;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7__2_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__1_i_5__1_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_7__3_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i_clk;
  wire i_reset;
  wire [31:1]in21;
  wire o_rx_dv_i_1_n_0;
  wire read_enable_input_bram;
  wire read_enable_output_bram;
  wire rx_image_in_reg;
  wire rx_num_counter_reg;
  wire \rx_num_counter_reg0_inferred__1/i__carry__0_n_0 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__0_n_1 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__0_n_2 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__0_n_3 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__1_n_0 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__1_n_1 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__1_n_2 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__1_n_3 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__2_n_0 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__2_n_1 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__2_n_2 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry__2_n_3 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry_n_0 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry_n_1 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry_n_2 ;
  wire \rx_num_counter_reg0_inferred__1/i__carry_n_3 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__0_n_0 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__0_n_1 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__0_n_2 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__0_n_3 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__1_n_0 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__1_n_1 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__1_n_2 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__1_n_3 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__2_n_1 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__2_n_2 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry__2_n_3 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry_n_0 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry_n_1 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry_n_2 ;
  wire \rx_num_counter_reg1_inferred__2/i__carry_n_3 ;
  wire \rx_num_counter_reg[0]_i_1_n_0 ;
  wire \rx_num_counter_reg[10]_i_1_n_0 ;
  wire \rx_num_counter_reg[11]_i_1_n_0 ;
  wire \rx_num_counter_reg[12]_i_1_n_0 ;
  wire \rx_num_counter_reg[13]_i_1_n_0 ;
  wire \rx_num_counter_reg[14]_i_1_n_0 ;
  wire \rx_num_counter_reg[15]_i_1_n_0 ;
  wire \rx_num_counter_reg[16]_i_1_n_0 ;
  wire \rx_num_counter_reg[17]_i_1_n_0 ;
  wire \rx_num_counter_reg[18]_i_1_n_0 ;
  wire \rx_num_counter_reg[19]_i_1_n_0 ;
  wire \rx_num_counter_reg[1]_i_1_n_0 ;
  wire \rx_num_counter_reg[20]_i_1_n_0 ;
  wire \rx_num_counter_reg[21]_i_1_n_0 ;
  wire \rx_num_counter_reg[22]_i_1_n_0 ;
  wire \rx_num_counter_reg[23]_i_1_n_0 ;
  wire \rx_num_counter_reg[24]_i_1_n_0 ;
  wire \rx_num_counter_reg[25]_i_1_n_0 ;
  wire \rx_num_counter_reg[26]_i_1_n_0 ;
  wire \rx_num_counter_reg[27]_i_1_n_0 ;
  wire \rx_num_counter_reg[28]_i_1_n_0 ;
  wire \rx_num_counter_reg[29]_i_1_n_0 ;
  wire \rx_num_counter_reg[2]_i_1_n_0 ;
  wire \rx_num_counter_reg[30]_i_1_n_0 ;
  wire \rx_num_counter_reg[31]_i_2_n_0 ;
  wire \rx_num_counter_reg[3]_i_1_n_0 ;
  wire \rx_num_counter_reg[4]_i_1_n_0 ;
  wire \rx_num_counter_reg[5]_i_1_n_0 ;
  wire \rx_num_counter_reg[6]_i_1_n_0 ;
  wire \rx_num_counter_reg[7]_i_1_n_0 ;
  wire \rx_num_counter_reg[8]_i_1_n_0 ;
  wire \rx_num_counter_reg[9]_i_1_n_0 ;
  wire \rx_num_counter_reg_reg[12]_i_2_n_0 ;
  wire \rx_num_counter_reg_reg[12]_i_2_n_1 ;
  wire \rx_num_counter_reg_reg[12]_i_2_n_2 ;
  wire \rx_num_counter_reg_reg[12]_i_2_n_3 ;
  wire \rx_num_counter_reg_reg[16]_i_2_n_0 ;
  wire \rx_num_counter_reg_reg[16]_i_2_n_1 ;
  wire \rx_num_counter_reg_reg[16]_i_2_n_2 ;
  wire \rx_num_counter_reg_reg[16]_i_2_n_3 ;
  wire \rx_num_counter_reg_reg[20]_i_2_n_0 ;
  wire \rx_num_counter_reg_reg[20]_i_2_n_1 ;
  wire \rx_num_counter_reg_reg[20]_i_2_n_2 ;
  wire \rx_num_counter_reg_reg[20]_i_2_n_3 ;
  wire \rx_num_counter_reg_reg[24]_i_2_n_0 ;
  wire \rx_num_counter_reg_reg[24]_i_2_n_1 ;
  wire \rx_num_counter_reg_reg[24]_i_2_n_2 ;
  wire \rx_num_counter_reg_reg[24]_i_2_n_3 ;
  wire \rx_num_counter_reg_reg[28]_i_2_n_0 ;
  wire \rx_num_counter_reg_reg[28]_i_2_n_1 ;
  wire \rx_num_counter_reg_reg[28]_i_2_n_2 ;
  wire \rx_num_counter_reg_reg[28]_i_2_n_3 ;
  wire \rx_num_counter_reg_reg[31]_i_3_n_2 ;
  wire \rx_num_counter_reg_reg[31]_i_3_n_3 ;
  wire \rx_num_counter_reg_reg[4]_i_2_n_0 ;
  wire \rx_num_counter_reg_reg[4]_i_2_n_1 ;
  wire \rx_num_counter_reg_reg[4]_i_2_n_2 ;
  wire \rx_num_counter_reg_reg[4]_i_2_n_3 ;
  wire \rx_num_counter_reg_reg[8]_i_2_n_0 ;
  wire \rx_num_counter_reg_reg[8]_i_2_n_1 ;
  wire \rx_num_counter_reg_reg[8]_i_2_n_2 ;
  wire \rx_num_counter_reg_reg[8]_i_2_n_3 ;
  wire \rx_num_counter_reg_reg_n_0_[18] ;
  wire \rx_num_counter_reg_reg_n_0_[19] ;
  wire \rx_num_counter_reg_reg_n_0_[20] ;
  wire \rx_num_counter_reg_reg_n_0_[21] ;
  wire \rx_num_counter_reg_reg_n_0_[22] ;
  wire \rx_num_counter_reg_reg_n_0_[23] ;
  wire \rx_num_counter_reg_reg_n_0_[24] ;
  wire \rx_num_counter_reg_reg_n_0_[25] ;
  wire \rx_num_counter_reg_reg_n_0_[26] ;
  wire \rx_num_counter_reg_reg_n_0_[27] ;
  wire \rx_num_counter_reg_reg_n_0_[28] ;
  wire \rx_num_counter_reg_reg_n_0_[29] ;
  wire \rx_num_counter_reg_reg_n_0_[30] ;
  wire \rx_num_counter_reg_reg_n_0_[31] ;
  wire rx_tx_dv_flag;
  wire \s_baud_counter[0]_i_1__1_n_0 ;
  wire \s_baud_counter[1]_i_1__1_n_0 ;
  wire \s_baud_counter[2]_i_1__1_n_0 ;
  wire \s_baud_counter[3]_i_1_n_0 ;
  wire \s_baud_counter[4]_i_1__1_n_0 ;
  wire \s_baud_counter[4]_i_2_n_0 ;
  wire \s_baud_counter[4]_i_3_n_0 ;
  wire \s_baud_counter[5]_i_1__1_n_0 ;
  wire \s_baud_counter[5]_i_2_n_0 ;
  wire \s_baud_counter[6]_i_1__1_n_0 ;
  wire \s_baud_counter[7]_i_1_n_0 ;
  wire \s_baud_counter[7]_i_2__1_n_0 ;
  wire \s_baud_counter[7]_i_3_n_0 ;
  wire \s_baud_counter[7]_i_4_n_0 ;
  wire \s_baud_counter[7]_i_5_n_0 ;
  wire \s_baud_counter_reg_n_0_[0] ;
  wire \s_baud_counter_reg_n_0_[1] ;
  wire \s_baud_counter_reg_n_0_[2] ;
  wire \s_baud_counter_reg_n_0_[3] ;
  wire \s_baud_counter_reg_n_0_[4] ;
  wire \s_baud_counter_reg_n_0_[5] ;
  wire \s_baud_counter_reg_n_0_[6] ;
  wire \s_baud_counter_reg_n_0_[7] ;
  wire s_data_in_reg;
  wire s_data_in_rx;
  wire \s_data_out_byte_rx[0]_i_1_n_0 ;
  wire \s_data_out_byte_rx[1]_i_1_n_0 ;
  wire \s_data_out_byte_rx[2]_i_1_n_0 ;
  wire \s_data_out_byte_rx[3]_i_1_n_0 ;
  wire \s_data_out_byte_rx[3]_i_2_n_0 ;
  wire \s_data_out_byte_rx[4]_i_1_n_0 ;
  wire \s_data_out_byte_rx[5]_i_1_n_0 ;
  wire \s_data_out_byte_rx[6]_i_1_n_0 ;
  wire \s_data_out_byte_rx[6]_i_2_n_0 ;
  wire \s_data_out_byte_rx[7]_i_1_n_0 ;
  wire \s_data_out_byte_rx[7]_i_2_n_0 ;
  wire \s_rx_bit_counter[0]_i_1_n_0 ;
  wire \s_rx_bit_counter[1]_i_1_n_0 ;
  wire \s_rx_bit_counter[2]_i_1_n_0 ;
  wire \s_rx_bit_counter[2]_i_2__0_n_0 ;
  wire \s_rx_bit_counter_reg_n_0_[0] ;
  wire \s_rx_bit_counter_reg_n_0_[1] ;
  wire \s_rx_bit_counter_reg_n_0_[2] ;
  wire write_enable_input_bram;
  wire write_enable_output_bram;
  wire [3:0]\NLW_rx_num_counter_reg0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_rx_num_counter_reg0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rx_num_counter_reg0_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_rx_num_counter_reg0_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW_rx_num_counter_reg1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_rx_num_counter_reg1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_rx_num_counter_reg1_inferred__2/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_rx_num_counter_reg1_inferred__2/i__carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_rx_num_counter_reg_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_rx_num_counter_reg_reg[31]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFAFAA2F22)) 
    \FSM_onehot_Rx_UART_State[0]_i_1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I2(bram_input_addr0),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .I4(\FSM_onehot_Rx_UART_State_reg_n_0_[0] ),
        .I5(\FSM_onehot_Rx_UART_State[0]_i_2_n_0 ),
        .O(\FSM_onehot_Rx_UART_State[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00080200)) 
    \FSM_onehot_Rx_UART_State[0]_i_2 
       (.I0(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I1(read_enable_input_bram),
        .I2(write_enable_input_bram),
        .I3(read_enable_output_bram),
        .I4(write_enable_output_bram),
        .I5(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .O(\FSM_onehot_Rx_UART_State[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_Rx_UART_State[1]_i_1 
       (.I0(\FSM_onehot_Rx_UART_State[1]_i_2_n_0 ),
        .I1(s_data_in_rx),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[0] ),
        .O(\FSM_onehot_Rx_UART_State[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \FSM_onehot_Rx_UART_State[1]_i_2 
       (.I0(\FSM_onehot_Rx_UART_State_reg_n_0_[1] ),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_4_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[3] ),
        .I3(\s_baud_counter_reg_n_0_[4] ),
        .I4(\s_baud_counter_reg_n_0_[7] ),
        .I5(\s_baud_counter_reg_n_0_[5] ),
        .O(\FSM_onehot_Rx_UART_State[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF1F1111)) 
    \FSM_onehot_Rx_UART_State[2]_i_1 
       (.I0(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I1(s_data_in_rx),
        .I2(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I3(\FSM_onehot_Rx_UART_State[2]_i_3_n_0 ),
        .I4(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .O(\FSM_onehot_Rx_UART_State[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_onehot_Rx_UART_State[2]_i_2 
       (.I0(\FSM_onehot_Rx_UART_State_reg_n_0_[1] ),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_4_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[3] ),
        .I3(\s_baud_counter_reg_n_0_[4] ),
        .I4(\s_baud_counter_reg_n_0_[7] ),
        .I5(\s_baud_counter_reg_n_0_[5] ),
        .O(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_onehot_Rx_UART_State[2]_i_3 
       (.I0(\s_rx_bit_counter_reg_n_0_[2] ),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .O(\FSM_onehot_Rx_UART_State[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \FSM_onehot_Rx_UART_State[2]_i_4 
       (.I0(\s_baud_counter_reg_n_0_[1] ),
        .I1(\s_baud_counter_reg_n_0_[0] ),
        .I2(\s_baud_counter_reg_n_0_[2] ),
        .I3(\s_baud_counter_reg_n_0_[6] ),
        .O(\FSM_onehot_Rx_UART_State[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC000AAAA0000AAAA)) 
    \FSM_onehot_Rx_UART_State[3]_i_1 
       (.I0(\FSM_onehot_Rx_UART_State_reg_n_0_[3] ),
        .I1(\s_rx_bit_counter_reg_n_0_[2] ),
        .I2(\s_rx_bit_counter_reg_n_0_[1] ),
        .I3(\s_rx_bit_counter_reg_n_0_[0] ),
        .I4(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I5(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .O(\FSM_onehot_Rx_UART_State[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_Rx_UART_State[4]_i_1 
       (.I0(\FSM_onehot_Rx_UART_State_reg_n_0_[3] ),
        .I1(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .O(\FSM_onehot_Rx_UART_State[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAA2AAA2)) 
    \FSM_onehot_Rx_UART_State[4]_i_2 
       (.I0(\s_baud_counter_reg_n_0_[7] ),
        .I1(\FSM_onehot_Rx_UART_State[4]_i_3_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[6] ),
        .I3(\s_baud_counter_reg_n_0_[5] ),
        .I4(\s_baud_counter_reg_n_0_[2] ),
        .I5(\s_baud_counter_reg_n_0_[1] ),
        .O(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_Rx_UART_State[4]_i_3 
       (.I0(\s_baud_counter_reg_n_0_[4] ),
        .I1(\s_baud_counter_reg_n_0_[3] ),
        .O(\FSM_onehot_Rx_UART_State[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_Rx_UART_State[5]_i_1 
       (.I0(\FSM_onehot_Rx_UART_State[5]_i_2_n_0 ),
        .I1(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .I3(bram_input_addr0),
        .O(\FSM_onehot_Rx_UART_State[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55515545)) 
    \FSM_onehot_Rx_UART_State[5]_i_2 
       (.I0(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I1(write_enable_output_bram),
        .I2(read_enable_output_bram),
        .I3(write_enable_input_bram),
        .I4(read_enable_input_bram),
        .O(\FSM_onehot_Rx_UART_State[5]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_Rx_UART_State_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_onehot_Rx_UART_State[0]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_UART_State_reg_n_0_[0] ),
        .S(i_reset));
  (* FSM_ENCODED_STATES = "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_UART_State_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_onehot_Rx_UART_State[1]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_UART_State_reg_n_0_[1] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_UART_State_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_onehot_Rx_UART_State[2]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_UART_State_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_onehot_Rx_UART_State[3]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_UART_State_reg_n_0_[3] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_UART_State_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_onehot_Rx_UART_State[4]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_UART_State_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_onehot_Rx_UART_State[5]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .R(i_reset));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__0
       (.I0(Q[15]),
        .O(i__carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__2
       (.I0(Q[15]),
        .O(i__carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__0_i_2
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__0
       (.I0(Q[13]),
        .O(i__carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(Q[11]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_3__2
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(i__carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4__0
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_4__2
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(i__carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_5
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(i__carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_5__2
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(i__carry__0_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(i__carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_6__0
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(i__carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_7
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(i__carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_7__2
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(i__carry__0_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(i__carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__1_i_1__0
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(i__carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__1_i_1__2
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(i__carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_2__0
       (.I0(\rx_num_counter_reg_reg_n_0_[23] ),
        .I1(\rx_num_counter_reg_reg_n_0_[22] ),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_2__2
       (.I0(\rx_num_counter_reg_reg_n_0_[23] ),
        .I1(\rx_num_counter_reg_reg_n_0_[22] ),
        .O(i__carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_3__0
       (.I0(\rx_num_counter_reg_reg_n_0_[21] ),
        .I1(\rx_num_counter_reg_reg_n_0_[20] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_3__2
       (.I0(\rx_num_counter_reg_reg_n_0_[21] ),
        .I1(\rx_num_counter_reg_reg_n_0_[20] ),
        .O(i__carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_4__0
       (.I0(\rx_num_counter_reg_reg_n_0_[19] ),
        .I1(\rx_num_counter_reg_reg_n_0_[18] ),
        .O(i__carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_4__2
       (.I0(\rx_num_counter_reg_reg_n_0_[19] ),
        .I1(\rx_num_counter_reg_reg_n_0_[18] ),
        .O(i__carry__1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_5
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(i__carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_5__1
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(i__carry__1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_1__0
       (.I0(\rx_num_counter_reg_reg_n_0_[31] ),
        .I1(\rx_num_counter_reg_reg_n_0_[30] ),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_1__2
       (.I0(\rx_num_counter_reg_reg_n_0_[31] ),
        .I1(\rx_num_counter_reg_reg_n_0_[30] ),
        .O(i__carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_2__0
       (.I0(\rx_num_counter_reg_reg_n_0_[29] ),
        .I1(\rx_num_counter_reg_reg_n_0_[28] ),
        .O(i__carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_2__2
       (.I0(\rx_num_counter_reg_reg_n_0_[29] ),
        .I1(\rx_num_counter_reg_reg_n_0_[28] ),
        .O(i__carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_3__0
       (.I0(\rx_num_counter_reg_reg_n_0_[27] ),
        .I1(\rx_num_counter_reg_reg_n_0_[26] ),
        .O(i__carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_3__2
       (.I0(\rx_num_counter_reg_reg_n_0_[27] ),
        .I1(\rx_num_counter_reg_reg_n_0_[26] ),
        .O(i__carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_4__0
       (.I0(\rx_num_counter_reg_reg_n_0_[25] ),
        .I1(\rx_num_counter_reg_reg_n_0_[24] ),
        .O(i__carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_4__2
       (.I0(\rx_num_counter_reg_reg_n_0_[25] ),
        .I1(\rx_num_counter_reg_reg_n_0_[24] ),
        .O(i__carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(i__carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_1__3
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(i__carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_2__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(i__carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(i__carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_5__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(i__carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(i__carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(i__carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_7
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_7__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(i__carry_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_8__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(i__carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEFF44444440)) 
    o_rx_dv_i_1
       (.I0(i_reset),
        .I1(\FSM_onehot_Rx_UART_State_reg_n_0_[3] ),
        .I2(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .I4(\FSM_onehot_Rx_UART_State_reg_n_0_[0] ),
        .I5(rx_tx_dv_flag),
        .O(o_rx_dv_i_1_n_0));
  FDRE o_rx_dv_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_rx_dv_i_1_n_0),
        .Q(rx_tx_dv_flag),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\rx_num_counter_reg0_inferred__1/i__carry_n_0 ,\rx_num_counter_reg0_inferred__1/i__carry_n_1 ,\rx_num_counter_reg0_inferred__1/i__carry_n_2 ,\rx_num_counter_reg0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__0_n_0,i__carry_i_3_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_rx_num_counter_reg0_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__2_n_0,i__carry_i_6__1_n_0,i__carry_i_7_n_0,i__carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg0_inferred__1/i__carry__0 
       (.CI(\rx_num_counter_reg0_inferred__1/i__carry_n_0 ),
        .CO({\rx_num_counter_reg0_inferred__1/i__carry__0_n_0 ,\rx_num_counter_reg0_inferred__1/i__carry__0_n_1 ,\rx_num_counter_reg0_inferred__1/i__carry__0_n_2 ,\rx_num_counter_reg0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4__0_n_0}),
        .O(\NLW_rx_num_counter_reg0_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_5__2_n_0,i__carry__0_i_6__0_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg0_inferred__1/i__carry__1 
       (.CI(\rx_num_counter_reg0_inferred__1/i__carry__0_n_0 ),
        .CO({\rx_num_counter_reg0_inferred__1/i__carry__1_n_0 ,\rx_num_counter_reg0_inferred__1/i__carry__1_n_1 ,\rx_num_counter_reg0_inferred__1/i__carry__1_n_2 ,\rx_num_counter_reg0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__1_i_1__0_n_0}),
        .O(\NLW_rx_num_counter_reg0_inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0,i__carry__1_i_5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg0_inferred__1/i__carry__2 
       (.CI(\rx_num_counter_reg0_inferred__1/i__carry__1_n_0 ),
        .CO({\rx_num_counter_reg0_inferred__1/i__carry__2_n_0 ,\rx_num_counter_reg0_inferred__1/i__carry__2_n_1 ,\rx_num_counter_reg0_inferred__1/i__carry__2_n_2 ,\rx_num_counter_reg0_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_num_counter_reg_reg_n_0_[31] ,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_num_counter_reg0_inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\rx_num_counter_reg1_inferred__2/i__carry_n_0 ,\rx_num_counter_reg1_inferred__2/i__carry_n_1 ,\rx_num_counter_reg1_inferred__2/i__carry_n_2 ,\rx_num_counter_reg1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__3_n_0,i__carry_i_2_n_0,1'b0,i__carry_i_3__2_n_0}),
        .O(\NLW_rx_num_counter_reg1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_4__2_n_0,i__carry_i_5_n_0,i__carry_i_6__0_n_0,i__carry_i_7__3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg1_inferred__2/i__carry__0 
       (.CI(\rx_num_counter_reg1_inferred__2/i__carry_n_0 ),
        .CO({\rx_num_counter_reg1_inferred__2/i__carry__0_n_0 ,\rx_num_counter_reg1_inferred__2/i__carry__0_n_1 ,\rx_num_counter_reg1_inferred__2/i__carry__0_n_2 ,\rx_num_counter_reg1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__2_n_0,i__carry__0_i_2_n_0,1'b0,i__carry__0_i_3__2_n_0}),
        .O(\NLW_rx_num_counter_reg1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_4__2_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg1_inferred__2/i__carry__1 
       (.CI(\rx_num_counter_reg1_inferred__2/i__carry__0_n_0 ),
        .CO({\rx_num_counter_reg1_inferred__2/i__carry__1_n_0 ,\rx_num_counter_reg1_inferred__2/i__carry__1_n_1 ,\rx_num_counter_reg1_inferred__2/i__carry__1_n_2 ,\rx_num_counter_reg1_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__1_i_1__2_n_0}),
        .O(\NLW_rx_num_counter_reg1_inferred__2/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0,i__carry__1_i_5__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg1_inferred__2/i__carry__2 
       (.CI(\rx_num_counter_reg1_inferred__2/i__carry__1_n_0 ),
        .CO({\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ,\rx_num_counter_reg1_inferred__2/i__carry__2_n_1 ,\rx_num_counter_reg1_inferred__2/i__carry__2_n_2 ,\rx_num_counter_reg1_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rx_num_counter_reg_reg_n_0_[31] ,1'b0,1'b0,1'b0}),
        .O(\NLW_rx_num_counter_reg1_inferred__2/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4__2_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \rx_num_counter_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[10]_i_1 
       (.I0(in21[10]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[11]_i_1 
       (.I0(in21[11]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[12]_i_1 
       (.I0(in21[12]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[13]_i_1 
       (.I0(in21[13]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[14]_i_1 
       (.I0(in21[14]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[15]_i_1 
       (.I0(in21[15]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[16]_i_1 
       (.I0(in21[16]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[17]_i_1 
       (.I0(in21[17]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[18]_i_1 
       (.I0(in21[18]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[19]_i_1 
       (.I0(in21[19]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[1]_i_1 
       (.I0(in21[1]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[20]_i_1 
       (.I0(in21[20]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[21]_i_1 
       (.I0(in21[21]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[22]_i_1 
       (.I0(in21[22]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[23]_i_1 
       (.I0(in21[23]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[24]_i_1 
       (.I0(in21[24]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[25]_i_1 
       (.I0(in21[25]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[26]_i_1 
       (.I0(in21[26]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[27]_i_1 
       (.I0(in21[27]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[28]_i_1 
       (.I0(in21[28]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[29]_i_1 
       (.I0(in21[29]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[2]_i_1 
       (.I0(in21[2]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[30]_i_1 
       (.I0(in21[30]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \rx_num_counter_reg[31]_i_1 
       (.I0(\FSM_onehot_Rx_UART_State[0]_i_2_n_0 ),
        .I1(\rx_num_counter_reg0_inferred__1/i__carry__2_n_0 ),
        .I2(bram_output_addr),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(rx_num_counter_reg));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[31]_i_2 
       (.I0(in21[31]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[3]_i_1 
       (.I0(in21[3]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[4]_i_1 
       (.I0(in21[4]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[5]_i_1 
       (.I0(in21[5]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[6]_i_1 
       (.I0(in21[6]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[7]_i_1 
       (.I0(in21[7]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[8]_i_1 
       (.I0(in21[8]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \rx_num_counter_reg[9]_i_1 
       (.I0(in21[9]),
        .I1(\rx_num_counter_reg1_inferred__2/i__carry__2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[4] ),
        .O(\rx_num_counter_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[0] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[10] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[11] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[12] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rx_num_counter_reg_reg[12]_i_2 
       (.CI(\rx_num_counter_reg_reg[8]_i_2_n_0 ),
        .CO({\rx_num_counter_reg_reg[12]_i_2_n_0 ,\rx_num_counter_reg_reg[12]_i_2_n_1 ,\rx_num_counter_reg_reg[12]_i_2_n_2 ,\rx_num_counter_reg_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in21[12:9]),
        .S(Q[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[13] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[14] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[15] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[16] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rx_num_counter_reg_reg[16]_i_2 
       (.CI(\rx_num_counter_reg_reg[12]_i_2_n_0 ),
        .CO({\rx_num_counter_reg_reg[16]_i_2_n_0 ,\rx_num_counter_reg_reg[16]_i_2_n_1 ,\rx_num_counter_reg_reg[16]_i_2_n_2 ,\rx_num_counter_reg_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in21[16:13]),
        .S(Q[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[17] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[18] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[18]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[18] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[19] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[19]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[19] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[1] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[20] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[20]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[20] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rx_num_counter_reg_reg[20]_i_2 
       (.CI(\rx_num_counter_reg_reg[16]_i_2_n_0 ),
        .CO({\rx_num_counter_reg_reg[20]_i_2_n_0 ,\rx_num_counter_reg_reg[20]_i_2_n_1 ,\rx_num_counter_reg_reg[20]_i_2_n_2 ,\rx_num_counter_reg_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in21[20:17]),
        .S({\rx_num_counter_reg_reg_n_0_[20] ,\rx_num_counter_reg_reg_n_0_[19] ,\rx_num_counter_reg_reg_n_0_[18] ,Q[17]}));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[21] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[21]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[21] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[22] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[22]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[22] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[23] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[23]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[23] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[24] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[24]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[24] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rx_num_counter_reg_reg[24]_i_2 
       (.CI(\rx_num_counter_reg_reg[20]_i_2_n_0 ),
        .CO({\rx_num_counter_reg_reg[24]_i_2_n_0 ,\rx_num_counter_reg_reg[24]_i_2_n_1 ,\rx_num_counter_reg_reg[24]_i_2_n_2 ,\rx_num_counter_reg_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in21[24:21]),
        .S({\rx_num_counter_reg_reg_n_0_[24] ,\rx_num_counter_reg_reg_n_0_[23] ,\rx_num_counter_reg_reg_n_0_[22] ,\rx_num_counter_reg_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[25] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[25]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[25] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[26] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[26]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[26] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[27] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[27]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[27] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[28] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[28]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[28] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rx_num_counter_reg_reg[28]_i_2 
       (.CI(\rx_num_counter_reg_reg[24]_i_2_n_0 ),
        .CO({\rx_num_counter_reg_reg[28]_i_2_n_0 ,\rx_num_counter_reg_reg[28]_i_2_n_1 ,\rx_num_counter_reg_reg[28]_i_2_n_2 ,\rx_num_counter_reg_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in21[28:25]),
        .S({\rx_num_counter_reg_reg_n_0_[28] ,\rx_num_counter_reg_reg_n_0_[27] ,\rx_num_counter_reg_reg_n_0_[26] ,\rx_num_counter_reg_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[29] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[29]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[29] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[2] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[30] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[30]_i_1_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[30] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[31] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[31]_i_2_n_0 ),
        .Q(\rx_num_counter_reg_reg_n_0_[31] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rx_num_counter_reg_reg[31]_i_3 
       (.CI(\rx_num_counter_reg_reg[28]_i_2_n_0 ),
        .CO({\NLW_rx_num_counter_reg_reg[31]_i_3_CO_UNCONNECTED [3:2],\rx_num_counter_reg_reg[31]_i_3_n_2 ,\rx_num_counter_reg_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rx_num_counter_reg_reg[31]_i_3_O_UNCONNECTED [3],in21[31:29]}),
        .S({1'b0,\rx_num_counter_reg_reg_n_0_[31] ,\rx_num_counter_reg_reg_n_0_[30] ,\rx_num_counter_reg_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[3] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[4] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rx_num_counter_reg_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\rx_num_counter_reg_reg[4]_i_2_n_0 ,\rx_num_counter_reg_reg[4]_i_2_n_1 ,\rx_num_counter_reg_reg[4]_i_2_n_2 ,\rx_num_counter_reg_reg[4]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in21[4:1]),
        .S(Q[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[5] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[6] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[7] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[8] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rx_num_counter_reg_reg[8]_i_2 
       (.CI(\rx_num_counter_reg_reg[4]_i_2_n_0 ),
        .CO({\rx_num_counter_reg_reg[8]_i_2_n_0 ,\rx_num_counter_reg_reg[8]_i_2_n_1 ,\rx_num_counter_reg_reg[8]_i_2_n_2 ,\rx_num_counter_reg_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in21[8:5]),
        .S(Q[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[9] 
       (.C(i_clk),
        .CE(rx_num_counter_reg),
        .D(\rx_num_counter_reg[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(i_reset));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h222F)) 
    \s_baud_counter[0]_i_1__1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[0] ),
        .I3(\s_baud_counter[7]_i_5_n_0 ),
        .O(\s_baud_counter[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h22222FF2)) 
    \s_baud_counter[1]_i_1__1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[1] ),
        .I3(\s_baud_counter_reg_n_0_[0] ),
        .I4(\s_baud_counter[7]_i_5_n_0 ),
        .O(\s_baud_counter[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h222222222FFFF222)) 
    \s_baud_counter[2]_i_1__1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[0] ),
        .I3(\s_baud_counter_reg_n_0_[1] ),
        .I4(\s_baud_counter_reg_n_0_[2] ),
        .I5(\s_baud_counter[7]_i_5_n_0 ),
        .O(\s_baud_counter[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \s_baud_counter[3]_i_1 
       (.I0(\s_baud_counter_reg_n_0_[0] ),
        .I1(\s_baud_counter_reg_n_0_[1] ),
        .I2(\s_baud_counter_reg_n_0_[2] ),
        .I3(\s_baud_counter_reg_n_0_[3] ),
        .I4(\s_baud_counter[7]_i_5_n_0 ),
        .O(\s_baud_counter[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \s_baud_counter[4]_i_1__1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I2(\s_baud_counter[7]_i_1_n_0 ),
        .O(\s_baud_counter[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6666666600006660)) 
    \s_baud_counter[4]_i_2 
       (.I0(\s_baud_counter[4]_i_3_n_0 ),
        .I1(\s_baud_counter_reg_n_0_[4] ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[3] ),
        .I4(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I5(\FSM_onehot_Rx_UART_State_reg_n_0_[1] ),
        .O(\s_baud_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_baud_counter[4]_i_3 
       (.I0(\s_baud_counter_reg_n_0_[3] ),
        .I1(\s_baud_counter_reg_n_0_[2] ),
        .I2(\s_baud_counter_reg_n_0_[1] ),
        .I3(\s_baud_counter_reg_n_0_[0] ),
        .O(\s_baud_counter[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h22222FF2)) 
    \s_baud_counter[5]_i_1__1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I2(\s_baud_counter[5]_i_2_n_0 ),
        .I3(\s_baud_counter_reg_n_0_[5] ),
        .I4(\s_baud_counter[7]_i_5_n_0 ),
        .O(\s_baud_counter[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_baud_counter[5]_i_2 
       (.I0(\s_baud_counter_reg_n_0_[4] ),
        .I1(\s_baud_counter_reg_n_0_[0] ),
        .I2(\s_baud_counter_reg_n_0_[1] ),
        .I3(\s_baud_counter_reg_n_0_[2] ),
        .I4(\s_baud_counter_reg_n_0_[3] ),
        .O(\s_baud_counter[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22222FF2)) 
    \s_baud_counter[6]_i_1__1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I2(\s_baud_counter[7]_i_4_n_0 ),
        .I3(\s_baud_counter_reg_n_0_[6] ),
        .I4(\s_baud_counter[7]_i_5_n_0 ),
        .O(\s_baud_counter[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555554545554)) 
    \s_baud_counter[7]_i_1 
       (.I0(i_reset),
        .I1(\FSM_onehot_Rx_UART_State[1]_i_2_n_0 ),
        .I2(\s_baud_counter[7]_i_3_n_0 ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[1] ),
        .I4(s_data_in_rx),
        .I5(\FSM_onehot_Rx_UART_State_reg_n_0_[0] ),
        .O(\s_baud_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h222222222FFFF222)) 
    \s_baud_counter[7]_i_2__1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_UART_State[2]_i_2_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[6] ),
        .I3(\s_baud_counter[7]_i_4_n_0 ),
        .I4(\s_baud_counter_reg_n_0_[7] ),
        .I5(\s_baud_counter[7]_i_5_n_0 ),
        .O(\s_baud_counter[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_baud_counter[7]_i_3 
       (.I0(\FSM_onehot_Rx_UART_State_reg_n_0_[3] ),
        .I1(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .O(\s_baud_counter[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_baud_counter[7]_i_4 
       (.I0(\s_baud_counter_reg_n_0_[5] ),
        .I1(\s_baud_counter_reg_n_0_[3] ),
        .I2(\s_baud_counter_reg_n_0_[2] ),
        .I3(\s_baud_counter_reg_n_0_[1] ),
        .I4(\s_baud_counter_reg_n_0_[0] ),
        .I5(\s_baud_counter_reg_n_0_[4] ),
        .O(\s_baud_counter[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \s_baud_counter[7]_i_5 
       (.I0(\FSM_onehot_Rx_UART_State[1]_i_2_n_0 ),
        .I1(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[3] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .O(\s_baud_counter[7]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[0] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_1_n_0 ),
        .D(\s_baud_counter[0]_i_1__1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[0] ),
        .S(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[1] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_1_n_0 ),
        .D(\s_baud_counter[1]_i_1__1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[1] ),
        .S(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[2] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_1_n_0 ),
        .D(\s_baud_counter[2]_i_1__1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[2] ),
        .S(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[3] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_1_n_0 ),
        .D(\s_baud_counter[3]_i_1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[3] ),
        .S(\s_baud_counter[4]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[4] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_1_n_0 ),
        .D(\s_baud_counter[4]_i_2_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[4] ),
        .S(\s_baud_counter[4]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[5] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_1_n_0 ),
        .D(\s_baud_counter[5]_i_1__1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[5] ),
        .S(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[6] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_1_n_0 ),
        .D(\s_baud_counter[6]_i_1__1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[6] ),
        .S(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[7] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_1_n_0 ),
        .D(\s_baud_counter[7]_i_2__1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[7] ),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_data_in_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(rx_image_in_reg),
        .Q(s_data_in_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_data_in_rx_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(s_data_in_reg),
        .Q(s_data_in_rx),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \s_data_out_byte_rx[0]_i_1 
       (.I0(s_data_in_rx),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .I3(\s_data_out_byte_rx[3]_i_2_n_0 ),
        .I4(D[0]),
        .O(\s_data_out_byte_rx[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \s_data_out_byte_rx[1]_i_1 
       (.I0(s_data_in_rx),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .I3(\s_data_out_byte_rx[3]_i_2_n_0 ),
        .I4(D[1]),
        .O(\s_data_out_byte_rx[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \s_data_out_byte_rx[2]_i_1 
       (.I0(s_data_in_rx),
        .I1(\s_rx_bit_counter_reg_n_0_[0] ),
        .I2(\s_rx_bit_counter_reg_n_0_[1] ),
        .I3(\s_data_out_byte_rx[3]_i_2_n_0 ),
        .I4(D[2]),
        .O(\s_data_out_byte_rx[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \s_data_out_byte_rx[3]_i_1 
       (.I0(s_data_in_rx),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .I3(\s_data_out_byte_rx[3]_i_2_n_0 ),
        .I4(D[3]),
        .O(\s_data_out_byte_rx[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \s_data_out_byte_rx[3]_i_2 
       (.I0(\s_rx_bit_counter_reg_n_0_[2] ),
        .I1(i_reset),
        .I2(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .O(\s_data_out_byte_rx[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \s_data_out_byte_rx[4]_i_1 
       (.I0(s_data_in_rx),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .I3(\s_data_out_byte_rx[6]_i_2_n_0 ),
        .I4(D[4]),
        .O(\s_data_out_byte_rx[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \s_data_out_byte_rx[5]_i_1 
       (.I0(s_data_in_rx),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .I3(\s_data_out_byte_rx[6]_i_2_n_0 ),
        .I4(D[5]),
        .O(\s_data_out_byte_rx[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \s_data_out_byte_rx[6]_i_1 
       (.I0(s_data_in_rx),
        .I1(\s_rx_bit_counter_reg_n_0_[0] ),
        .I2(\s_rx_bit_counter_reg_n_0_[1] ),
        .I3(\s_data_out_byte_rx[6]_i_2_n_0 ),
        .I4(D[6]),
        .O(\s_data_out_byte_rx[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \s_data_out_byte_rx[6]_i_2 
       (.I0(\s_rx_bit_counter_reg_n_0_[2] ),
        .I1(i_reset),
        .I2(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .O(\s_data_out_byte_rx[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \s_data_out_byte_rx[7]_i_1 
       (.I0(s_data_in_rx),
        .I1(\s_data_out_byte_rx[7]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .I3(\s_rx_bit_counter_reg_n_0_[1] ),
        .I4(\s_rx_bit_counter_reg_n_0_[2] ),
        .I5(D[7]),
        .O(\s_data_out_byte_rx[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \s_data_out_byte_rx[7]_i_2 
       (.I0(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .I1(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I2(i_reset),
        .O(\s_data_out_byte_rx[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAABF5040)) 
    \s_rx_bit_counter[0]_i_1 
       (.I0(i_reset),
        .I1(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[0] ),
        .I4(\s_rx_bit_counter_reg_n_0_[0] ),
        .O(\s_rx_bit_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDCCDFFF22002000)) 
    \s_rx_bit_counter[1]_i_1 
       (.I0(\s_rx_bit_counter_reg_n_0_[0] ),
        .I1(i_reset),
        .I2(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .I4(\FSM_onehot_Rx_UART_State_reg_n_0_[0] ),
        .I5(\s_rx_bit_counter_reg_n_0_[1] ),
        .O(\s_rx_bit_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \s_rx_bit_counter[2]_i_1 
       (.I0(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .I1(\s_rx_bit_counter_reg_n_0_[0] ),
        .I2(\s_rx_bit_counter_reg_n_0_[1] ),
        .I3(\s_rx_bit_counter[2]_i_2__0_n_0 ),
        .I4(\s_rx_bit_counter_reg_n_0_[2] ),
        .O(\s_rx_bit_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \s_rx_bit_counter[2]_i_2__0 
       (.I0(i_reset),
        .I1(\FSM_onehot_Rx_UART_State[4]_i_2_n_0 ),
        .I2(\FSM_onehot_Rx_UART_State_reg_n_0_[2] ),
        .I3(\FSM_onehot_Rx_UART_State_reg_n_0_[0] ),
        .O(\s_rx_bit_counter[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_rx_bit_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_rx_bit_counter[0]_i_1_n_0 ),
        .Q(\s_rx_bit_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_rx_bit_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_rx_bit_counter[1]_i_1_n_0 ),
        .Q(\s_rx_bit_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_rx_bit_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_rx_bit_counter[2]_i_1_n_0 ),
        .Q(\s_rx_bit_counter_reg_n_0_[2] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx_for_fsm
   (write_enable_input_bram_0,
    start_drive_mode_0,
    servo_enable,
    E,
    start_drive_mode_reg,
    start_drive_mode_reg_0,
    D,
    Q,
    \data_out_byte_rx_instruction_reg_reg[19]_0 ,
    \data_out_byte_rx_instruction_reg_reg[15]_0 ,
    \data_out_byte_rx_instruction_reg_reg[15]_1 ,
    o_led,
    rx_instruction_in_reg,
    i_clk,
    rx_instruction_active,
    i_reset,
    start_filtering_reg,
    write_enable_input_bram,
    read_enable_input_bram,
    \duty_cycle_value_reg_reg[0] ,
    \servo_position_reg_reg[0] ,
    \threshold_value_reg[0] );
  output write_enable_input_bram_0;
  output start_drive_mode_0;
  output servo_enable;
  output [0:0]E;
  output [0:0]start_drive_mode_reg;
  output [0:0]start_drive_mode_reg_0;
  output [3:0]D;
  output [15:0]Q;
  output [3:0]\data_out_byte_rx_instruction_reg_reg[19]_0 ;
  output [7:0]\data_out_byte_rx_instruction_reg_reg[15]_0 ;
  output [7:0]\data_out_byte_rx_instruction_reg_reg[15]_1 ;
  output [1:0]o_led;
  input rx_instruction_in_reg;
  input i_clk;
  input rx_instruction_active;
  input i_reset;
  input start_filtering_reg;
  input write_enable_input_bram;
  input read_enable_input_bram;
  input \duty_cycle_value_reg_reg[0] ;
  input \servo_position_reg_reg[0] ;
  input \threshold_value_reg[0] ;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_Rx_Instruction_UART_State[0]_i_1_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[1]_i_1_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[2]_i_1_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[2]_i_2_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[2]_i_4_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[3]_i_1_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[4]_i_1_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[4]_i_3_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State[6]_i_1_n_0 ;
  wire \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ;
  wire \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1] ;
  wire \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ;
  wire \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3] ;
  wire \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[4] ;
  wire \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5] ;
  wire \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6] ;
  wire [15:0]Q;
  wire \data_out_byte_rx_instruction_reg[0]_i_1_n_0 ;
  wire \data_out_byte_rx_instruction_reg[15]_i_1_n_0 ;
  wire \data_out_byte_rx_instruction_reg[15]_i_2_n_0 ;
  wire \data_out_byte_rx_instruction_reg[1]_i_1_n_0 ;
  wire \data_out_byte_rx_instruction_reg[23]_i_1_n_0 ;
  wire \data_out_byte_rx_instruction_reg[23]_i_2_n_0 ;
  wire \data_out_byte_rx_instruction_reg[23]_i_3_n_0 ;
  wire \data_out_byte_rx_instruction_reg[23]_i_4_n_0 ;
  wire \data_out_byte_rx_instruction_reg[23]_i_5_n_0 ;
  wire \data_out_byte_rx_instruction_reg[23]_i_6_n_0 ;
  wire \data_out_byte_rx_instruction_reg[23]_i_7_n_0 ;
  wire \data_out_byte_rx_instruction_reg[23]_i_8_n_0 ;
  wire \data_out_byte_rx_instruction_reg[2]_i_1_n_0 ;
  wire [7:0]\data_out_byte_rx_instruction_reg_reg[15]_0 ;
  wire [7:0]\data_out_byte_rx_instruction_reg_reg[15]_1 ;
  wire [3:0]\data_out_byte_rx_instruction_reg_reg[19]_0 ;
  wire \duty_cycle_value_reg_reg[0] ;
  wire i_clk;
  wire i_reset;
  wire [1:0]o_led;
  wire \o_led[0]_i_1_n_0 ;
  wire \o_led[3]_i_1_n_0 ;
  wire o_rx_instruction_done_i_1_n_0;
  wire read_enable_input_bram;
  wire rx_instruction_active;
  wire rx_instruction_done;
  wire rx_instruction_in_reg;
  wire [2:0]rx_instruction_reg;
  wire rx_num_counter_reg0_carry__0_i_1_n_0;
  wire rx_num_counter_reg0_carry__0_i_2_n_0;
  wire rx_num_counter_reg0_carry__0_i_3_n_0;
  wire rx_num_counter_reg0_carry__0_i_4_n_0;
  wire rx_num_counter_reg0_carry__0_n_0;
  wire rx_num_counter_reg0_carry__0_n_1;
  wire rx_num_counter_reg0_carry__0_n_2;
  wire rx_num_counter_reg0_carry__0_n_3;
  wire rx_num_counter_reg0_carry__1_i_1_n_0;
  wire rx_num_counter_reg0_carry__1_i_2_n_0;
  wire rx_num_counter_reg0_carry__1_i_3_n_0;
  wire rx_num_counter_reg0_carry__1_i_4_n_0;
  wire rx_num_counter_reg0_carry__1_n_0;
  wire rx_num_counter_reg0_carry__1_n_1;
  wire rx_num_counter_reg0_carry__1_n_2;
  wire rx_num_counter_reg0_carry__1_n_3;
  wire rx_num_counter_reg0_carry__2_i_1_n_0;
  wire rx_num_counter_reg0_carry__2_i_2_n_0;
  wire rx_num_counter_reg0_carry__2_i_3_n_0;
  wire rx_num_counter_reg0_carry__2_i_4_n_0;
  wire rx_num_counter_reg0_carry__2_n_0;
  wire rx_num_counter_reg0_carry__2_n_1;
  wire rx_num_counter_reg0_carry__2_n_2;
  wire rx_num_counter_reg0_carry__2_n_3;
  wire rx_num_counter_reg0_carry_i_1_n_0;
  wire rx_num_counter_reg0_carry_i_2_n_0;
  wire rx_num_counter_reg0_carry_i_3_n_0;
  wire rx_num_counter_reg0_carry_i_4_n_0;
  wire rx_num_counter_reg0_carry_i_5_n_0;
  wire rx_num_counter_reg0_carry_n_0;
  wire rx_num_counter_reg0_carry_n_1;
  wire rx_num_counter_reg0_carry_n_2;
  wire rx_num_counter_reg0_carry_n_3;
  wire \rx_num_counter_reg[0]_i_1__0_n_0 ;
  wire \rx_num_counter_reg[0]_i_3_n_0 ;
  wire \rx_num_counter_reg_reg[0]_i_2_n_0 ;
  wire \rx_num_counter_reg_reg[0]_i_2_n_1 ;
  wire \rx_num_counter_reg_reg[0]_i_2_n_2 ;
  wire \rx_num_counter_reg_reg[0]_i_2_n_3 ;
  wire \rx_num_counter_reg_reg[0]_i_2_n_4 ;
  wire \rx_num_counter_reg_reg[0]_i_2_n_5 ;
  wire \rx_num_counter_reg_reg[0]_i_2_n_6 ;
  wire \rx_num_counter_reg_reg[0]_i_2_n_7 ;
  wire \rx_num_counter_reg_reg[12]_i_1_n_0 ;
  wire \rx_num_counter_reg_reg[12]_i_1_n_1 ;
  wire \rx_num_counter_reg_reg[12]_i_1_n_2 ;
  wire \rx_num_counter_reg_reg[12]_i_1_n_3 ;
  wire \rx_num_counter_reg_reg[12]_i_1_n_4 ;
  wire \rx_num_counter_reg_reg[12]_i_1_n_5 ;
  wire \rx_num_counter_reg_reg[12]_i_1_n_6 ;
  wire \rx_num_counter_reg_reg[12]_i_1_n_7 ;
  wire \rx_num_counter_reg_reg[16]_i_1_n_0 ;
  wire \rx_num_counter_reg_reg[16]_i_1_n_1 ;
  wire \rx_num_counter_reg_reg[16]_i_1_n_2 ;
  wire \rx_num_counter_reg_reg[16]_i_1_n_3 ;
  wire \rx_num_counter_reg_reg[16]_i_1_n_4 ;
  wire \rx_num_counter_reg_reg[16]_i_1_n_5 ;
  wire \rx_num_counter_reg_reg[16]_i_1_n_6 ;
  wire \rx_num_counter_reg_reg[16]_i_1_n_7 ;
  wire \rx_num_counter_reg_reg[20]_i_1_n_0 ;
  wire \rx_num_counter_reg_reg[20]_i_1_n_1 ;
  wire \rx_num_counter_reg_reg[20]_i_1_n_2 ;
  wire \rx_num_counter_reg_reg[20]_i_1_n_3 ;
  wire \rx_num_counter_reg_reg[20]_i_1_n_4 ;
  wire \rx_num_counter_reg_reg[20]_i_1_n_5 ;
  wire \rx_num_counter_reg_reg[20]_i_1_n_6 ;
  wire \rx_num_counter_reg_reg[20]_i_1_n_7 ;
  wire \rx_num_counter_reg_reg[24]_i_1_n_0 ;
  wire \rx_num_counter_reg_reg[24]_i_1_n_1 ;
  wire \rx_num_counter_reg_reg[24]_i_1_n_2 ;
  wire \rx_num_counter_reg_reg[24]_i_1_n_3 ;
  wire \rx_num_counter_reg_reg[24]_i_1_n_4 ;
  wire \rx_num_counter_reg_reg[24]_i_1_n_5 ;
  wire \rx_num_counter_reg_reg[24]_i_1_n_6 ;
  wire \rx_num_counter_reg_reg[24]_i_1_n_7 ;
  wire \rx_num_counter_reg_reg[28]_i_1_n_1 ;
  wire \rx_num_counter_reg_reg[28]_i_1_n_2 ;
  wire \rx_num_counter_reg_reg[28]_i_1_n_3 ;
  wire \rx_num_counter_reg_reg[28]_i_1_n_4 ;
  wire \rx_num_counter_reg_reg[28]_i_1_n_5 ;
  wire \rx_num_counter_reg_reg[28]_i_1_n_6 ;
  wire \rx_num_counter_reg_reg[28]_i_1_n_7 ;
  wire \rx_num_counter_reg_reg[4]_i_1_n_0 ;
  wire \rx_num_counter_reg_reg[4]_i_1_n_1 ;
  wire \rx_num_counter_reg_reg[4]_i_1_n_2 ;
  wire \rx_num_counter_reg_reg[4]_i_1_n_3 ;
  wire \rx_num_counter_reg_reg[4]_i_1_n_4 ;
  wire \rx_num_counter_reg_reg[4]_i_1_n_5 ;
  wire \rx_num_counter_reg_reg[4]_i_1_n_6 ;
  wire \rx_num_counter_reg_reg[4]_i_1_n_7 ;
  wire \rx_num_counter_reg_reg[8]_i_1_n_0 ;
  wire \rx_num_counter_reg_reg[8]_i_1_n_1 ;
  wire \rx_num_counter_reg_reg[8]_i_1_n_2 ;
  wire \rx_num_counter_reg_reg[8]_i_1_n_3 ;
  wire \rx_num_counter_reg_reg[8]_i_1_n_4 ;
  wire \rx_num_counter_reg_reg[8]_i_1_n_5 ;
  wire \rx_num_counter_reg_reg[8]_i_1_n_6 ;
  wire \rx_num_counter_reg_reg[8]_i_1_n_7 ;
  wire \rx_num_counter_reg_reg_n_0_[0] ;
  wire \rx_num_counter_reg_reg_n_0_[10] ;
  wire \rx_num_counter_reg_reg_n_0_[11] ;
  wire \rx_num_counter_reg_reg_n_0_[12] ;
  wire \rx_num_counter_reg_reg_n_0_[13] ;
  wire \rx_num_counter_reg_reg_n_0_[14] ;
  wire \rx_num_counter_reg_reg_n_0_[15] ;
  wire \rx_num_counter_reg_reg_n_0_[16] ;
  wire \rx_num_counter_reg_reg_n_0_[17] ;
  wire \rx_num_counter_reg_reg_n_0_[18] ;
  wire \rx_num_counter_reg_reg_n_0_[19] ;
  wire \rx_num_counter_reg_reg_n_0_[1] ;
  wire \rx_num_counter_reg_reg_n_0_[20] ;
  wire \rx_num_counter_reg_reg_n_0_[21] ;
  wire \rx_num_counter_reg_reg_n_0_[22] ;
  wire \rx_num_counter_reg_reg_n_0_[23] ;
  wire \rx_num_counter_reg_reg_n_0_[24] ;
  wire \rx_num_counter_reg_reg_n_0_[25] ;
  wire \rx_num_counter_reg_reg_n_0_[26] ;
  wire \rx_num_counter_reg_reg_n_0_[27] ;
  wire \rx_num_counter_reg_reg_n_0_[28] ;
  wire \rx_num_counter_reg_reg_n_0_[29] ;
  wire \rx_num_counter_reg_reg_n_0_[2] ;
  wire \rx_num_counter_reg_reg_n_0_[30] ;
  wire \rx_num_counter_reg_reg_n_0_[31] ;
  wire \rx_num_counter_reg_reg_n_0_[3] ;
  wire \rx_num_counter_reg_reg_n_0_[4] ;
  wire \rx_num_counter_reg_reg_n_0_[5] ;
  wire \rx_num_counter_reg_reg_n_0_[6] ;
  wire \rx_num_counter_reg_reg_n_0_[7] ;
  wire \rx_num_counter_reg_reg_n_0_[8] ;
  wire \rx_num_counter_reg_reg_n_0_[9] ;
  wire \s_baud_counter[0]_i_1_n_0 ;
  wire \s_baud_counter[1]_i_1_n_0 ;
  wire \s_baud_counter[2]_i_1_n_0 ;
  wire \s_baud_counter[3]_i_1__0_n_0 ;
  wire \s_baud_counter[4]_i_1_n_0 ;
  wire \s_baud_counter[4]_i_2__0_n_0 ;
  wire \s_baud_counter[5]_i_1_n_0 ;
  wire \s_baud_counter[5]_i_2__0_n_0 ;
  wire \s_baud_counter[6]_i_1__0_n_0 ;
  wire \s_baud_counter[7]_i_1__1_n_0 ;
  wire \s_baud_counter[7]_i_2_n_0 ;
  wire \s_baud_counter[7]_i_3__0_n_0 ;
  wire \s_baud_counter[7]_i_4__0_n_0 ;
  wire \s_baud_counter[7]_i_5__0_n_0 ;
  wire \s_baud_counter[7]_i_6_n_0 ;
  wire \s_baud_counter_reg_n_0_[0] ;
  wire \s_baud_counter_reg_n_0_[1] ;
  wire \s_baud_counter_reg_n_0_[2] ;
  wire \s_baud_counter_reg_n_0_[3] ;
  wire \s_baud_counter_reg_n_0_[4] ;
  wire \s_baud_counter_reg_n_0_[5] ;
  wire \s_baud_counter_reg_n_0_[6] ;
  wire \s_baud_counter_reg_n_0_[7] ;
  wire s_data_in_reg;
  wire s_data_in_rx;
  wire \s_data_out_byte_rx[0]_i_1__0_n_0 ;
  wire \s_data_out_byte_rx[1]_i_1__0_n_0 ;
  wire \s_data_out_byte_rx[2]_i_1__0_n_0 ;
  wire \s_data_out_byte_rx[3]_i_1__0_n_0 ;
  wire \s_data_out_byte_rx[4]_i_1__0_n_0 ;
  wire \s_data_out_byte_rx[4]_i_2_n_0 ;
  wire \s_data_out_byte_rx[5]_i_1__0_n_0 ;
  wire \s_data_out_byte_rx[5]_i_2_n_0 ;
  wire \s_data_out_byte_rx[6]_i_1__0_n_0 ;
  wire \s_data_out_byte_rx[6]_i_2__0_n_0 ;
  wire \s_data_out_byte_rx[7]_i_1__0_n_0 ;
  wire \s_data_out_byte_rx[7]_i_2__0_n_0 ;
  wire \s_data_out_byte_rx[7]_i_3_n_0 ;
  wire \s_data_out_byte_rx_reg_n_0_[0] ;
  wire \s_data_out_byte_rx_reg_n_0_[1] ;
  wire \s_data_out_byte_rx_reg_n_0_[2] ;
  wire \s_data_out_byte_rx_reg_n_0_[3] ;
  wire \s_data_out_byte_rx_reg_n_0_[4] ;
  wire \s_data_out_byte_rx_reg_n_0_[5] ;
  wire \s_data_out_byte_rx_reg_n_0_[6] ;
  wire \s_data_out_byte_rx_reg_n_0_[7] ;
  wire \s_rx_bit_counter[0]_i_1__0_n_0 ;
  wire \s_rx_bit_counter[1]_i_1__0_n_0 ;
  wire \s_rx_bit_counter[2]_i_1__0_n_0 ;
  wire \s_rx_bit_counter[2]_i_2_n_0 ;
  wire \s_rx_bit_counter_reg_n_0_[0] ;
  wire \s_rx_bit_counter_reg_n_0_[1] ;
  wire \s_rx_bit_counter_reg_n_0_[2] ;
  wire servo_enable;
  wire \servo_position_reg_reg[0] ;
  wire start_drive_mode_0;
  wire [0:0]start_drive_mode_reg;
  wire [0:0]start_drive_mode_reg_0;
  wire start_filtering_reg;
  wire \threshold_value_reg[0] ;
  wire write_enable_input_bram;
  wire write_enable_input_bram_0;
  wire [3:0]NLW_rx_num_counter_reg0_carry_O_UNCONNECTED;
  wire [3:0]NLW_rx_num_counter_reg0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_rx_num_counter_reg0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_rx_num_counter_reg0_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_rx_num_counter_reg_reg[28]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hEAFFC0C0)) 
    \FSM_onehot_Rx_Instruction_UART_State[0]_i_1 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I1(rx_num_counter_reg0_carry__2_n_0),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5] ),
        .I3(\FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0 ),
        .I4(s_data_in_rx),
        .O(\FSM_onehot_Rx_Instruction_UART_State[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_Rx_Instruction_UART_State[1]_i_1 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0 ),
        .I1(s_data_in_rx),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \FSM_onehot_Rx_Instruction_UART_State[1]_i_2 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1] ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State[2]_i_4_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[3] ),
        .I3(\s_baud_counter_reg_n_0_[4] ),
        .I4(\s_baud_counter_reg_n_0_[7] ),
        .I5(\s_baud_counter_reg_n_0_[5] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F007F00FFFF)) 
    \FSM_onehot_Rx_Instruction_UART_State[2]_i_1 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State[2]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[2] ),
        .I3(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0 ),
        .I5(s_data_in_rx),
        .O(\FSM_onehot_Rx_Instruction_UART_State[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_Rx_Instruction_UART_State[2]_i_2 
       (.I0(\s_rx_bit_counter_reg_n_0_[0] ),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_onehot_Rx_Instruction_UART_State[2]_i_3 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1] ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State[2]_i_4_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[3] ),
        .I3(\s_baud_counter_reg_n_0_[4] ),
        .I4(\s_baud_counter_reg_n_0_[7] ),
        .I5(\s_baud_counter_reg_n_0_[5] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \FSM_onehot_Rx_Instruction_UART_State[2]_i_4 
       (.I0(\s_baud_counter_reg_n_0_[1] ),
        .I1(\s_baud_counter_reg_n_0_[0] ),
        .I2(\s_baud_counter_reg_n_0_[2] ),
        .I3(\s_baud_counter_reg_n_0_[6] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC000AAAA0000AAAA)) 
    \FSM_onehot_Rx_Instruction_UART_State[3]_i_1 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3] ),
        .I1(\s_rx_bit_counter_reg_n_0_[2] ),
        .I2(\s_rx_bit_counter_reg_n_0_[1] ),
        .I3(\s_rx_bit_counter_reg_n_0_[0] ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ),
        .I5(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_Rx_Instruction_UART_State[4]_i_1 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3] ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAA2AAA2)) 
    \FSM_onehot_Rx_Instruction_UART_State[4]_i_2 
       (.I0(\s_baud_counter_reg_n_0_[7] ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State[4]_i_3_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[6] ),
        .I3(\s_baud_counter_reg_n_0_[5] ),
        .I4(\s_baud_counter_reg_n_0_[2] ),
        .I5(\s_baud_counter_reg_n_0_[1] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_Rx_Instruction_UART_State[4]_i_3 
       (.I0(\s_baud_counter_reg_n_0_[4] ),
        .I1(\s_baud_counter_reg_n_0_[3] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_Rx_Instruction_UART_State[6]_i_1 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6] ),
        .I1(rx_num_counter_reg0_carry__2_n_0),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5] ),
        .O(\FSM_onehot_Rx_Instruction_UART_State[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_Rx_Instruction_UART_State_reg[0] 
       (.C(i_clk),
        .CE(rx_instruction_active),
        .D(\FSM_onehot_Rx_Instruction_UART_State[0]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .S(i_reset));
  (* FSM_ENCODED_STATES = "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_Instruction_UART_State_reg[1] 
       (.C(i_clk),
        .CE(rx_instruction_active),
        .D(\FSM_onehot_Rx_Instruction_UART_State[1]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_Instruction_UART_State_reg[2] 
       (.C(i_clk),
        .CE(rx_instruction_active),
        .D(\FSM_onehot_Rx_Instruction_UART_State[2]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_Instruction_UART_State_reg[3] 
       (.C(i_clk),
        .CE(rx_instruction_active),
        .D(\FSM_onehot_Rx_Instruction_UART_State[3]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_Instruction_UART_State_reg[4] 
       (.C(i_clk),
        .CE(rx_instruction_active),
        .D(\FSM_onehot_Rx_Instruction_UART_State[4]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[4] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_Instruction_UART_State_reg[5] 
       (.C(i_clk),
        .CE(rx_instruction_active),
        .D(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[4] ),
        .Q(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5] ),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_Rx_Instruction_UART_State_reg[6] 
       (.C(i_clk),
        .CE(rx_instruction_active),
        .D(\FSM_onehot_Rx_Instruction_UART_State[6]_i_1_n_0 ),
        .Q(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6] ),
        .R(i_reset));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \PWM_enable_reg[0]_i_1 
       (.I0(Q[8]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[19]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \PWM_enable_reg[1]_i_1 
       (.I0(Q[9]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[19]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \PWM_enable_reg[2]_i_1 
       (.I0(Q[10]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[19]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \PWM_enable_reg[3]_i_1 
       (.I0(Q[11]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[19]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \data_out_byte_rx_instruction_reg[0]_i_1 
       (.I0(\rx_num_counter_reg_reg_n_0_[0] ),
        .I1(\data_out_byte_rx_instruction_reg[15]_i_2_n_0 ),
        .I2(\s_data_out_byte_rx_reg_n_0_[0] ),
        .I3(rx_instruction_reg[0]),
        .O(\data_out_byte_rx_instruction_reg[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_byte_rx_instruction_reg[15]_i_1 
       (.I0(\rx_num_counter_reg_reg_n_0_[0] ),
        .I1(\data_out_byte_rx_instruction_reg[15]_i_2_n_0 ),
        .O(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \data_out_byte_rx_instruction_reg[15]_i_2 
       (.I0(rx_instruction_active),
        .I1(rx_num_counter_reg0_carry__2_n_0),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5] ),
        .I3(\rx_num_counter_reg_reg_n_0_[1] ),
        .I4(\data_out_byte_rx_instruction_reg[23]_i_3_n_0 ),
        .I5(\data_out_byte_rx_instruction_reg[23]_i_2_n_0 ),
        .O(\data_out_byte_rx_instruction_reg[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE10)) 
    \data_out_byte_rx_instruction_reg[1]_i_1 
       (.I0(\rx_num_counter_reg_reg_n_0_[0] ),
        .I1(\data_out_byte_rx_instruction_reg[15]_i_2_n_0 ),
        .I2(\s_data_out_byte_rx_reg_n_0_[1] ),
        .I3(rx_instruction_reg[1]),
        .O(\data_out_byte_rx_instruction_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \data_out_byte_rx_instruction_reg[23]_i_1 
       (.I0(\data_out_byte_rx_instruction_reg[23]_i_2_n_0 ),
        .I1(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .I2(\rx_num_counter_reg_reg_n_0_[0] ),
        .I3(\rx_num_counter_reg_reg_n_0_[1] ),
        .I4(\data_out_byte_rx_instruction_reg[23]_i_3_n_0 ),
        .O(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \data_out_byte_rx_instruction_reg[23]_i_2 
       (.I0(\data_out_byte_rx_instruction_reg[23]_i_4_n_0 ),
        .I1(\data_out_byte_rx_instruction_reg[23]_i_5_n_0 ),
        .I2(\rx_num_counter_reg_reg_n_0_[8] ),
        .I3(\rx_num_counter_reg_reg_n_0_[9] ),
        .I4(\rx_num_counter_reg_reg_n_0_[10] ),
        .I5(\rx_num_counter_reg_reg_n_0_[11] ),
        .O(\data_out_byte_rx_instruction_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_out_byte_rx_instruction_reg[23]_i_3 
       (.I0(\rx_num_counter_reg_reg_n_0_[4] ),
        .I1(\rx_num_counter_reg_reg_n_0_[5] ),
        .I2(\rx_num_counter_reg_reg_n_0_[7] ),
        .I3(\rx_num_counter_reg_reg_n_0_[6] ),
        .I4(\rx_num_counter_reg_reg_n_0_[3] ),
        .I5(\rx_num_counter_reg_reg_n_0_[2] ),
        .O(\data_out_byte_rx_instruction_reg[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data_out_byte_rx_instruction_reg[23]_i_4 
       (.I0(\data_out_byte_rx_instruction_reg[23]_i_6_n_0 ),
        .I1(\rx_num_counter_reg_reg_n_0_[26] ),
        .I2(\rx_num_counter_reg_reg_n_0_[27] ),
        .I3(\rx_num_counter_reg_reg_n_0_[28] ),
        .I4(\rx_num_counter_reg_reg_n_0_[29] ),
        .I5(\data_out_byte_rx_instruction_reg[23]_i_7_n_0 ),
        .O(\data_out_byte_rx_instruction_reg[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_byte_rx_instruction_reg[23]_i_5 
       (.I0(\rx_num_counter_reg_reg_n_0_[12] ),
        .I1(\rx_num_counter_reg_reg_n_0_[13] ),
        .I2(\rx_num_counter_reg_reg_n_0_[14] ),
        .I3(\rx_num_counter_reg_reg_n_0_[15] ),
        .O(\data_out_byte_rx_instruction_reg[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_byte_rx_instruction_reg[23]_i_6 
       (.I0(\rx_num_counter_reg_reg_n_0_[24] ),
        .I1(\rx_num_counter_reg_reg_n_0_[25] ),
        .I2(\rx_num_counter_reg_reg_n_0_[30] ),
        .I3(\rx_num_counter_reg_reg_n_0_[31] ),
        .O(\data_out_byte_rx_instruction_reg[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_byte_rx_instruction_reg[23]_i_7 
       (.I0(\rx_num_counter_reg_reg_n_0_[19] ),
        .I1(\rx_num_counter_reg_reg_n_0_[18] ),
        .I2(\rx_num_counter_reg_reg_n_0_[17] ),
        .I3(\rx_num_counter_reg_reg_n_0_[16] ),
        .I4(\data_out_byte_rx_instruction_reg[23]_i_8_n_0 ),
        .O(\data_out_byte_rx_instruction_reg[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_byte_rx_instruction_reg[23]_i_8 
       (.I0(\rx_num_counter_reg_reg_n_0_[20] ),
        .I1(\rx_num_counter_reg_reg_n_0_[21] ),
        .I2(\rx_num_counter_reg_reg_n_0_[22] ),
        .I3(\rx_num_counter_reg_reg_n_0_[23] ),
        .O(\data_out_byte_rx_instruction_reg[23]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \data_out_byte_rx_instruction_reg[2]_i_1 
       (.I0(\rx_num_counter_reg_reg_n_0_[0] ),
        .I1(\data_out_byte_rx_instruction_reg[15]_i_2_n_0 ),
        .I2(\s_data_out_byte_rx_reg_n_0_[2] ),
        .I3(rx_instruction_reg[2]),
        .O(\data_out_byte_rx_instruction_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\data_out_byte_rx_instruction_reg[0]_i_1_n_0 ),
        .Q(rx_instruction_reg[0]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[10] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[11] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[12] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[13] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[14] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[15] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[16] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[0] ),
        .Q(Q[8]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[17] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[1] ),
        .Q(Q[9]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[18] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[2] ),
        .Q(Q[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[19] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[3] ),
        .Q(Q[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\data_out_byte_rx_instruction_reg[1]_i_1_n_0 ),
        .Q(rx_instruction_reg[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[20] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[4] ),
        .Q(Q[12]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[21] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[5] ),
        .Q(Q[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[22] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[6] ),
        .Q(Q[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[23] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[23]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[7] ),
        .Q(Q[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\data_out_byte_rx_instruction_reg[2]_i_1_n_0 ),
        .Q(rx_instruction_reg[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[8] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_byte_rx_instruction_reg_reg[9] 
       (.C(i_clk),
        .CE(\data_out_byte_rx_instruction_reg[15]_i_1_n_0 ),
        .D(\s_data_out_byte_rx_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(i_reset));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \duty_cycle_value_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \duty_cycle_value_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \duty_cycle_value_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \duty_cycle_value_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \duty_cycle_value_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \duty_cycle_value_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \duty_cycle_value_reg[6]_i_1 
       (.I0(Q[6]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \duty_cycle_value_reg[7]_i_1 
       (.I0(Q[7]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \filter_select[7]_i_1 
       (.I0(\duty_cycle_value_reg_reg[0] ),
        .I1(\servo_position_reg_reg[0] ),
        .I2(\threshold_value_reg[0] ),
        .I3(rx_instruction_done),
        .O(start_drive_mode_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \motor_direction_reg[0]_i_1 
       (.I0(Q[12]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \motor_direction_reg[1]_i_1 
       (.I0(Q[13]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \motor_direction_reg[2]_i_1 
       (.I0(Q[14]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \motor_direction_reg[3]_i_1 
       (.I0(\duty_cycle_value_reg_reg[0] ),
        .I1(rx_instruction_done),
        .I2(\threshold_value_reg[0] ),
        .I3(\servo_position_reg_reg[0] ),
        .O(start_drive_mode_reg));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \motor_direction_reg[3]_i_2 
       (.I0(Q[15]),
        .I1(rx_instruction_done),
        .I2(\duty_cycle_value_reg_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \o_led[0]_i_1 
       (.I0(rx_instruction_active),
        .I1(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6] ),
        .I3(o_led[0]),
        .O(\o_led[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF7A0)) 
    \o_led[3]_i_1 
       (.I0(rx_instruction_active),
        .I1(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6] ),
        .I3(o_led[1]),
        .O(\o_led[3]_i_1_n_0 ));
  FDRE \o_led_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\o_led[0]_i_1_n_0 ),
        .Q(o_led[0]),
        .R(i_reset));
  FDRE \o_led_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\o_led[3]_i_1_n_0 ),
        .Q(o_led[1]),
        .R(i_reset));
  LUT5 #(
    .INIT(32'hFFBF4400)) 
    o_rx_instruction_done_i_1
       (.I0(i_reset),
        .I1(rx_instruction_active),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I3(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6] ),
        .I4(rx_instruction_done),
        .O(o_rx_instruction_done_i_1_n_0));
  FDRE o_rx_instruction_done_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_rx_instruction_done_i_1_n_0),
        .Q(rx_instruction_done),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rx_num_counter_reg0_carry
       (.CI(1'b0),
        .CO({rx_num_counter_reg0_carry_n_0,rx_num_counter_reg0_carry_n_1,rx_num_counter_reg0_carry_n_2,rx_num_counter_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rx_num_counter_reg0_carry_i_1_n_0}),
        .O(NLW_rx_num_counter_reg0_carry_O_UNCONNECTED[3:0]),
        .S({rx_num_counter_reg0_carry_i_2_n_0,rx_num_counter_reg0_carry_i_3_n_0,rx_num_counter_reg0_carry_i_4_n_0,rx_num_counter_reg0_carry_i_5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rx_num_counter_reg0_carry__0
       (.CI(rx_num_counter_reg0_carry_n_0),
        .CO({rx_num_counter_reg0_carry__0_n_0,rx_num_counter_reg0_carry__0_n_1,rx_num_counter_reg0_carry__0_n_2,rx_num_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rx_num_counter_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({rx_num_counter_reg0_carry__0_i_1_n_0,rx_num_counter_reg0_carry__0_i_2_n_0,rx_num_counter_reg0_carry__0_i_3_n_0,rx_num_counter_reg0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__0_i_1
       (.I0(\rx_num_counter_reg_reg_n_0_[15] ),
        .I1(\rx_num_counter_reg_reg_n_0_[14] ),
        .O(rx_num_counter_reg0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__0_i_2
       (.I0(\rx_num_counter_reg_reg_n_0_[13] ),
        .I1(\rx_num_counter_reg_reg_n_0_[12] ),
        .O(rx_num_counter_reg0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__0_i_3
       (.I0(\rx_num_counter_reg_reg_n_0_[11] ),
        .I1(\rx_num_counter_reg_reg_n_0_[10] ),
        .O(rx_num_counter_reg0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__0_i_4
       (.I0(\rx_num_counter_reg_reg_n_0_[9] ),
        .I1(\rx_num_counter_reg_reg_n_0_[8] ),
        .O(rx_num_counter_reg0_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rx_num_counter_reg0_carry__1
       (.CI(rx_num_counter_reg0_carry__0_n_0),
        .CO({rx_num_counter_reg0_carry__1_n_0,rx_num_counter_reg0_carry__1_n_1,rx_num_counter_reg0_carry__1_n_2,rx_num_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rx_num_counter_reg0_carry__1_O_UNCONNECTED[3:0]),
        .S({rx_num_counter_reg0_carry__1_i_1_n_0,rx_num_counter_reg0_carry__1_i_2_n_0,rx_num_counter_reg0_carry__1_i_3_n_0,rx_num_counter_reg0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__1_i_1
       (.I0(\rx_num_counter_reg_reg_n_0_[23] ),
        .I1(\rx_num_counter_reg_reg_n_0_[22] ),
        .O(rx_num_counter_reg0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__1_i_2
       (.I0(\rx_num_counter_reg_reg_n_0_[21] ),
        .I1(\rx_num_counter_reg_reg_n_0_[20] ),
        .O(rx_num_counter_reg0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__1_i_3
       (.I0(\rx_num_counter_reg_reg_n_0_[19] ),
        .I1(\rx_num_counter_reg_reg_n_0_[18] ),
        .O(rx_num_counter_reg0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__1_i_4
       (.I0(\rx_num_counter_reg_reg_n_0_[17] ),
        .I1(\rx_num_counter_reg_reg_n_0_[16] ),
        .O(rx_num_counter_reg0_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rx_num_counter_reg0_carry__2
       (.CI(rx_num_counter_reg0_carry__1_n_0),
        .CO({rx_num_counter_reg0_carry__2_n_0,rx_num_counter_reg0_carry__2_n_1,rx_num_counter_reg0_carry__2_n_2,rx_num_counter_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\rx_num_counter_reg_reg_n_0_[31] ,1'b0,1'b0,1'b0}),
        .O(NLW_rx_num_counter_reg0_carry__2_O_UNCONNECTED[3:0]),
        .S({rx_num_counter_reg0_carry__2_i_1_n_0,rx_num_counter_reg0_carry__2_i_2_n_0,rx_num_counter_reg0_carry__2_i_3_n_0,rx_num_counter_reg0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__2_i_1
       (.I0(\rx_num_counter_reg_reg_n_0_[31] ),
        .I1(\rx_num_counter_reg_reg_n_0_[30] ),
        .O(rx_num_counter_reg0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__2_i_2
       (.I0(\rx_num_counter_reg_reg_n_0_[29] ),
        .I1(\rx_num_counter_reg_reg_n_0_[28] ),
        .O(rx_num_counter_reg0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__2_i_3
       (.I0(\rx_num_counter_reg_reg_n_0_[27] ),
        .I1(\rx_num_counter_reg_reg_n_0_[26] ),
        .O(rx_num_counter_reg0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry__2_i_4
       (.I0(\rx_num_counter_reg_reg_n_0_[25] ),
        .I1(\rx_num_counter_reg_reg_n_0_[24] ),
        .O(rx_num_counter_reg0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    rx_num_counter_reg0_carry_i_1
       (.I0(\rx_num_counter_reg_reg_n_0_[0] ),
        .I1(\rx_num_counter_reg_reg_n_0_[1] ),
        .O(rx_num_counter_reg0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry_i_2
       (.I0(\rx_num_counter_reg_reg_n_0_[7] ),
        .I1(\rx_num_counter_reg_reg_n_0_[6] ),
        .O(rx_num_counter_reg0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry_i_3
       (.I0(\rx_num_counter_reg_reg_n_0_[5] ),
        .I1(\rx_num_counter_reg_reg_n_0_[4] ),
        .O(rx_num_counter_reg0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rx_num_counter_reg0_carry_i_4
       (.I0(\rx_num_counter_reg_reg_n_0_[3] ),
        .I1(\rx_num_counter_reg_reg_n_0_[2] ),
        .O(rx_num_counter_reg0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rx_num_counter_reg0_carry_i_5
       (.I0(\rx_num_counter_reg_reg_n_0_[1] ),
        .I1(\rx_num_counter_reg_reg_n_0_[0] ),
        .O(rx_num_counter_reg0_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    \rx_num_counter_reg[0]_i_1__0 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5] ),
        .I1(rx_num_counter_reg0_carry__2_n_0),
        .I2(rx_instruction_active),
        .O(\rx_num_counter_reg[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_num_counter_reg[0]_i_3 
       (.I0(\rx_num_counter_reg_reg_n_0_[0] ),
        .O(\rx_num_counter_reg[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[0] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[0]_i_2_n_7 ),
        .Q(\rx_num_counter_reg_reg_n_0_[0] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rx_num_counter_reg_reg[0]_i_2_n_0 ,\rx_num_counter_reg_reg[0]_i_2_n_1 ,\rx_num_counter_reg_reg[0]_i_2_n_2 ,\rx_num_counter_reg_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rx_num_counter_reg_reg[0]_i_2_n_4 ,\rx_num_counter_reg_reg[0]_i_2_n_5 ,\rx_num_counter_reg_reg[0]_i_2_n_6 ,\rx_num_counter_reg_reg[0]_i_2_n_7 }),
        .S({\rx_num_counter_reg_reg_n_0_[3] ,\rx_num_counter_reg_reg_n_0_[2] ,\rx_num_counter_reg_reg_n_0_[1] ,\rx_num_counter_reg[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[10] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[8]_i_1_n_5 ),
        .Q(\rx_num_counter_reg_reg_n_0_[10] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[11] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[8]_i_1_n_4 ),
        .Q(\rx_num_counter_reg_reg_n_0_[11] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[12] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[12]_i_1_n_7 ),
        .Q(\rx_num_counter_reg_reg_n_0_[12] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg_reg[12]_i_1 
       (.CI(\rx_num_counter_reg_reg[8]_i_1_n_0 ),
        .CO({\rx_num_counter_reg_reg[12]_i_1_n_0 ,\rx_num_counter_reg_reg[12]_i_1_n_1 ,\rx_num_counter_reg_reg[12]_i_1_n_2 ,\rx_num_counter_reg_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_num_counter_reg_reg[12]_i_1_n_4 ,\rx_num_counter_reg_reg[12]_i_1_n_5 ,\rx_num_counter_reg_reg[12]_i_1_n_6 ,\rx_num_counter_reg_reg[12]_i_1_n_7 }),
        .S({\rx_num_counter_reg_reg_n_0_[15] ,\rx_num_counter_reg_reg_n_0_[14] ,\rx_num_counter_reg_reg_n_0_[13] ,\rx_num_counter_reg_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[13] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[12]_i_1_n_6 ),
        .Q(\rx_num_counter_reg_reg_n_0_[13] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[14] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[12]_i_1_n_5 ),
        .Q(\rx_num_counter_reg_reg_n_0_[14] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[15] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[12]_i_1_n_4 ),
        .Q(\rx_num_counter_reg_reg_n_0_[15] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[16] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[16]_i_1_n_7 ),
        .Q(\rx_num_counter_reg_reg_n_0_[16] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg_reg[16]_i_1 
       (.CI(\rx_num_counter_reg_reg[12]_i_1_n_0 ),
        .CO({\rx_num_counter_reg_reg[16]_i_1_n_0 ,\rx_num_counter_reg_reg[16]_i_1_n_1 ,\rx_num_counter_reg_reg[16]_i_1_n_2 ,\rx_num_counter_reg_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_num_counter_reg_reg[16]_i_1_n_4 ,\rx_num_counter_reg_reg[16]_i_1_n_5 ,\rx_num_counter_reg_reg[16]_i_1_n_6 ,\rx_num_counter_reg_reg[16]_i_1_n_7 }),
        .S({\rx_num_counter_reg_reg_n_0_[19] ,\rx_num_counter_reg_reg_n_0_[18] ,\rx_num_counter_reg_reg_n_0_[17] ,\rx_num_counter_reg_reg_n_0_[16] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[17] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[16]_i_1_n_6 ),
        .Q(\rx_num_counter_reg_reg_n_0_[17] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[18] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[16]_i_1_n_5 ),
        .Q(\rx_num_counter_reg_reg_n_0_[18] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[19] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[16]_i_1_n_4 ),
        .Q(\rx_num_counter_reg_reg_n_0_[19] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[1] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[0]_i_2_n_6 ),
        .Q(\rx_num_counter_reg_reg_n_0_[1] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[20] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[20]_i_1_n_7 ),
        .Q(\rx_num_counter_reg_reg_n_0_[20] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg_reg[20]_i_1 
       (.CI(\rx_num_counter_reg_reg[16]_i_1_n_0 ),
        .CO({\rx_num_counter_reg_reg[20]_i_1_n_0 ,\rx_num_counter_reg_reg[20]_i_1_n_1 ,\rx_num_counter_reg_reg[20]_i_1_n_2 ,\rx_num_counter_reg_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_num_counter_reg_reg[20]_i_1_n_4 ,\rx_num_counter_reg_reg[20]_i_1_n_5 ,\rx_num_counter_reg_reg[20]_i_1_n_6 ,\rx_num_counter_reg_reg[20]_i_1_n_7 }),
        .S({\rx_num_counter_reg_reg_n_0_[23] ,\rx_num_counter_reg_reg_n_0_[22] ,\rx_num_counter_reg_reg_n_0_[21] ,\rx_num_counter_reg_reg_n_0_[20] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[21] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[20]_i_1_n_6 ),
        .Q(\rx_num_counter_reg_reg_n_0_[21] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[22] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[20]_i_1_n_5 ),
        .Q(\rx_num_counter_reg_reg_n_0_[22] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[23] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[20]_i_1_n_4 ),
        .Q(\rx_num_counter_reg_reg_n_0_[23] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[24] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[24]_i_1_n_7 ),
        .Q(\rx_num_counter_reg_reg_n_0_[24] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg_reg[24]_i_1 
       (.CI(\rx_num_counter_reg_reg[20]_i_1_n_0 ),
        .CO({\rx_num_counter_reg_reg[24]_i_1_n_0 ,\rx_num_counter_reg_reg[24]_i_1_n_1 ,\rx_num_counter_reg_reg[24]_i_1_n_2 ,\rx_num_counter_reg_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_num_counter_reg_reg[24]_i_1_n_4 ,\rx_num_counter_reg_reg[24]_i_1_n_5 ,\rx_num_counter_reg_reg[24]_i_1_n_6 ,\rx_num_counter_reg_reg[24]_i_1_n_7 }),
        .S({\rx_num_counter_reg_reg_n_0_[27] ,\rx_num_counter_reg_reg_n_0_[26] ,\rx_num_counter_reg_reg_n_0_[25] ,\rx_num_counter_reg_reg_n_0_[24] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[25] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[24]_i_1_n_6 ),
        .Q(\rx_num_counter_reg_reg_n_0_[25] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[26] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[24]_i_1_n_5 ),
        .Q(\rx_num_counter_reg_reg_n_0_[26] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[27] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[24]_i_1_n_4 ),
        .Q(\rx_num_counter_reg_reg_n_0_[27] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[28] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[28]_i_1_n_7 ),
        .Q(\rx_num_counter_reg_reg_n_0_[28] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg_reg[28]_i_1 
       (.CI(\rx_num_counter_reg_reg[24]_i_1_n_0 ),
        .CO({\NLW_rx_num_counter_reg_reg[28]_i_1_CO_UNCONNECTED [3],\rx_num_counter_reg_reg[28]_i_1_n_1 ,\rx_num_counter_reg_reg[28]_i_1_n_2 ,\rx_num_counter_reg_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_num_counter_reg_reg[28]_i_1_n_4 ,\rx_num_counter_reg_reg[28]_i_1_n_5 ,\rx_num_counter_reg_reg[28]_i_1_n_6 ,\rx_num_counter_reg_reg[28]_i_1_n_7 }),
        .S({\rx_num_counter_reg_reg_n_0_[31] ,\rx_num_counter_reg_reg_n_0_[30] ,\rx_num_counter_reg_reg_n_0_[29] ,\rx_num_counter_reg_reg_n_0_[28] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[29] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[28]_i_1_n_6 ),
        .Q(\rx_num_counter_reg_reg_n_0_[29] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[2] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[0]_i_2_n_5 ),
        .Q(\rx_num_counter_reg_reg_n_0_[2] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[30] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[28]_i_1_n_5 ),
        .Q(\rx_num_counter_reg_reg_n_0_[30] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[31] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[28]_i_1_n_4 ),
        .Q(\rx_num_counter_reg_reg_n_0_[31] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[3] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[0]_i_2_n_4 ),
        .Q(\rx_num_counter_reg_reg_n_0_[3] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[4] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[4]_i_1_n_7 ),
        .Q(\rx_num_counter_reg_reg_n_0_[4] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg_reg[4]_i_1 
       (.CI(\rx_num_counter_reg_reg[0]_i_2_n_0 ),
        .CO({\rx_num_counter_reg_reg[4]_i_1_n_0 ,\rx_num_counter_reg_reg[4]_i_1_n_1 ,\rx_num_counter_reg_reg[4]_i_1_n_2 ,\rx_num_counter_reg_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_num_counter_reg_reg[4]_i_1_n_4 ,\rx_num_counter_reg_reg[4]_i_1_n_5 ,\rx_num_counter_reg_reg[4]_i_1_n_6 ,\rx_num_counter_reg_reg[4]_i_1_n_7 }),
        .S({\rx_num_counter_reg_reg_n_0_[7] ,\rx_num_counter_reg_reg_n_0_[6] ,\rx_num_counter_reg_reg_n_0_[5] ,\rx_num_counter_reg_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[5] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[4]_i_1_n_6 ),
        .Q(\rx_num_counter_reg_reg_n_0_[5] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[6] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[4]_i_1_n_5 ),
        .Q(\rx_num_counter_reg_reg_n_0_[6] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[7] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[4]_i_1_n_4 ),
        .Q(\rx_num_counter_reg_reg_n_0_[7] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[8] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[8]_i_1_n_7 ),
        .Q(\rx_num_counter_reg_reg_n_0_[8] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rx_num_counter_reg_reg[8]_i_1 
       (.CI(\rx_num_counter_reg_reg[4]_i_1_n_0 ),
        .CO({\rx_num_counter_reg_reg[8]_i_1_n_0 ,\rx_num_counter_reg_reg[8]_i_1_n_1 ,\rx_num_counter_reg_reg[8]_i_1_n_2 ,\rx_num_counter_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_num_counter_reg_reg[8]_i_1_n_4 ,\rx_num_counter_reg_reg[8]_i_1_n_5 ,\rx_num_counter_reg_reg[8]_i_1_n_6 ,\rx_num_counter_reg_reg[8]_i_1_n_7 }),
        .S({\rx_num_counter_reg_reg_n_0_[11] ,\rx_num_counter_reg_reg_n_0_[10] ,\rx_num_counter_reg_reg_n_0_[9] ,\rx_num_counter_reg_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \rx_num_counter_reg_reg[9] 
       (.C(i_clk),
        .CE(\rx_num_counter_reg[0]_i_1__0_n_0 ),
        .D(\rx_num_counter_reg_reg[8]_i_1_n_6 ),
        .Q(\rx_num_counter_reg_reg_n_0_[9] ),
        .R(i_reset));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \s_baud_counter[0]_i_1 
       (.I0(\s_baud_counter_reg_n_0_[0] ),
        .I1(\s_baud_counter[7]_i_6_n_0 ),
        .O(\s_baud_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \s_baud_counter[1]_i_1 
       (.I0(\s_baud_counter_reg_n_0_[1] ),
        .I1(\s_baud_counter_reg_n_0_[0] ),
        .I2(\s_baud_counter[7]_i_6_n_0 ),
        .O(\s_baud_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \s_baud_counter[2]_i_1 
       (.I0(\s_baud_counter_reg_n_0_[0] ),
        .I1(\s_baud_counter_reg_n_0_[1] ),
        .I2(\s_baud_counter_reg_n_0_[2] ),
        .I3(\s_baud_counter[7]_i_6_n_0 ),
        .O(\s_baud_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \s_baud_counter[3]_i_1__0 
       (.I0(\s_baud_counter_reg_n_0_[0] ),
        .I1(\s_baud_counter_reg_n_0_[1] ),
        .I2(\s_baud_counter_reg_n_0_[2] ),
        .I3(\s_baud_counter_reg_n_0_[3] ),
        .I4(\s_baud_counter[7]_i_6_n_0 ),
        .O(\s_baud_counter[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6666666600660060)) 
    \s_baud_counter[4]_i_1 
       (.I0(\s_baud_counter[4]_i_2__0_n_0 ),
        .I1(\s_baud_counter_reg_n_0_[4] ),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3] ),
        .I3(\FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I5(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1] ),
        .O(\s_baud_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_baud_counter[4]_i_2__0 
       (.I0(\s_baud_counter_reg_n_0_[3] ),
        .I1(\s_baud_counter_reg_n_0_[2] ),
        .I2(\s_baud_counter_reg_n_0_[1] ),
        .I3(\s_baud_counter_reg_n_0_[0] ),
        .O(\s_baud_counter[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \s_baud_counter[5]_i_1 
       (.I0(\s_baud_counter[5]_i_2__0_n_0 ),
        .I1(\s_baud_counter_reg_n_0_[5] ),
        .I2(\s_baud_counter[7]_i_6_n_0 ),
        .O(\s_baud_counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_baud_counter[5]_i_2__0 
       (.I0(\s_baud_counter_reg_n_0_[4] ),
        .I1(\s_baud_counter_reg_n_0_[0] ),
        .I2(\s_baud_counter_reg_n_0_[1] ),
        .I3(\s_baud_counter_reg_n_0_[2] ),
        .I4(\s_baud_counter_reg_n_0_[3] ),
        .O(\s_baud_counter[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \s_baud_counter[6]_i_1__0 
       (.I0(\s_baud_counter[7]_i_5__0_n_0 ),
        .I1(\s_baud_counter_reg_n_0_[6] ),
        .I2(\s_baud_counter[7]_i_6_n_0 ),
        .O(\s_baud_counter[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0200000002000200)) 
    \s_baud_counter[7]_i_1__1 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0 ),
        .I2(i_reset),
        .I3(rx_instruction_active),
        .I4(\FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0 ),
        .I5(\s_baud_counter[7]_i_4__0_n_0 ),
        .O(\s_baud_counter[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4044)) 
    \s_baud_counter[7]_i_2 
       (.I0(i_reset),
        .I1(rx_instruction_active),
        .I2(\FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0 ),
        .I3(\s_baud_counter[7]_i_4__0_n_0 ),
        .O(\s_baud_counter[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \s_baud_counter[7]_i_3__0 
       (.I0(\s_baud_counter_reg_n_0_[6] ),
        .I1(\s_baud_counter[7]_i_5__0_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[7] ),
        .I3(\s_baud_counter[7]_i_6_n_0 ),
        .O(\s_baud_counter[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h01000101)) 
    \s_baud_counter[7]_i_4__0 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3] ),
        .I2(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I3(s_data_in_rx),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1] ),
        .O(\s_baud_counter[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_baud_counter[7]_i_5__0 
       (.I0(\s_baud_counter_reg_n_0_[5] ),
        .I1(\s_baud_counter_reg_n_0_[3] ),
        .I2(\s_baud_counter_reg_n_0_[2] ),
        .I3(\s_baud_counter_reg_n_0_[1] ),
        .I4(\s_baud_counter_reg_n_0_[0] ),
        .I5(\s_baud_counter_reg_n_0_[4] ),
        .O(\s_baud_counter[7]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h5051)) 
    \s_baud_counter[7]_i_6 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0 ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I2(\FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ),
        .I3(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3] ),
        .O(\s_baud_counter[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[0] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2_n_0 ),
        .D(\s_baud_counter[0]_i_1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[0] ),
        .S(\s_baud_counter[7]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[1] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2_n_0 ),
        .D(\s_baud_counter[1]_i_1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[1] ),
        .S(\s_baud_counter[7]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[2] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2_n_0 ),
        .D(\s_baud_counter[2]_i_1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[2] ),
        .S(\s_baud_counter[7]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[3] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2_n_0 ),
        .D(\s_baud_counter[3]_i_1__0_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[3] ),
        .S(\s_baud_counter[7]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[4] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2_n_0 ),
        .D(\s_baud_counter[4]_i_1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[4] ),
        .S(\s_baud_counter[7]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[5] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2_n_0 ),
        .D(\s_baud_counter[5]_i_1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[5] ),
        .S(\s_baud_counter[7]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[6] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2_n_0 ),
        .D(\s_baud_counter[6]_i_1__0_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[6] ),
        .S(\s_baud_counter[7]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[7] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2_n_0 ),
        .D(\s_baud_counter[7]_i_3__0_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[7] ),
        .S(\s_baud_counter[7]_i_1__1_n_0 ));
  FDRE s_data_in_reg_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(rx_instruction_in_reg),
        .Q(s_data_in_reg),
        .R(1'b0));
  FDRE s_data_in_rx_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(s_data_in_reg),
        .Q(s_data_in_rx),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBFFFB88880008)) 
    \s_data_out_byte_rx[0]_i_1__0 
       (.I0(\s_data_out_byte_rx[7]_i_2__0_n_0 ),
        .I1(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[2] ),
        .I3(\s_data_out_byte_rx[4]_i_2_n_0 ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I5(\s_data_out_byte_rx_reg_n_0_[0] ),
        .O(\s_data_out_byte_rx[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFFB88880008)) 
    \s_data_out_byte_rx[1]_i_1__0 
       (.I0(\s_data_out_byte_rx[7]_i_2__0_n_0 ),
        .I1(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[2] ),
        .I3(\s_data_out_byte_rx[5]_i_2_n_0 ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I5(\s_data_out_byte_rx_reg_n_0_[1] ),
        .O(\s_data_out_byte_rx[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFFB88880008)) 
    \s_data_out_byte_rx[2]_i_1__0 
       (.I0(\s_data_out_byte_rx[7]_i_2__0_n_0 ),
        .I1(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[2] ),
        .I3(\s_data_out_byte_rx[6]_i_2__0_n_0 ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I5(\s_data_out_byte_rx_reg_n_0_[2] ),
        .O(\s_data_out_byte_rx[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \s_data_out_byte_rx[3]_i_1__0 
       (.I0(\s_data_out_byte_rx[7]_i_2__0_n_0 ),
        .I1(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I2(\FSM_onehot_Rx_Instruction_UART_State[2]_i_2_n_0 ),
        .I3(\s_rx_bit_counter_reg_n_0_[2] ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I5(\s_data_out_byte_rx_reg_n_0_[3] ),
        .O(\s_data_out_byte_rx[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \s_data_out_byte_rx[4]_i_1__0 
       (.I0(\s_data_out_byte_rx[7]_i_2__0_n_0 ),
        .I1(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[2] ),
        .I3(\s_data_out_byte_rx[4]_i_2_n_0 ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I5(\s_data_out_byte_rx_reg_n_0_[4] ),
        .O(\s_data_out_byte_rx[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_data_out_byte_rx[4]_i_2 
       (.I0(\s_rx_bit_counter_reg_n_0_[0] ),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .O(\s_data_out_byte_rx[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \s_data_out_byte_rx[5]_i_1__0 
       (.I0(\s_data_out_byte_rx[7]_i_2__0_n_0 ),
        .I1(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[2] ),
        .I3(\s_data_out_byte_rx[5]_i_2_n_0 ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I5(\s_data_out_byte_rx_reg_n_0_[5] ),
        .O(\s_data_out_byte_rx[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_data_out_byte_rx[5]_i_2 
       (.I0(\s_rx_bit_counter_reg_n_0_[1] ),
        .I1(\s_rx_bit_counter_reg_n_0_[0] ),
        .O(\s_data_out_byte_rx[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \s_data_out_byte_rx[6]_i_1__0 
       (.I0(\s_data_out_byte_rx[7]_i_2__0_n_0 ),
        .I1(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[2] ),
        .I3(\s_data_out_byte_rx[6]_i_2__0_n_0 ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I5(\s_data_out_byte_rx_reg_n_0_[6] ),
        .O(\s_data_out_byte_rx[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_data_out_byte_rx[6]_i_2__0 
       (.I0(\s_rx_bit_counter_reg_n_0_[0] ),
        .I1(\s_rx_bit_counter_reg_n_0_[1] ),
        .O(\s_data_out_byte_rx[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    \s_data_out_byte_rx[7]_i_1__0 
       (.I0(\s_data_out_byte_rx[7]_i_2__0_n_0 ),
        .I1(i_reset),
        .I2(rx_instruction_active),
        .I3(\s_data_out_byte_rx[7]_i_3_n_0 ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .I5(\s_data_out_byte_rx_reg_n_0_[7] ),
        .O(\s_data_out_byte_rx[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_data_out_byte_rx[7]_i_2__0 
       (.I0(s_data_in_rx),
        .I1(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .O(\s_data_out_byte_rx[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s_data_out_byte_rx[7]_i_3 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .I3(\s_rx_bit_counter_reg_n_0_[1] ),
        .I4(\s_rx_bit_counter_reg_n_0_[2] ),
        .O(\s_data_out_byte_rx[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[0]_i_1__0_n_0 ),
        .Q(\s_data_out_byte_rx_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[1]_i_1__0_n_0 ),
        .Q(\s_data_out_byte_rx_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[2]_i_1__0_n_0 ),
        .Q(\s_data_out_byte_rx_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[3] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[3]_i_1__0_n_0 ),
        .Q(\s_data_out_byte_rx_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[4] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[4]_i_1__0_n_0 ),
        .Q(\s_data_out_byte_rx_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[5] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[5]_i_1__0_n_0 ),
        .Q(\s_data_out_byte_rx_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[6]_i_1__0_n_0 ),
        .Q(\s_data_out_byte_rx_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_out_byte_rx_reg[7] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_data_out_byte_rx[7]_i_1__0_n_0 ),
        .Q(\s_data_out_byte_rx_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \s_rx_bit_counter[0]_i_1__0 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I1(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I2(\s_rx_bit_counter_reg_n_0_[0] ),
        .O(\s_rx_bit_counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F80)) 
    \s_rx_bit_counter[1]_i_1__0 
       (.I0(\s_rx_bit_counter_reg_n_0_[0] ),
        .I1(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I2(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I3(\s_rx_bit_counter_reg_n_0_[1] ),
        .O(\s_rx_bit_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \s_rx_bit_counter[2]_i_1__0 
       (.I0(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I1(\s_rx_bit_counter_reg_n_0_[0] ),
        .I2(\s_rx_bit_counter_reg_n_0_[1] ),
        .I3(\s_rx_bit_counter[2]_i_2_n_0 ),
        .I4(\s_rx_bit_counter_reg_n_0_[2] ),
        .O(\s_rx_bit_counter[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h44444000)) 
    \s_rx_bit_counter[2]_i_2 
       (.I0(i_reset),
        .I1(rx_instruction_active),
        .I2(\FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0 ),
        .I3(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2] ),
        .I4(\FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0] ),
        .O(\s_rx_bit_counter[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_rx_bit_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_rx_bit_counter[0]_i_1__0_n_0 ),
        .Q(\s_rx_bit_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_rx_bit_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_rx_bit_counter[1]_i_1__0_n_0 ),
        .Q(\s_rx_bit_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_rx_bit_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_rx_bit_counter[2]_i_1__0_n_0 ),
        .Q(\s_rx_bit_counter_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    servo_enable_i_1
       (.I0(rx_instruction_done),
        .I1(rx_instruction_reg[2]),
        .O(servo_enable));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \servo_position_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \servo_position_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \servo_position_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \servo_position_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \servo_position_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \servo_position_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \servo_position_reg[6]_i_1 
       (.I0(Q[6]),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \servo_position_reg[7]_i_1 
       (.I0(\duty_cycle_value_reg_reg[0] ),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .I3(\threshold_value_reg[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'h80)) 
    \servo_position_reg[7]_i_2 
       (.I0(Q[7]),
        .I1(\servo_position_reg_reg[0] ),
        .I2(rx_instruction_done),
        .O(\data_out_byte_rx_instruction_reg_reg[15]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    start_drive_mode_i_1
       (.I0(rx_instruction_done),
        .I1(rx_instruction_reg[0]),
        .O(start_drive_mode_0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    start_filtering_i_1
       (.I0(start_filtering_reg),
        .I1(write_enable_input_bram),
        .I2(read_enable_input_bram),
        .I3(rx_instruction_reg[1]),
        .I4(i_reset),
        .I5(rx_instruction_done),
        .O(write_enable_input_bram_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx
   (o_tx_serial_data,
    bram_output_addr,
    bram_input_addr0,
    Q,
    i_clk,
    i_reset,
    write_enable_output_bram,
    read_enable_output_bram,
    read_enable_input_bram,
    write_enable_input_bram,
    rx_tx_dv_flag,
    \s_data_byte_tx_reg[7]_0 );
  output o_tx_serial_data;
  output bram_output_addr;
  output bram_input_addr0;
  output [17:0]Q;
  input i_clk;
  input i_reset;
  input write_enable_output_bram;
  input read_enable_output_bram;
  input read_enable_input_bram;
  input write_enable_input_bram;
  input rx_tx_dv_flag;
  input [7:0]\s_data_byte_tx_reg[7]_0 ;

  wire \FSM_sequential_Tx_UART_State[0]_i_1_n_0 ;
  wire \FSM_sequential_Tx_UART_State[0]_i_3_n_0 ;
  wire \FSM_sequential_Tx_UART_State[1]_i_1_n_0 ;
  wire \FSM_sequential_Tx_UART_State[2]_i_1_n_0 ;
  wire \FSM_sequential_Tx_UART_State[2]_i_2_n_0 ;
  wire \FSM_sequential_Tx_UART_State[2]_i_3_n_0 ;
  wire [17:0]Q;
  wire [2:0]Tx_UART_State;
  wire [0:0]Tx_UART_State__0;
  wire bram_input_addr0;
  wire bram_output_addr;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_6__1_n_0;
  wire i__carry__0_i_7__1_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_7__2_n_0;
  wire i_clk;
  wire i_reset;
  wire o_tx_serial_data;
  wire o_tx_serial_data_i_1_n_0;
  wire o_tx_serial_data_i_3_n_0;
  wire o_tx_serial_data_i_4_n_0;
  wire o_tx_serial_data_reg_i_2_n_0;
  wire read_enable_input_bram;
  wire read_enable_output_bram;
  wire rx_tx_dv_flag;
  wire \s_baud_counter[0]_i_1__0_n_0 ;
  wire \s_baud_counter[1]_i_1__0_n_0 ;
  wire \s_baud_counter[2]_i_1__0_n_0 ;
  wire \s_baud_counter[3]_i_1__1_n_0 ;
  wire \s_baud_counter[4]_i_1__0_n_0 ;
  wire \s_baud_counter[5]_i_1__0_n_0 ;
  wire \s_baud_counter[6]_i_1_n_0 ;
  wire \s_baud_counter[6]_i_2_n_0 ;
  wire \s_baud_counter[7]_i_1__0_n_0 ;
  wire \s_baud_counter[7]_i_2__0_n_0 ;
  wire \s_baud_counter[7]_i_3__1_n_0 ;
  wire \s_baud_counter[7]_i_4__1_n_0 ;
  wire \s_baud_counter_reg_n_0_[0] ;
  wire \s_baud_counter_reg_n_0_[1] ;
  wire \s_baud_counter_reg_n_0_[2] ;
  wire \s_baud_counter_reg_n_0_[3] ;
  wire \s_baud_counter_reg_n_0_[4] ;
  wire \s_baud_counter_reg_n_0_[5] ;
  wire \s_baud_counter_reg_n_0_[6] ;
  wire \s_baud_counter_reg_n_0_[7] ;
  wire \s_data_byte_tx[7]_i_1_n_0 ;
  wire [7:0]\s_data_byte_tx_reg[7]_0 ;
  wire \s_data_byte_tx_reg_n_0_[0] ;
  wire \s_data_byte_tx_reg_n_0_[1] ;
  wire \s_data_byte_tx_reg_n_0_[2] ;
  wire \s_data_byte_tx_reg_n_0_[3] ;
  wire \s_data_byte_tx_reg_n_0_[4] ;
  wire \s_data_byte_tx_reg_n_0_[5] ;
  wire \s_data_byte_tx_reg_n_0_[6] ;
  wire \s_data_byte_tx_reg_n_0_[7] ;
  wire \s_tx_bit_counter[0]_i_1_n_0 ;
  wire \s_tx_bit_counter[1]_i_1_n_0 ;
  wire \s_tx_bit_counter[2]_i_1_n_0 ;
  wire \s_tx_bit_counter[2]_i_2_n_0 ;
  wire \s_tx_bit_counter_reg_n_0_[0] ;
  wire \s_tx_bit_counter_reg_n_0_[1] ;
  wire \s_tx_bit_counter_reg_n_0_[2] ;
  wire [31:1]tx_num_counter_reg0;
  wire tx_num_counter_reg10_in;
  wire tx_num_counter_reg1__15;
  wire tx_num_counter_reg1_carry__0_i_1_n_0;
  wire tx_num_counter_reg1_carry__0_i_2_n_0;
  wire tx_num_counter_reg1_carry__0_i_3_n_0;
  wire tx_num_counter_reg1_carry__0_i_4_n_0;
  wire tx_num_counter_reg1_carry__0_i_5_n_0;
  wire tx_num_counter_reg1_carry__0_i_6_n_0;
  wire tx_num_counter_reg1_carry__0_i_7_n_0;
  wire tx_num_counter_reg1_carry__0_i_8_n_0;
  wire tx_num_counter_reg1_carry__0_n_0;
  wire tx_num_counter_reg1_carry__0_n_1;
  wire tx_num_counter_reg1_carry__0_n_2;
  wire tx_num_counter_reg1_carry__0_n_3;
  wire tx_num_counter_reg1_carry__1_i_1_n_0;
  wire tx_num_counter_reg1_carry__1_i_2_n_0;
  wire tx_num_counter_reg1_carry__1_i_3_n_0;
  wire tx_num_counter_reg1_carry__1_i_4_n_0;
  wire tx_num_counter_reg1_carry__1_i_5_n_0;
  wire tx_num_counter_reg1_carry__1_n_0;
  wire tx_num_counter_reg1_carry__1_n_1;
  wire tx_num_counter_reg1_carry__1_n_2;
  wire tx_num_counter_reg1_carry__1_n_3;
  wire tx_num_counter_reg1_carry__2_i_1_n_0;
  wire tx_num_counter_reg1_carry__2_i_2_n_0;
  wire tx_num_counter_reg1_carry__2_i_3_n_0;
  wire tx_num_counter_reg1_carry__2_i_4_n_0;
  wire tx_num_counter_reg1_carry__2_n_1;
  wire tx_num_counter_reg1_carry__2_n_2;
  wire tx_num_counter_reg1_carry__2_n_3;
  wire tx_num_counter_reg1_carry_i_1_n_0;
  wire tx_num_counter_reg1_carry_i_2_n_0;
  wire tx_num_counter_reg1_carry_i_3_n_0;
  wire tx_num_counter_reg1_carry_i_4_n_0;
  wire tx_num_counter_reg1_carry_i_5_n_0;
  wire tx_num_counter_reg1_carry_i_6_n_0;
  wire tx_num_counter_reg1_carry_i_7_n_0;
  wire tx_num_counter_reg1_carry_i_8_n_0;
  wire tx_num_counter_reg1_carry_n_0;
  wire tx_num_counter_reg1_carry_n_1;
  wire tx_num_counter_reg1_carry_n_2;
  wire tx_num_counter_reg1_carry_n_3;
  wire \tx_num_counter_reg1_inferred__0/i__carry__0_n_0 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__0_n_1 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__0_n_2 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__0_n_3 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__1_n_0 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__1_n_1 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__1_n_2 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__1_n_3 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__2_n_1 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__2_n_2 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry__2_n_3 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry_n_0 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry_n_1 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry_n_2 ;
  wire \tx_num_counter_reg1_inferred__0/i__carry_n_3 ;
  wire \tx_num_counter_reg[0]_i_1_n_0 ;
  wire \tx_num_counter_reg[10]_i_1_n_0 ;
  wire \tx_num_counter_reg[11]_i_1_n_0 ;
  wire \tx_num_counter_reg[12]_i_1_n_0 ;
  wire \tx_num_counter_reg[13]_i_1_n_0 ;
  wire \tx_num_counter_reg[14]_i_1_n_0 ;
  wire \tx_num_counter_reg[15]_i_1_n_0 ;
  wire \tx_num_counter_reg[16]_i_1_n_0 ;
  wire \tx_num_counter_reg[17]_i_1_n_0 ;
  wire \tx_num_counter_reg[18]_i_1_n_0 ;
  wire \tx_num_counter_reg[19]_i_1_n_0 ;
  wire \tx_num_counter_reg[1]_i_1_n_0 ;
  wire \tx_num_counter_reg[20]_i_1_n_0 ;
  wire \tx_num_counter_reg[21]_i_1_n_0 ;
  wire \tx_num_counter_reg[22]_i_1_n_0 ;
  wire \tx_num_counter_reg[23]_i_1_n_0 ;
  wire \tx_num_counter_reg[24]_i_1_n_0 ;
  wire \tx_num_counter_reg[25]_i_1_n_0 ;
  wire \tx_num_counter_reg[26]_i_1_n_0 ;
  wire \tx_num_counter_reg[27]_i_1_n_0 ;
  wire \tx_num_counter_reg[28]_i_1_n_0 ;
  wire \tx_num_counter_reg[29]_i_1_n_0 ;
  wire \tx_num_counter_reg[2]_i_1_n_0 ;
  wire \tx_num_counter_reg[30]_i_1_n_0 ;
  wire \tx_num_counter_reg[31]_i_1_n_0 ;
  wire \tx_num_counter_reg[31]_i_2_n_0 ;
  wire \tx_num_counter_reg[3]_i_1_n_0 ;
  wire \tx_num_counter_reg[4]_i_1_n_0 ;
  wire \tx_num_counter_reg[5]_i_1_n_0 ;
  wire \tx_num_counter_reg[6]_i_1_n_0 ;
  wire \tx_num_counter_reg[7]_i_1_n_0 ;
  wire \tx_num_counter_reg[8]_i_1_n_0 ;
  wire \tx_num_counter_reg[9]_i_1_n_0 ;
  wire \tx_num_counter_reg_reg[12]_i_2_n_0 ;
  wire \tx_num_counter_reg_reg[12]_i_2_n_1 ;
  wire \tx_num_counter_reg_reg[12]_i_2_n_2 ;
  wire \tx_num_counter_reg_reg[12]_i_2_n_3 ;
  wire \tx_num_counter_reg_reg[16]_i_2_n_0 ;
  wire \tx_num_counter_reg_reg[16]_i_2_n_1 ;
  wire \tx_num_counter_reg_reg[16]_i_2_n_2 ;
  wire \tx_num_counter_reg_reg[16]_i_2_n_3 ;
  wire \tx_num_counter_reg_reg[20]_i_2_n_0 ;
  wire \tx_num_counter_reg_reg[20]_i_2_n_1 ;
  wire \tx_num_counter_reg_reg[20]_i_2_n_2 ;
  wire \tx_num_counter_reg_reg[20]_i_2_n_3 ;
  wire \tx_num_counter_reg_reg[24]_i_2_n_0 ;
  wire \tx_num_counter_reg_reg[24]_i_2_n_1 ;
  wire \tx_num_counter_reg_reg[24]_i_2_n_2 ;
  wire \tx_num_counter_reg_reg[24]_i_2_n_3 ;
  wire \tx_num_counter_reg_reg[28]_i_2_n_0 ;
  wire \tx_num_counter_reg_reg[28]_i_2_n_1 ;
  wire \tx_num_counter_reg_reg[28]_i_2_n_2 ;
  wire \tx_num_counter_reg_reg[28]_i_2_n_3 ;
  wire \tx_num_counter_reg_reg[31]_i_3_n_2 ;
  wire \tx_num_counter_reg_reg[31]_i_3_n_3 ;
  wire \tx_num_counter_reg_reg[4]_i_2_n_0 ;
  wire \tx_num_counter_reg_reg[4]_i_2_n_1 ;
  wire \tx_num_counter_reg_reg[4]_i_2_n_2 ;
  wire \tx_num_counter_reg_reg[4]_i_2_n_3 ;
  wire \tx_num_counter_reg_reg[8]_i_2_n_0 ;
  wire \tx_num_counter_reg_reg[8]_i_2_n_1 ;
  wire \tx_num_counter_reg_reg[8]_i_2_n_2 ;
  wire \tx_num_counter_reg_reg[8]_i_2_n_3 ;
  wire \tx_num_counter_reg_reg_n_0_[18] ;
  wire \tx_num_counter_reg_reg_n_0_[19] ;
  wire \tx_num_counter_reg_reg_n_0_[20] ;
  wire \tx_num_counter_reg_reg_n_0_[21] ;
  wire \tx_num_counter_reg_reg_n_0_[22] ;
  wire \tx_num_counter_reg_reg_n_0_[23] ;
  wire \tx_num_counter_reg_reg_n_0_[24] ;
  wire \tx_num_counter_reg_reg_n_0_[25] ;
  wire \tx_num_counter_reg_reg_n_0_[26] ;
  wire \tx_num_counter_reg_reg_n_0_[27] ;
  wire \tx_num_counter_reg_reg_n_0_[28] ;
  wire \tx_num_counter_reg_reg_n_0_[29] ;
  wire \tx_num_counter_reg_reg_n_0_[30] ;
  wire \tx_num_counter_reg_reg_n_0_[31] ;
  wire write_enable_input_bram;
  wire write_enable_output_bram;
  wire [3:0]NLW_tx_num_counter_reg1_carry_O_UNCONNECTED;
  wire [3:0]NLW_tx_num_counter_reg1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tx_num_counter_reg1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tx_num_counter_reg1_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_tx_num_counter_reg1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_tx_num_counter_reg1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tx_num_counter_reg1_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_tx_num_counter_reg1_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_tx_num_counter_reg_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_tx_num_counter_reg_reg[31]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hCECECECCAAAAAAAA)) 
    \FSM_sequential_Tx_UART_State[0]_i_1 
       (.I0(Tx_UART_State__0),
        .I1(Tx_UART_State[0]),
        .I2(Tx_UART_State[1]),
        .I3(bram_output_addr),
        .I4(bram_input_addr0),
        .I5(Tx_UART_State[2]),
        .O(\FSM_sequential_Tx_UART_State[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E4FF44)) 
    \FSM_sequential_Tx_UART_State[0]_i_2 
       (.I0(Tx_UART_State[1]),
        .I1(rx_tx_dv_flag),
        .I2(\FSM_sequential_Tx_UART_State[0]_i_3_n_0 ),
        .I3(Tx_UART_State[0]),
        .I4(\FSM_sequential_Tx_UART_State[2]_i_2_n_0 ),
        .I5(Tx_UART_State[2]),
        .O(Tx_UART_State__0));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_Tx_UART_State[0]_i_3 
       (.I0(\s_tx_bit_counter_reg_n_0_[1] ),
        .I1(\s_tx_bit_counter_reg_n_0_[0] ),
        .I2(\s_tx_bit_counter_reg_n_0_[2] ),
        .O(\FSM_sequential_Tx_UART_State[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF078)) 
    \FSM_sequential_Tx_UART_State[1]_i_1 
       (.I0(\FSM_sequential_Tx_UART_State[2]_i_2_n_0 ),
        .I1(Tx_UART_State[0]),
        .I2(Tx_UART_State[1]),
        .I3(Tx_UART_State[2]),
        .O(\FSM_sequential_Tx_UART_State[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFCFF80808080)) 
    \FSM_sequential_Tx_UART_State[2]_i_1 
       (.I0(\FSM_sequential_Tx_UART_State[2]_i_2_n_0 ),
        .I1(Tx_UART_State[0]),
        .I2(Tx_UART_State[1]),
        .I3(bram_output_addr),
        .I4(bram_input_addr0),
        .I5(Tx_UART_State[2]),
        .O(\FSM_sequential_Tx_UART_State[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \FSM_sequential_Tx_UART_State[2]_i_2 
       (.I0(\s_baud_counter_reg_n_0_[7] ),
        .I1(\s_baud_counter_reg_n_0_[3] ),
        .I2(\s_baud_counter_reg_n_0_[4] ),
        .I3(\s_baud_counter_reg_n_0_[5] ),
        .I4(\s_baud_counter_reg_n_0_[6] ),
        .I5(\FSM_sequential_Tx_UART_State[2]_i_3_n_0 ),
        .O(\FSM_sequential_Tx_UART_State[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_Tx_UART_State[2]_i_3 
       (.I0(\s_baud_counter_reg_n_0_[2] ),
        .I1(\s_baud_counter_reg_n_0_[1] ),
        .O(\FSM_sequential_Tx_UART_State[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,tx_start_bit:001,tx_serial_data:010,tx_done:100,tx_stop_bit:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_Tx_UART_State_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_sequential_Tx_UART_State[0]_i_1_n_0 ),
        .Q(Tx_UART_State[0]),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "idle:000,tx_start_bit:001,tx_serial_data:010,tx_done:100,tx_stop_bit:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_Tx_UART_State_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_sequential_Tx_UART_State[1]_i_1_n_0 ),
        .Q(Tx_UART_State[1]),
        .R(i_reset));
  (* FSM_ENCODED_STATES = "idle:000,tx_start_bit:001,tx_serial_data:010,tx_done:100,tx_stop_bit:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_Tx_UART_State_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\FSM_sequential_Tx_UART_State[2]_i_1_n_0 ),
        .Q(Tx_UART_State[2]),
        .R(i_reset));
  LUT4 #(
    .INIT(16'h1000)) 
    \bram_input_addr[17]_i_1 
       (.I0(write_enable_output_bram),
        .I1(read_enable_output_bram),
        .I2(read_enable_input_bram),
        .I3(write_enable_input_bram),
        .O(bram_input_addr0));
  LUT4 #(
    .INIT(16'h0010)) 
    \bram_output_addr[17]_i_1 
       (.I0(read_enable_input_bram),
        .I1(write_enable_input_bram),
        .I2(read_enable_output_bram),
        .I3(write_enable_output_bram),
        .O(bram_output_addr));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__1
       (.I0(Q[15]),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__0_i_2__1
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_3__1
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(i__carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_4__1
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_5__0
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(i__carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_6__1
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(i__carry__0_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_7__1
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(i__carry__0_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry__1_i_1__1
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(i__carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_2__1
       (.I0(\tx_num_counter_reg_reg_n_0_[23] ),
        .I1(\tx_num_counter_reg_reg_n_0_[22] ),
        .O(i__carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_3__1
       (.I0(\tx_num_counter_reg_reg_n_0_[21] ),
        .I1(\tx_num_counter_reg_reg_n_0_[20] ),
        .O(i__carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_4__1
       (.I0(\tx_num_counter_reg_reg_n_0_[19] ),
        .I1(\tx_num_counter_reg_reg_n_0_[18] ),
        .O(i__carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_5__0
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(i__carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_1__1
       (.I0(\tx_num_counter_reg_reg_n_0_[31] ),
        .I1(\tx_num_counter_reg_reg_n_0_[30] ),
        .O(i__carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_2__1
       (.I0(\tx_num_counter_reg_reg_n_0_[29] ),
        .I1(\tx_num_counter_reg_reg_n_0_[28] ),
        .O(i__carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_3__1
       (.I0(\tx_num_counter_reg_reg_n_0_[27] ),
        .I1(\tx_num_counter_reg_reg_n_0_[26] ),
        .O(i__carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__2_i_4__1
       (.I0(\tx_num_counter_reg_reg_n_0_[25] ),
        .I1(\tx_num_counter_reg_reg_n_0_[24] ),
        .O(i__carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_1__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(i__carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(i__carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(i__carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_5__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(i__carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(i__carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_7__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(i__carry_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFCB000000CB)) 
    o_tx_serial_data_i_1
       (.I0(o_tx_serial_data_reg_i_2_n_0),
        .I1(Tx_UART_State[1]),
        .I2(Tx_UART_State[0]),
        .I3(Tx_UART_State[2]),
        .I4(i_reset),
        .I5(o_tx_serial_data),
        .O(o_tx_serial_data_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_tx_serial_data_i_3
       (.I0(\s_data_byte_tx_reg_n_0_[3] ),
        .I1(\s_data_byte_tx_reg_n_0_[2] ),
        .I2(\s_tx_bit_counter_reg_n_0_[1] ),
        .I3(\s_data_byte_tx_reg_n_0_[1] ),
        .I4(\s_tx_bit_counter_reg_n_0_[0] ),
        .I5(\s_data_byte_tx_reg_n_0_[0] ),
        .O(o_tx_serial_data_i_3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_tx_serial_data_i_4
       (.I0(\s_data_byte_tx_reg_n_0_[7] ),
        .I1(\s_data_byte_tx_reg_n_0_[6] ),
        .I2(\s_tx_bit_counter_reg_n_0_[1] ),
        .I3(\s_data_byte_tx_reg_n_0_[5] ),
        .I4(\s_tx_bit_counter_reg_n_0_[0] ),
        .I5(\s_data_byte_tx_reg_n_0_[4] ),
        .O(o_tx_serial_data_i_4_n_0));
  FDRE o_tx_serial_data_reg
       (.C(i_clk),
        .CE(1'b1),
        .D(o_tx_serial_data_i_1_n_0),
        .Q(o_tx_serial_data),
        .R(1'b0));
  MUXF7 o_tx_serial_data_reg_i_2
       (.I0(o_tx_serial_data_i_3_n_0),
        .I1(o_tx_serial_data_i_4_n_0),
        .O(o_tx_serial_data_reg_i_2_n_0),
        .S(\s_tx_bit_counter_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s_baud_counter[0]_i_1__0 
       (.I0(\s_baud_counter_reg_n_0_[0] ),
        .O(\s_baud_counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_baud_counter[1]_i_1__0 
       (.I0(\s_baud_counter_reg_n_0_[1] ),
        .I1(\s_baud_counter_reg_n_0_[0] ),
        .O(\s_baud_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s_baud_counter[2]_i_1__0 
       (.I0(\s_baud_counter_reg_n_0_[2] ),
        .I1(\s_baud_counter_reg_n_0_[0] ),
        .I2(\s_baud_counter_reg_n_0_[1] ),
        .O(\s_baud_counter[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \s_baud_counter[3]_i_1__1 
       (.I0(\s_baud_counter_reg_n_0_[3] ),
        .I1(\s_baud_counter_reg_n_0_[2] ),
        .I2(\s_baud_counter_reg_n_0_[1] ),
        .I3(\s_baud_counter_reg_n_0_[0] ),
        .O(\s_baud_counter[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \s_baud_counter[4]_i_1__0 
       (.I0(\s_baud_counter_reg_n_0_[4] ),
        .I1(\s_baud_counter_reg_n_0_[3] ),
        .I2(\s_baud_counter_reg_n_0_[0] ),
        .I3(\s_baud_counter_reg_n_0_[1] ),
        .I4(\s_baud_counter_reg_n_0_[2] ),
        .O(\s_baud_counter[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \s_baud_counter[5]_i_1__0 
       (.I0(\s_baud_counter_reg_n_0_[5] ),
        .I1(\s_baud_counter_reg_n_0_[4] ),
        .I2(\s_baud_counter_reg_n_0_[2] ),
        .I3(\s_baud_counter_reg_n_0_[1] ),
        .I4(\s_baud_counter_reg_n_0_[0] ),
        .I5(\s_baud_counter_reg_n_0_[3] ),
        .O(\s_baud_counter[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF20008)) 
    \s_baud_counter[6]_i_1 
       (.I0(\s_baud_counter[6]_i_2_n_0 ),
        .I1(\s_baud_counter[7]_i_4__1_n_0 ),
        .I2(Tx_UART_State[2]),
        .I3(i_reset),
        .I4(\s_baud_counter_reg_n_0_[6] ),
        .O(\s_baud_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \s_baud_counter[6]_i_2 
       (.I0(\FSM_sequential_Tx_UART_State[2]_i_2_n_0 ),
        .I1(Tx_UART_State[0]),
        .I2(Tx_UART_State[1]),
        .I3(Tx_UART_State[2]),
        .O(\s_baud_counter[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11110001)) 
    \s_baud_counter[7]_i_1__0 
       (.I0(i_reset),
        .I1(Tx_UART_State[2]),
        .I2(Tx_UART_State[1]),
        .I3(Tx_UART_State[0]),
        .I4(\FSM_sequential_Tx_UART_State[2]_i_2_n_0 ),
        .O(\s_baud_counter[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s_baud_counter[7]_i_2__0 
       (.I0(Tx_UART_State[2]),
        .I1(i_reset),
        .O(\s_baud_counter[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \s_baud_counter[7]_i_3__1 
       (.I0(\s_baud_counter_reg_n_0_[7] ),
        .I1(\s_baud_counter[7]_i_4__1_n_0 ),
        .I2(\s_baud_counter_reg_n_0_[6] ),
        .O(\s_baud_counter[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_baud_counter[7]_i_4__1 
       (.I0(\s_baud_counter_reg_n_0_[4] ),
        .I1(\s_baud_counter_reg_n_0_[2] ),
        .I2(\s_baud_counter_reg_n_0_[1] ),
        .I3(\s_baud_counter_reg_n_0_[0] ),
        .I4(\s_baud_counter_reg_n_0_[3] ),
        .I5(\s_baud_counter_reg_n_0_[5] ),
        .O(\s_baud_counter[7]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[0] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2__0_n_0 ),
        .D(\s_baud_counter[0]_i_1__0_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[0] ),
        .R(\s_baud_counter[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[1] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2__0_n_0 ),
        .D(\s_baud_counter[1]_i_1__0_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[1] ),
        .R(\s_baud_counter[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[2] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2__0_n_0 ),
        .D(\s_baud_counter[2]_i_1__0_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[2] ),
        .R(\s_baud_counter[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[3] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2__0_n_0 ),
        .D(\s_baud_counter[3]_i_1__1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[3] ),
        .R(\s_baud_counter[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[4] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2__0_n_0 ),
        .D(\s_baud_counter[4]_i_1__0_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[4] ),
        .R(\s_baud_counter[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[5] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2__0_n_0 ),
        .D(\s_baud_counter[5]_i_1__0_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[5] ),
        .R(\s_baud_counter[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[6] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_baud_counter[6]_i_1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_baud_counter_reg[7] 
       (.C(i_clk),
        .CE(\s_baud_counter[7]_i_2__0_n_0 ),
        .D(\s_baud_counter[7]_i_3__1_n_0 ),
        .Q(\s_baud_counter_reg_n_0_[7] ),
        .R(\s_baud_counter[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \s_data_byte_tx[7]_i_1 
       (.I0(Tx_UART_State[0]),
        .I1(Tx_UART_State[2]),
        .I2(i_reset),
        .I3(Tx_UART_State[1]),
        .I4(rx_tx_dv_flag),
        .O(\s_data_byte_tx[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_byte_tx_reg[0] 
       (.C(i_clk),
        .CE(\s_data_byte_tx[7]_i_1_n_0 ),
        .D(\s_data_byte_tx_reg[7]_0 [0]),
        .Q(\s_data_byte_tx_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_byte_tx_reg[1] 
       (.C(i_clk),
        .CE(\s_data_byte_tx[7]_i_1_n_0 ),
        .D(\s_data_byte_tx_reg[7]_0 [1]),
        .Q(\s_data_byte_tx_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_byte_tx_reg[2] 
       (.C(i_clk),
        .CE(\s_data_byte_tx[7]_i_1_n_0 ),
        .D(\s_data_byte_tx_reg[7]_0 [2]),
        .Q(\s_data_byte_tx_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_byte_tx_reg[3] 
       (.C(i_clk),
        .CE(\s_data_byte_tx[7]_i_1_n_0 ),
        .D(\s_data_byte_tx_reg[7]_0 [3]),
        .Q(\s_data_byte_tx_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_byte_tx_reg[4] 
       (.C(i_clk),
        .CE(\s_data_byte_tx[7]_i_1_n_0 ),
        .D(\s_data_byte_tx_reg[7]_0 [4]),
        .Q(\s_data_byte_tx_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_byte_tx_reg[5] 
       (.C(i_clk),
        .CE(\s_data_byte_tx[7]_i_1_n_0 ),
        .D(\s_data_byte_tx_reg[7]_0 [5]),
        .Q(\s_data_byte_tx_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_byte_tx_reg[6] 
       (.C(i_clk),
        .CE(\s_data_byte_tx[7]_i_1_n_0 ),
        .D(\s_data_byte_tx_reg[7]_0 [6]),
        .Q(\s_data_byte_tx_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_data_byte_tx_reg[7] 
       (.C(i_clk),
        .CE(\s_data_byte_tx[7]_i_1_n_0 ),
        .D(\s_data_byte_tx_reg[7]_0 [7]),
        .Q(\s_data_byte_tx_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFEFE01000000)) 
    \s_tx_bit_counter[0]_i_1 
       (.I0(Tx_UART_State[0]),
        .I1(Tx_UART_State[2]),
        .I2(i_reset),
        .I3(\FSM_sequential_Tx_UART_State[2]_i_2_n_0 ),
        .I4(Tx_UART_State[1]),
        .I5(\s_tx_bit_counter_reg_n_0_[0] ),
        .O(\s_tx_bit_counter[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10FF4000)) 
    \s_tx_bit_counter[1]_i_1 
       (.I0(Tx_UART_State[2]),
        .I1(\s_tx_bit_counter_reg_n_0_[0] ),
        .I2(Tx_UART_State[1]),
        .I3(\s_tx_bit_counter[2]_i_2_n_0 ),
        .I4(\s_tx_bit_counter_reg_n_0_[1] ),
        .O(\s_tx_bit_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0222FFFF20000000)) 
    \s_tx_bit_counter[2]_i_1 
       (.I0(Tx_UART_State[1]),
        .I1(Tx_UART_State[2]),
        .I2(\s_tx_bit_counter_reg_n_0_[1] ),
        .I3(\s_tx_bit_counter_reg_n_0_[0] ),
        .I4(\s_tx_bit_counter[2]_i_2_n_0 ),
        .I5(\s_tx_bit_counter_reg_n_0_[2] ),
        .O(\s_tx_bit_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h01000101)) 
    \s_tx_bit_counter[2]_i_2 
       (.I0(Tx_UART_State[0]),
        .I1(Tx_UART_State[2]),
        .I2(i_reset),
        .I3(\FSM_sequential_Tx_UART_State[2]_i_2_n_0 ),
        .I4(Tx_UART_State[1]),
        .O(\s_tx_bit_counter[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_tx_bit_counter_reg[0] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_tx_bit_counter[0]_i_1_n_0 ),
        .Q(\s_tx_bit_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_tx_bit_counter_reg[1] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_tx_bit_counter[1]_i_1_n_0 ),
        .Q(\s_tx_bit_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_tx_bit_counter_reg[2] 
       (.C(i_clk),
        .CE(1'b1),
        .D(\s_tx_bit_counter[2]_i_1_n_0 ),
        .Q(\s_tx_bit_counter_reg_n_0_[2] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tx_num_counter_reg1_carry
       (.CI(1'b0),
        .CO({tx_num_counter_reg1_carry_n_0,tx_num_counter_reg1_carry_n_1,tx_num_counter_reg1_carry_n_2,tx_num_counter_reg1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tx_num_counter_reg1_carry_i_1_n_0,tx_num_counter_reg1_carry_i_2_n_0,tx_num_counter_reg1_carry_i_3_n_0,tx_num_counter_reg1_carry_i_4_n_0}),
        .O(NLW_tx_num_counter_reg1_carry_O_UNCONNECTED[3:0]),
        .S({tx_num_counter_reg1_carry_i_5_n_0,tx_num_counter_reg1_carry_i_6_n_0,tx_num_counter_reg1_carry_i_7_n_0,tx_num_counter_reg1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tx_num_counter_reg1_carry__0
       (.CI(tx_num_counter_reg1_carry_n_0),
        .CO({tx_num_counter_reg1_carry__0_n_0,tx_num_counter_reg1_carry__0_n_1,tx_num_counter_reg1_carry__0_n_2,tx_num_counter_reg1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tx_num_counter_reg1_carry__0_i_1_n_0,tx_num_counter_reg1_carry__0_i_2_n_0,tx_num_counter_reg1_carry__0_i_3_n_0,tx_num_counter_reg1_carry__0_i_4_n_0}),
        .O(NLW_tx_num_counter_reg1_carry__0_O_UNCONNECTED[3:0]),
        .S({tx_num_counter_reg1_carry__0_i_5_n_0,tx_num_counter_reg1_carry__0_i_6_n_0,tx_num_counter_reg1_carry__0_i_7_n_0,tx_num_counter_reg1_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tx_num_counter_reg1_carry__0_i_1
       (.I0(Q[15]),
        .O(tx_num_counter_reg1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tx_num_counter_reg1_carry__0_i_2
       (.I0(Q[13]),
        .O(tx_num_counter_reg1_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tx_num_counter_reg1_carry__0_i_3
       (.I0(Q[11]),
        .O(tx_num_counter_reg1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry__0_i_4
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(tx_num_counter_reg1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_num_counter_reg1_carry__0_i_5
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(tx_num_counter_reg1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_num_counter_reg1_carry__0_i_6
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(tx_num_counter_reg1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_num_counter_reg1_carry__0_i_7
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(tx_num_counter_reg1_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_num_counter_reg1_carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(tx_num_counter_reg1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tx_num_counter_reg1_carry__1
       (.CI(tx_num_counter_reg1_carry__0_n_0),
        .CO({tx_num_counter_reg1_carry__1_n_0,tx_num_counter_reg1_carry__1_n_1,tx_num_counter_reg1_carry__1_n_2,tx_num_counter_reg1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tx_num_counter_reg1_carry__1_i_1_n_0}),
        .O(NLW_tx_num_counter_reg1_carry__1_O_UNCONNECTED[3:0]),
        .S({tx_num_counter_reg1_carry__1_i_2_n_0,tx_num_counter_reg1_carry__1_i_3_n_0,tx_num_counter_reg1_carry__1_i_4_n_0,tx_num_counter_reg1_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    tx_num_counter_reg1_carry__1_i_1
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(tx_num_counter_reg1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry__1_i_2
       (.I0(\tx_num_counter_reg_reg_n_0_[23] ),
        .I1(\tx_num_counter_reg_reg_n_0_[22] ),
        .O(tx_num_counter_reg1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry__1_i_3
       (.I0(\tx_num_counter_reg_reg_n_0_[21] ),
        .I1(\tx_num_counter_reg_reg_n_0_[20] ),
        .O(tx_num_counter_reg1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry__1_i_4
       (.I0(\tx_num_counter_reg_reg_n_0_[19] ),
        .I1(\tx_num_counter_reg_reg_n_0_[18] ),
        .O(tx_num_counter_reg1_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tx_num_counter_reg1_carry__1_i_5
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(tx_num_counter_reg1_carry__1_i_5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 tx_num_counter_reg1_carry__2
       (.CI(tx_num_counter_reg1_carry__1_n_0),
        .CO({tx_num_counter_reg1__15,tx_num_counter_reg1_carry__2_n_1,tx_num_counter_reg1_carry__2_n_2,tx_num_counter_reg1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\tx_num_counter_reg_reg_n_0_[31] ,1'b0,1'b0,1'b0}),
        .O(NLW_tx_num_counter_reg1_carry__2_O_UNCONNECTED[3:0]),
        .S({tx_num_counter_reg1_carry__2_i_1_n_0,tx_num_counter_reg1_carry__2_i_2_n_0,tx_num_counter_reg1_carry__2_i_3_n_0,tx_num_counter_reg1_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry__2_i_1
       (.I0(\tx_num_counter_reg_reg_n_0_[31] ),
        .I1(\tx_num_counter_reg_reg_n_0_[30] ),
        .O(tx_num_counter_reg1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry__2_i_2
       (.I0(\tx_num_counter_reg_reg_n_0_[29] ),
        .I1(\tx_num_counter_reg_reg_n_0_[28] ),
        .O(tx_num_counter_reg1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry__2_i_3
       (.I0(\tx_num_counter_reg_reg_n_0_[27] ),
        .I1(\tx_num_counter_reg_reg_n_0_[26] ),
        .O(tx_num_counter_reg1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry__2_i_4
       (.I0(\tx_num_counter_reg_reg_n_0_[25] ),
        .I1(\tx_num_counter_reg_reg_n_0_[24] ),
        .O(tx_num_counter_reg1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tx_num_counter_reg1_carry_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(tx_num_counter_reg1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tx_num_counter_reg1_carry_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(tx_num_counter_reg1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tx_num_counter_reg1_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(tx_num_counter_reg1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tx_num_counter_reg1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(tx_num_counter_reg1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_num_counter_reg1_carry_i_5
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(tx_num_counter_reg1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tx_num_counter_reg1_carry_i_6
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(tx_num_counter_reg1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tx_num_counter_reg1_carry_i_7
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(tx_num_counter_reg1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tx_num_counter_reg1_carry_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(tx_num_counter_reg1_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tx_num_counter_reg1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\tx_num_counter_reg1_inferred__0/i__carry_n_0 ,\tx_num_counter_reg1_inferred__0/i__carry_n_1 ,\tx_num_counter_reg1_inferred__0/i__carry_n_2 ,\tx_num_counter_reg1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2__1_n_0,1'b0,i__carry_i_3__1_n_0}),
        .O(\NLW_tx_num_counter_reg1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_4__1_n_0,i__carry_i_5__0_n_0,i__carry_i_6__2_n_0,i__carry_i_7__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tx_num_counter_reg1_inferred__0/i__carry__0 
       (.CI(\tx_num_counter_reg1_inferred__0/i__carry_n_0 ),
        .CO({\tx_num_counter_reg1_inferred__0/i__carry__0_n_0 ,\tx_num_counter_reg1_inferred__0/i__carry__0_n_1 ,\tx_num_counter_reg1_inferred__0/i__carry__0_n_2 ,\tx_num_counter_reg1_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,1'b0,i__carry__0_i_3__1_n_0}),
        .O(\NLW_tx_num_counter_reg1_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_4__1_n_0,i__carry__0_i_5__0_n_0,i__carry__0_i_6__1_n_0,i__carry__0_i_7__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tx_num_counter_reg1_inferred__0/i__carry__1 
       (.CI(\tx_num_counter_reg1_inferred__0/i__carry__0_n_0 ),
        .CO({\tx_num_counter_reg1_inferred__0/i__carry__1_n_0 ,\tx_num_counter_reg1_inferred__0/i__carry__1_n_1 ,\tx_num_counter_reg1_inferred__0/i__carry__1_n_2 ,\tx_num_counter_reg1_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry__1_i_1__1_n_0}),
        .O(\NLW_tx_num_counter_reg1_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0,i__carry__1_i_5__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \tx_num_counter_reg1_inferred__0/i__carry__2 
       (.CI(\tx_num_counter_reg1_inferred__0/i__carry__1_n_0 ),
        .CO({tx_num_counter_reg10_in,\tx_num_counter_reg1_inferred__0/i__carry__2_n_1 ,\tx_num_counter_reg1_inferred__0/i__carry__2_n_2 ,\tx_num_counter_reg1_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tx_num_counter_reg_reg_n_0_[31] ,1'b0,1'b0,1'b0}),
        .O(\NLW_tx_num_counter_reg1_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \tx_num_counter_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[10]_i_1 
       (.I0(tx_num_counter_reg0[10]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[11]_i_1 
       (.I0(tx_num_counter_reg0[11]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[12]_i_1 
       (.I0(tx_num_counter_reg0[12]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[13]_i_1 
       (.I0(tx_num_counter_reg0[13]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[14]_i_1 
       (.I0(tx_num_counter_reg0[14]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[15]_i_1 
       (.I0(tx_num_counter_reg0[15]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[16]_i_1 
       (.I0(tx_num_counter_reg0[16]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[17]_i_1 
       (.I0(tx_num_counter_reg0[17]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[18]_i_1 
       (.I0(tx_num_counter_reg0[18]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[19]_i_1 
       (.I0(tx_num_counter_reg0[19]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[1]_i_1 
       (.I0(tx_num_counter_reg0[1]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[20]_i_1 
       (.I0(tx_num_counter_reg0[20]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[21]_i_1 
       (.I0(tx_num_counter_reg0[21]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[22]_i_1 
       (.I0(tx_num_counter_reg0[22]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[23]_i_1 
       (.I0(tx_num_counter_reg0[23]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[24]_i_1 
       (.I0(tx_num_counter_reg0[24]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[25]_i_1 
       (.I0(tx_num_counter_reg0[25]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[26]_i_1 
       (.I0(tx_num_counter_reg0[26]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[27]_i_1 
       (.I0(tx_num_counter_reg0[27]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[28]_i_1 
       (.I0(tx_num_counter_reg0[28]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[29]_i_1 
       (.I0(tx_num_counter_reg0[29]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[2]_i_1 
       (.I0(tx_num_counter_reg0[2]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[30]_i_1 
       (.I0(tx_num_counter_reg0[30]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \tx_num_counter_reg[31]_i_1 
       (.I0(Tx_UART_State[0]),
        .I1(Tx_UART_State[1]),
        .I2(bram_output_addr),
        .I3(bram_input_addr0),
        .I4(Tx_UART_State[2]),
        .O(\tx_num_counter_reg[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[31]_i_2 
       (.I0(tx_num_counter_reg0[31]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[3]_i_1 
       (.I0(tx_num_counter_reg0[3]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[4]_i_1 
       (.I0(tx_num_counter_reg0[4]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[5]_i_1 
       (.I0(tx_num_counter_reg0[5]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[6]_i_1 
       (.I0(tx_num_counter_reg0[6]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[7]_i_1 
       (.I0(tx_num_counter_reg0[7]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[8]_i_1 
       (.I0(tx_num_counter_reg0[8]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tx_num_counter_reg[9]_i_1 
       (.I0(tx_num_counter_reg0[9]),
        .I1(tx_num_counter_reg1__15),
        .I2(bram_input_addr0),
        .I3(tx_num_counter_reg10_in),
        .O(\tx_num_counter_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[0] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[10] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[11] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[12] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tx_num_counter_reg_reg[12]_i_2 
       (.CI(\tx_num_counter_reg_reg[8]_i_2_n_0 ),
        .CO({\tx_num_counter_reg_reg[12]_i_2_n_0 ,\tx_num_counter_reg_reg[12]_i_2_n_1 ,\tx_num_counter_reg_reg[12]_i_2_n_2 ,\tx_num_counter_reg_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tx_num_counter_reg0[12:9]),
        .S(Q[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[13] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[14] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[15] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[16] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tx_num_counter_reg_reg[16]_i_2 
       (.CI(\tx_num_counter_reg_reg[12]_i_2_n_0 ),
        .CO({\tx_num_counter_reg_reg[16]_i_2_n_0 ,\tx_num_counter_reg_reg[16]_i_2_n_1 ,\tx_num_counter_reg_reg[16]_i_2_n_2 ,\tx_num_counter_reg_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tx_num_counter_reg0[16:13]),
        .S(Q[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[17] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[18] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[18]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[18] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[19] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[19]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[19] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[1] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[20] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[20]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[20] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tx_num_counter_reg_reg[20]_i_2 
       (.CI(\tx_num_counter_reg_reg[16]_i_2_n_0 ),
        .CO({\tx_num_counter_reg_reg[20]_i_2_n_0 ,\tx_num_counter_reg_reg[20]_i_2_n_1 ,\tx_num_counter_reg_reg[20]_i_2_n_2 ,\tx_num_counter_reg_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tx_num_counter_reg0[20:17]),
        .S({\tx_num_counter_reg_reg_n_0_[20] ,\tx_num_counter_reg_reg_n_0_[19] ,\tx_num_counter_reg_reg_n_0_[18] ,Q[17]}));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[21] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[21]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[21] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[22] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[22]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[22] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[23] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[23]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[23] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[24] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[24]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[24] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tx_num_counter_reg_reg[24]_i_2 
       (.CI(\tx_num_counter_reg_reg[20]_i_2_n_0 ),
        .CO({\tx_num_counter_reg_reg[24]_i_2_n_0 ,\tx_num_counter_reg_reg[24]_i_2_n_1 ,\tx_num_counter_reg_reg[24]_i_2_n_2 ,\tx_num_counter_reg_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tx_num_counter_reg0[24:21]),
        .S({\tx_num_counter_reg_reg_n_0_[24] ,\tx_num_counter_reg_reg_n_0_[23] ,\tx_num_counter_reg_reg_n_0_[22] ,\tx_num_counter_reg_reg_n_0_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[25] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[25]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[25] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[26] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[26]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[26] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[27] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[27]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[27] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[28] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[28]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[28] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tx_num_counter_reg_reg[28]_i_2 
       (.CI(\tx_num_counter_reg_reg[24]_i_2_n_0 ),
        .CO({\tx_num_counter_reg_reg[28]_i_2_n_0 ,\tx_num_counter_reg_reg[28]_i_2_n_1 ,\tx_num_counter_reg_reg[28]_i_2_n_2 ,\tx_num_counter_reg_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tx_num_counter_reg0[28:25]),
        .S({\tx_num_counter_reg_reg_n_0_[28] ,\tx_num_counter_reg_reg_n_0_[27] ,\tx_num_counter_reg_reg_n_0_[26] ,\tx_num_counter_reg_reg_n_0_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[29] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[29]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[29] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[2] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[30] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[30]_i_1_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[30] ),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[31] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[31]_i_2_n_0 ),
        .Q(\tx_num_counter_reg_reg_n_0_[31] ),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tx_num_counter_reg_reg[31]_i_3 
       (.CI(\tx_num_counter_reg_reg[28]_i_2_n_0 ),
        .CO({\NLW_tx_num_counter_reg_reg[31]_i_3_CO_UNCONNECTED [3:2],\tx_num_counter_reg_reg[31]_i_3_n_2 ,\tx_num_counter_reg_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tx_num_counter_reg_reg[31]_i_3_O_UNCONNECTED [3],tx_num_counter_reg0[31:29]}),
        .S({1'b0,\tx_num_counter_reg_reg_n_0_[31] ,\tx_num_counter_reg_reg_n_0_[30] ,\tx_num_counter_reg_reg_n_0_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[3] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[4] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tx_num_counter_reg_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\tx_num_counter_reg_reg[4]_i_2_n_0 ,\tx_num_counter_reg_reg[4]_i_2_n_1 ,\tx_num_counter_reg_reg[4]_i_2_n_2 ,\tx_num_counter_reg_reg[4]_i_2_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tx_num_counter_reg0[4:1]),
        .S(Q[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[5] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[6] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[7] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(i_reset));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[8] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(i_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tx_num_counter_reg_reg[8]_i_2 
       (.CI(\tx_num_counter_reg_reg[4]_i_2_n_0 ),
        .CO({\tx_num_counter_reg_reg[8]_i_2_n_0 ,\tx_num_counter_reg_reg[8]_i_2_n_1 ,\tx_num_counter_reg_reg[8]_i_2_n_2 ,\tx_num_counter_reg_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tx_num_counter_reg0[8:5]),
        .S(Q[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \tx_num_counter_reg_reg[9] 
       (.C(i_clk),
        .CE(\tx_num_counter_reg[31]_i_1_n_0 ),
        .D(\tx_num_counter_reg[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(i_reset));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
