#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan  8 09:53:10 2020
# Process ID: 14875
# Current directory: /zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.runs/synth_2
# Command line: vivado -log MODULE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MODULE.tcl
# Log file: /zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.runs/synth_2/MODULE.vds
# Journal file: /zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source MODULE.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1360.227 ; gain = 2.016 ; free physical = 235 ; free virtual = 5158
Command: synth_design -top MODULE -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14906 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.227 ; gain = 65.906 ; free physical = 120 ; free virtual = 5044
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MODULE' [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:11]
INFO: [Synth 8-3491] module 'sevenseg' declared at '/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/Uebung9_3_vhdlsync02/sevenseg.vhd:3' bound to instance 'HEX1' of component 'sevenseg' [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:30]
INFO: [Synth 8-638] synthesizing module 'sevenseg' [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/Uebung9_3_vhdlsync02/sevenseg.vhd:9]
INFO: [Synth 8-226] default block is never used [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/Uebung9_3_vhdlsync02/sevenseg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sevenseg' (1#1) [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/Uebung9_3_vhdlsync02/sevenseg.vhd:9]
WARNING: [Synth 8-614] signal 'countSEG' is read in the process but is not in the sensitivity list [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'MODULE' (2#1) [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1471.977 ; gain = 111.656 ; free physical = 162 ; free virtual = 5056
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.977 ; gain = 111.656 ; free physical = 161 ; free virtual = 5056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.977 ; gain = 111.656 ; free physical = 161 ; free virtual = 5056
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/constrs_1/imports/impl/Arty_ArtyA735_ArtyA7100_Master.xdc]
Finished Parsing XDC File [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/constrs_1/imports/impl/Arty_ArtyA735_ArtyA7100_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/constrs_1/imports/impl/Arty_ArtyA735_ArtyA7100_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MODULE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MODULE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.473 ; gain = 0.000 ; free physical = 117 ; free virtual = 4793
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1770.473 ; gain = 0.000 ; free physical = 117 ; free virtual = 4793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.473 ; gain = 0.000 ; free physical = 117 ; free virtual = 4793
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.473 ; gain = 0.000 ; free physical = 117 ; free virtual = 4793
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1770.473 ; gain = 410.152 ; free physical = 194 ; free virtual = 4870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1770.473 ; gain = 410.152 ; free physical = 194 ; free virtual = 4870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1770.473 ; gain = 410.152 ; free physical = 194 ; free virtual = 4870
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'countSEG_reg' [/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1770.473 ; gain = 410.152 ; free physical = 186 ; free virtual = 4862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MODULE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1770.473 ; gain = 410.152 ; free physical = 174 ; free virtual = 4852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1770.473 ; gain = 410.152 ; free physical = 101 ; free virtual = 4729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 132 ; free virtual = 4727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 131 ; free virtual = 4727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 132 ; free virtual = 4727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 131 ; free virtual = 4727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 131 ; free virtual = 4727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 131 ; free virtual = 4727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 131 ; free virtual = 4727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 131 ; free virtual = 4727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |    29|
|7     |LUT5   |    16|
|8     |FDCE   |    29|
|9     |LDC    |     4|
|10    |IBUF   |     2|
|11    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   106|
|2     |  HEX1   |sevenseg |     7|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1788.496 ; gain = 428.176 ; free physical = 131 ; free virtual = 4727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.496 ; gain = 129.680 ; free physical = 185 ; free virtual = 4781
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1788.504 ; gain = 428.176 ; free physical = 185 ; free virtual = 4781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.504 ; gain = 0.000 ; free physical = 125 ; free virtual = 4722
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 1788.504 ; gain = 428.277 ; free physical = 180 ; free virtual = 4776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.504 ; gain = 0.000 ; free physical = 181 ; free virtual = 4778
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/zwork/Uebung9__vhdlsync02/Uebung9_vhdlsync02.runs/synth_2/MODULE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MODULE_utilization_synth.rpt -pb MODULE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 09:54:41 2020...
