INFO: [VRFC 10-163] Analyzing VHDL file "F:/dokumenty/fpga/pynq_test/pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_axi_gpio_0_0/sim/MainDesign_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MainDesign_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/dokumenty/fpga/pynq_test/pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/sim/MainDesign_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MainDesign_axi_vdma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/dokumenty/fpga/pynq_test/pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_rst_ps7_0_100M_0/sim/MainDesign_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MainDesign_rst_ps7_0_100M_0'
