/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [20:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  reg [11:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[117] ? in_data[136] : in_data[161]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z[1] | celloutsig_1_2z[7]) & (celloutsig_1_3z | celloutsig_1_7z[0]));
  assign celloutsig_1_7z = celloutsig_1_2z[2:0] + celloutsig_1_6z[4:2];
  assign celloutsig_1_12z = { celloutsig_1_2z[4:3], celloutsig_1_4z } + celloutsig_1_2z[7:2];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } <= in_data[183:181];
  assign celloutsig_1_16z = celloutsig_1_12z[3:0] <= celloutsig_1_6z[9:6];
  assign celloutsig_1_1z = in_data[126:110] && { in_data[131:116], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_6z[4:2], celloutsig_1_8z, celloutsig_1_3z } && { celloutsig_1_6z[7], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_4z = { in_data[148:146], celloutsig_1_1z } % { 1'h1, in_data[113], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:1] % { 1'h1, in_data[8:2] };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_3z } % { 1'h1, celloutsig_1_6z[8:3], celloutsig_1_13z };
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[132:124] : { in_data[137:130], 1'h0 };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z } | { in_data[186:174], celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_9z[11:1] | { celloutsig_1_2z[7:1], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_11z[9:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[67:47] <<< in_data[36:16];
  assign celloutsig_1_6z = { celloutsig_1_2z[4:3], celloutsig_1_4z, celloutsig_1_4z } ~^ { in_data[104:96], celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_3z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_3z = in_data[6:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_9z[5:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~((celloutsig_0_3z[0] & celloutsig_0_1z[2]) | (celloutsig_0_3z[0] & celloutsig_0_0z[12]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z[0] & celloutsig_1_0z) | (celloutsig_1_3z & in_data[170]));
  assign celloutsig_1_13z = ~((celloutsig_1_10z[8] & celloutsig_1_0z) | (celloutsig_1_2z[7] & celloutsig_1_5z));
  assign celloutsig_1_15z = ~((celloutsig_1_5z & celloutsig_1_12z[4]) | (celloutsig_1_5z & in_data[165]));
  assign celloutsig_1_17z = ~((celloutsig_1_16z & celloutsig_1_11z[10]) | (celloutsig_1_15z & celloutsig_1_0z));
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z[0], celloutsig_0_5z };
endmodule
