

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a513576454652bb9ff570b490c6e5cd62c467387_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         22.4MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c65e6548654418f77e29b813d099aa62  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp "
Parsing file _cuobjdump_complete_output_4a3EWj
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PKiS0_PKfPbPfS4_i : hostFun 0x0x401f7d, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z16initializeArraysPbPfS0_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16initializeArraysPbPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:40) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:46) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x090 (_1.ptx:47) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) mov.u16 %rs1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16initializeArraysPbPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (_1.ptx:106) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c0 (_1.ptx:113) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x208 (_1.ptx:123) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:128) setp.ge.s32%p4, %r19, %r18;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:129) @%p4 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:156) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:158) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:160) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PKiS0_PKfPbPfS4_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:193) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:218) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x398 (_1.ptx:205) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (_1.ptx:215) st.global.f32 [%rd3], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5tlygL"
Running: cat _ptx_5tlygL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kxVsAc
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kxVsAc --output-file  /dev/null 2> _ptx_5tlygLinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' : regs=14, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z16initializeArraysPbPfS0_ii' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' : regs=12, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5tlygL _ptx2_kxVsAc _ptx_5tlygLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel1PKiS0_PKfPbPfS4_ii : hostFun 0x0x401da9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16initializeArraysPbPfS0_ii : hostFun 0x0x401bc3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x401bc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z16initializeArraysPbPfS0_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16initializeArraysPbPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1111402
gpu_sim_insn = 27262977
gpu_ipc =      24.5303
gpu_tot_sim_cycle = 1333552
gpu_tot_sim_insn = 27262977
gpu_tot_ipc =      20.4439
gpu_tot_issued_cta = 65536
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 453
partiton_reqs_in_parallel = 24107533
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6911
partiton_level_parallism_total  =      18.0777
partiton_reqs_in_parallel_util = 24107533
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1110683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7051
partiton_level_parallism_util_total  =      21.7051
partiton_replys_in_parallel = 196723
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.7772 GB/Sec
L2_BW_total  =      13.9824 GB/Sec
gpu_total_sim_rate=28251

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 983046
	L1I_total_cache_misses = 2688
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 327680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 980358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 327680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 983046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2520, 2392, 2358, 2358, 2423, 2392, 2488, 2361, 2421, 2355, 2393, 2328, 2425, 2300, 2361, 2262, 2456, 2267, 2325, 2229, 2361, 2327, 2325, 2234, 2263, 2267, 2359, 2235, 2357, 2201, 2326, 2167, 
gpgpu_n_tot_thrd_icount = 58720544
gpgpu_n_tot_w_icount = 1835017
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 196611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223324	W0_Idle:59214129	W0_Scoreboard:1217177	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:1834999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058744 {40:65539,72:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572888 {8:196611,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 2075 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1333551 
mrq_lat_table:20695 	2424 	3686 	9232 	16037 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4861 	42815 	130898 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35313 	8886 	7605 	4853 	74643 	42239 	16109 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73340 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	137 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 47.848484 40.410255 30.529411 33.847828 38.174999 40.131580 37.365852 34.022221 38.250000 40.394737 52.275864 52.103447 42.764706 40.333332 35.659092 39.150002 
dram[1]: 44.885715 46.470589 31.755102 36.255814 40.342106 41.432434 35.511627 33.955555 36.452381 38.349998 50.233334 50.166668 42.794117 50.068966 37.261906 35.568180 
dram[2]: 42.621620 40.179485 31.795918 33.847828 38.275002 38.099998 34.066666 36.380951 39.384617 39.256409 45.636364 47.093750 40.416668 41.514286 34.666668 37.309525 
dram[3]: 42.675674 36.627907 31.755102 34.488888 40.210526 41.270271 34.772728 36.428570 39.230770 40.315788 53.571430 50.200001 40.388889 41.485714 38.170731 35.590908 
dram[4]: 46.441177 43.694443 34.511112 31.755102 38.349998 37.365852 38.150002 32.595745 43.799999 40.368420 48.354839 53.678570 41.457142 42.794117 35.727272 33.446808 
dram[5]: 39.325001 39.400002 28.685184 32.416668 41.324326 35.604652 31.265306 34.840908 41.378380 40.289474 50.166668 47.062500 42.735294 41.428570 36.511627 35.636364 
dram[6]: 40.256409 38.512196 29.903847 33.695652 40.157894 38.200001 33.108696 35.674419 42.611111 41.297298 48.451614 53.642857 40.277779 40.333332 35.681820 35.681820 
dram[7]: 41.578949 41.526318 34.599998 33.021278 39.051281 41.351353 31.812500 31.204082 40.263157 40.342106 51.758621 45.606060 45.406250 38.289474 37.380951 34.844444 
dram[8]: 40.487179 36.627907 36.162792 33.782608 38.075001 42.555557 28.203703 36.261906 41.162163 41.351353 53.321430 49.799999 39.594593 38.447369 36.534885 37.285713 
dram[9]: 41.605263 41.421051 29.339622 33.804348 39.256409 41.459461 33.326088 31.163265 42.666668 41.513512 53.571430 50.000000 39.567566 37.512821 37.404762 33.340427 
dram[10]: 36.534885 46.558823 34.599998 35.295456 40.184212 37.317074 32.510639 31.224489 38.325001 38.299999 50.200001 50.133335 41.771427 43.029411 35.681820 38.292683 
average row locality = 269464/6960 = 38.716091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       432       424       424       416       416       416       416       416       416       414       414       407       407       427       427 
dram[1]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[2]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[3]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       427       427 
dram[4]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       429 
dram[5]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       428 
dram[6]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[7]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[8]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[9]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[10]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
total reads: 73732
bank skew: 433/407 = 1.06
chip skew: 6705/6700 = 1.00
number of total write accesses:
dram[0]:      1146      1144      1133      1133      1111      1109      1116      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1139      1148      1132      1135      1117      1117      1111      1112      1115      1118      1094      1092      1048      1045      1138      1138 
dram[2]:      1145      1135      1134      1133      1115      1108      1117      1112      1120      1115      1093      1094      1048      1046      1133      1140 
dram[3]:      1147      1143      1133      1129      1112      1111      1114      1114      1114      1116      1087      1093      1047      1045      1138      1139 
dram[4]:      1147      1141      1130      1133      1118      1116      1110      1116      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1141      1144      1126      1133      1113      1115      1116      1117      1115      1115      1092      1093      1046      1043      1141      1140 
dram[6]:      1138      1147      1132      1127      1110      1112      1107      1118      1118      1112      1089      1089      1043      1045      1142      1142 
dram[7]:      1148      1146      1134      1129      1107      1114      1111      1113      1114      1117      1088      1092      1046      1048      1142      1140 
dram[8]:      1147      1143      1132      1131      1107      1116      1107      1107      1107      1114      1080      1081      1057      1053      1143      1138 
dram[9]:      1149      1142      1132      1132      1115      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1139 
dram[10]:      1139      1151      1134      1130      1111      1114      1112      1114      1117      1116      1093      1091      1054      1055      1142      1142 
total reads: 195732
bank skew: 1151/1043 = 1.10
chip skew: 17823/17763 = 1.00
average mf latency per bank:
dram[0]:       1720      1728       739       757      2426      2440      1963      1991       880       898      1750      1751      1611      1619       868       886
dram[1]:       1774      1776       751       758      2432      2400      1981      1985       892       866      1812      1809      1596      1599       881       885
dram[2]:       1764      1781       742       745      2342      2353      2136      2142       863       866      1767      1777      1831      1842       881       876
dram[3]:       1767      1771       738       771      2321      2318      2143      2053       888       886      1784      1785      1823      1830       884       882
dram[4]:       1774      1767       763       750      2541      2534      2067      2062       891       872      1794      1771      1747      1486       919       903
dram[5]:       1768      1769       746       753      2544      2533      2056      2058       883       888      1616      1613      1489      1489       905       924
dram[6]:       1761      1759       747       750      2564      2554      2066      2055       877       876      1606      1613      1480      1481       910       900
dram[7]:       1811      1811       745       744      2571      2554      2266      2259       886       873      1625      1582      1480      1492       912       896
dram[8]:       1786      1624       803       802      2551      2538      2208      2219       863       860      1569      1559      1556      1555       834       833
dram[9]:       1633      1639       799       819      2546      2552      2066      1920       913       914      1574      1567      1569      1561       889       881
dram[10]:       1635      1627       805       724      2444      2440      1906      1909       905       897      1763      1768      1556      1560       878       884
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005745 n_act=624 n_pre=608 n_req=24517 n_rd=26820 n_write=29912 bw_util=0.05498
n_activity=140156 dram_eff=0.8096
bk0: 1732a 2008861i bk1: 1728a 2007917i bk2: 1696a 2010549i bk3: 1696a 2010195i bk4: 1664a 2011077i bk5: 1664a 2011287i bk6: 1664a 2010202i bk7: 1664a 2009814i bk8: 1664a 2011186i bk9: 1664a 2010295i bk10: 1656a 2010267i bk11: 1656a 2010522i bk12: 1628a 2012678i bk13: 1628a 2012121i bk14: 1708a 2009187i bk15: 1708a 2009450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005842 n_act=615 n_pre=599 n_req=24501 n_rd=26808 n_write=29845 bw_util=0.0549
n_activity=139932 dram_eff=0.8097
bk0: 1728a 2009152i bk1: 1728a 2007848i bk2: 1696a 2010773i bk3: 1696a 2010181i bk4: 1664a 2011416i bk5: 1664a 2010732i bk6: 1664a 2009819i bk7: 1664a 2009537i bk8: 1664a 2012005i bk9: 1664a 2010805i bk10: 1652a 2011448i bk11: 1652a 2010977i bk12: 1628a 2012478i bk13: 1628a 2012401i bk14: 1708a 2009469i bk15: 1708a 2008446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005749 n_act=639 n_pre=623 n_req=24490 n_rd=26808 n_write=29890 bw_util=0.05495
n_activity=139918 dram_eff=0.8104
bk0: 1728a 2007647i bk1: 1728a 2007420i bk2: 1696a 2010189i bk3: 1696a 2010053i bk4: 1664a 2011092i bk5: 1664a 2010749i bk6: 1664a 2009982i bk7: 1664a 2009614i bk8: 1664a 2010465i bk9: 1664a 2010815i bk10: 1652a 2011510i bk11: 1652a 2010961i bk12: 1628a 2013106i bk13: 1628a 2012378i bk14: 1708a 2009422i bk15: 1708a 2009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005817 n_act=626 n_pre=610 n_req=24482 n_rd=26800 n_write=29856 bw_util=0.05491
n_activity=139937 dram_eff=0.8097
bk0: 1728a 2008271i bk1: 1728a 2007966i bk2: 1692a 2010772i bk3: 1692a 2010370i bk4: 1664a 2011376i bk5: 1664a 2011007i bk6: 1664a 2009817i bk7: 1664a 2009992i bk8: 1664a 2011837i bk9: 1664a 2011010i bk10: 1652a 2010476i bk11: 1652a 2010268i bk12: 1628a 2012886i bk13: 1628a 2012139i bk14: 1708a 2009081i bk15: 1708a 2008264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005753 n_act=624 n_pre=608 n_req=24504 n_rd=26816 n_write=29908 bw_util=0.05497
n_activity=140150 dram_eff=0.8095
bk0: 1728a 2008360i bk1: 1728a 2008552i bk2: 1692a 2010664i bk3: 1692a 2010020i bk4: 1664a 2012204i bk5: 1664a 2010576i bk6: 1664a 2010184i bk7: 1664a 2008970i bk8: 1664a 2011582i bk9: 1664a 2010840i bk10: 1652a 2010484i bk11: 1652a 2010889i bk12: 1628a 2012985i bk13: 1628a 2012188i bk14: 1716a 2009241i bk15: 1716a 2008464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005735 n_act=648 n_pre=632 n_req=24493 n_rd=26812 n_write=29882 bw_util=0.05494
n_activity=140002 dram_eff=0.8099
bk0: 1728a 2007892i bk1: 1728a 2007270i bk2: 1692a 2010642i bk3: 1692a 2010021i bk4: 1664a 2011306i bk5: 1664a 2010513i bk6: 1664a 2009714i bk7: 1664a 2009193i bk8: 1664a 2011231i bk9: 1664a 2010350i bk10: 1652a 2011464i bk11: 1652a 2010433i bk12: 1628a 2012026i bk13: 1628a 2011595i bk14: 1716a 2008909i bk15: 1712a 2008566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005786 n_act=637 n_pre=621 n_req=24473 n_rd=26808 n_write=29857 bw_util=0.05492
n_activity=139673 dram_eff=0.8114
bk0: 1728a 2008291i bk1: 1728a 2007187i bk2: 1692a 2009737i bk3: 1692a 2010365i bk4: 1664a 2011450i bk5: 1664a 2010619i bk6: 1664a 2009942i bk7: 1664a 2009202i bk8: 1664a 2010809i bk9: 1664a 2010350i bk10: 1652a 2010921i bk11: 1652a 2011122i bk12: 1628a 2012321i bk13: 1628a 2011491i bk14: 1712a 2008804i bk15: 1712a 2008724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005730 n_act=636 n_pre=620 n_req=24491 n_rd=26808 n_write=29915 bw_util=0.05497
n_activity=139864 dram_eff=0.8111
bk0: 1728a 2007859i bk1: 1728a 2007538i bk2: 1692a 2010616i bk3: 1692a 2009344i bk4: 1664a 2011172i bk5: 1664a 2010913i bk6: 1664a 2008639i bk7: 1664a 2009587i bk8: 1664a 2010689i bk9: 1664a 2010150i bk10: 1652a 2010891i bk11: 1652a 2010257i bk12: 1628a 2012167i bk13: 1628a 2011367i bk14: 1712a 2009085i bk15: 1712a 2008271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005811 n_act=635 n_pre=619 n_req=24467 n_rd=26816 n_write=29828 bw_util=0.0549
n_activity=139385 dram_eff=0.8128
bk0: 1728a 2007545i bk1: 1728a 2007442i bk2: 1692a 2010865i bk3: 1692a 2009859i bk4: 1664a 2010888i bk5: 1664a 2010274i bk6: 1664a 2009912i bk7: 1664a 2009308i bk8: 1664a 2011096i bk9: 1664a 2010466i bk10: 1652a 2010024i bk11: 1652a 2010193i bk12: 1632a 2011545i bk13: 1632a 2011779i bk14: 1712a 2009479i bk15: 1712a 2008404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005696 n_act=642 n_pre=626 n_req=24527 n_rd=26816 n_write=29929 bw_util=0.05499
n_activity=139886 dram_eff=0.8113
bk0: 1728a 2007627i bk1: 1728a 2007261i bk2: 1692a 2009805i bk3: 1692a 2009874i bk4: 1664a 2011555i bk5: 1664a 2010836i bk6: 1664a 2009056i bk7: 1664a 2009090i bk8: 1664a 2010714i bk9: 1664a 2010042i bk10: 1652a 2010724i bk11: 1652a 2010514i bk12: 1632a 2011745i bk13: 1632a 2011542i bk14: 1712a 2009280i bk15: 1712a 2008843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005743 n_act=635 n_pre=619 n_req=24519 n_rd=26816 n_write=29896 bw_util=0.05496
n_activity=139576 dram_eff=0.8126
bk0: 1728a 2007962i bk1: 1728a 2008215i bk2: 1692a 2010721i bk3: 1692a 2010236i bk4: 1664a 2011758i bk5: 1664a 2011150i bk6: 1664a 2008819i bk7: 1664a 2008005i bk8: 1664a 2010639i bk9: 1664a 2010072i bk10: 1652a 2010376i bk11: 1652a 2009541i bk12: 1632a 2011864i bk13: 1632a 2011234i bk14: 1712a 2009354i bk15: 1712a 2008540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8970, Miss = 3353, Miss_rate = 0.374, Pending_hits = 5545, Reservation_fails = 136
L2_cache_bank[1]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 214
L2_cache_bank[2]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 190
L2_cache_bank[3]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5521, Reservation_fails = 196
L2_cache_bank[4]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5513, Reservation_fails = 164
L2_cache_bank[5]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5489, Reservation_fails = 181
L2_cache_bank[6]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5505, Reservation_fails = 190
L2_cache_bank[7]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5500, Reservation_fails = 156
L2_cache_bank[8]: Access = 8963, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5529, Reservation_fails = 211
L2_cache_bank[9]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5537, Reservation_fails = 134
L2_cache_bank[10]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5523, Reservation_fails = 176
L2_cache_bank[11]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5508, Reservation_fails = 173
L2_cache_bank[12]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5487, Reservation_fails = 189
L2_cache_bank[13]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5499, Reservation_fails = 194
L2_cache_bank[14]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5497, Reservation_fails = 227
L2_cache_bank[15]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5494, Reservation_fails = 166
L2_cache_bank[16]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5483, Reservation_fails = 153
L2_cache_bank[17]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5495, Reservation_fails = 136
L2_cache_bank[18]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5532, Reservation_fails = 144
L2_cache_bank[19]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 150
L2_cache_bank[20]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 160
L2_cache_bank[21]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5523, Reservation_fails = 137
L2_total_cache_accesses = 196723
L2_total_cache_misses = 73732
L2_total_cache_miss_rate = 0.3748
L2_total_cache_pending_hits = 121204
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196611
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=197115
icnt_total_pkts_simt_to_mem=524406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2613
	minimum = 6
	maximum = 844
Network latency average = 20.3072
	minimum = 6
	maximum = 818
Slowest packet = 86514
Flit latency average = 24.1222
	minimum = 6
	maximum = 816
Slowest flit = 687281
Fragmentation average = 0.525526
	minimum = 0
	maximum = 611
Injected packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Accepted packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Injected flit rate average = 0.006492
	minimum = 0.00401835 (at node 34)
	maximum = 0.00856037 (at node 4)
Accepted flit rate average= 0.006492
	minimum = 0.00312443 (at node 18)
	maximum = 0.0107387 (at node 28)
Injected packet length average = 1.83385
Accepted packet length average = 1.83385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2613 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Network latency average = 20.3072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 818 (1 samples)
Flit latency average = 24.1222 (1 samples)
	minimum = 6 (1 samples)
	maximum = 816 (1 samples)
Fragmentation average = 0.525526 (1 samples)
	minimum = 0 (1 samples)
	maximum = 611 (1 samples)
Injected packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Accepted packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Injected flit rate average = 0.006492 (1 samples)
	minimum = 0.00401835 (1 samples)
	maximum = 0.00856037 (1 samples)
Accepted flit rate average = 0.006492 (1 samples)
	minimum = 0.00312443 (1 samples)
	maximum = 0.0107387 (1 samples)
Injected packet size average = 1.83385 (1 samples)
Accepted packet size average = 1.83385 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 5 sec (965 sec)
gpgpu_simulation_rate = 28251 (inst/sec)
gpgpu_simulation_rate = 1381 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 29266
gpu_sim_insn = 20971571
gpu_ipc =     716.5848
gpu_tot_sim_cycle = 1706529
gpu_tot_sim_insn = 48234548
gpu_tot_ipc =      28.2647
gpu_tot_issued_cta = 131072
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 2583
partiton_reqs_in_parallel = 643852
partiton_reqs_in_parallel_total    = 24107533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.5039
partiton_reqs_in_parallel_util = 643852
partiton_reqs_in_parallel_util_total    = 24107533
gpu_sim_cycle_parition_util = 29266
gpu_tot_sim_cycle_parition_util    = 1110683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7127
partiton_replys_in_parallel = 65606
partiton_replys_in_parallel_total    = 196723
L2_BW  =     212.4786 GB/Sec
L2_BW_total  =      14.5703 GB/Sec
gpu_total_sim_rate=46113

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1769506
	L1I_total_cache_misses = 4480
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 851968
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 850176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 851968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1769506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4245, 4071, 4083, 4037, 4148, 4071, 4190, 4040, 4123, 4034, 4095, 4007, 4127, 3956, 4063, 3918, 4158, 3900, 4027, 3885, 4063, 3983, 4027, 3867, 3965, 3900, 4038, 3868, 4036, 3834, 4005, 3800, 
gpgpu_n_tot_thrd_icount = 102762560
gpgpu_n_tot_w_icount = 3211330
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65548
gpgpu_n_mem_write_global = 196612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1048588
gpgpu_n_store_insn = 3145729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13631488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367815	W0_Idle:59237954	W0_Scoreboard:1441073	W1:66	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:3211255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524368 {8:65546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058784 {40:65540,72:131072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621840 {40:65546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572896 {8:196612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1608 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1678116 
mrq_lat_table:27088 	2475 	3705 	9251 	16072 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68734 	44488 	130901 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	100642 	9135 	7623 	4853 	74643 	42239 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53531 	11617 	405 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73341 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	10 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 40.599998 33.812500 29.981133 33.104168 35.454544 38.000000 35.568180 33.255318 37.190475 39.174999 49.935482 49.774193 40.351353 38.230770 34.404255 37.534885 
dram[1]: 36.727272 39.634148 31.137255 35.355556 39.125000 39.150002 34.644444 33.191490 35.522728 37.285713 46.666668 48.031250 40.378380 46.593750 33.645832 32.938774 
dram[2]: 35.282608 29.925926 31.176470 33.104168 35.568180 34.622223 33.297871 34.688889 38.243904 38.121952 43.942856 45.264706 38.307693 39.263157 31.588236 34.382980 
dram[3]: 36.909092 31.784313 31.137255 33.702129 35.500000 39.000000 33.255318 34.733334 38.097561 39.099998 47.906250 48.062500 38.282051 39.236843 35.086956 34.340427 
dram[4]: 41.615383 39.439026 33.723404 31.137255 37.285713 34.822224 34.666668 31.299999 42.297298 39.150002 46.393940 51.166668 39.210526 40.378380 33.081635 32.400002 
dram[5]: 31.764706 34.489361 27.754387 31.760000 37.261906 34.733334 30.666666 34.021740 40.076923 39.075001 46.606060 45.235294 40.324326 39.184212 33.729168 31.134615 
dram[6]: 35.086956 33.812500 29.388889 32.958332 36.302326 34.733334 32.395832 34.799999 41.210526 40.000000 41.513512 51.133335 38.179485 38.230770 33.729168 33.061226 
dram[7]: 35.347828 34.553192 33.808510 32.326530 37.095238 39.075001 29.452829 30.607843 39.049999 39.125000 46.484848 43.914288 42.628571 36.439026 34.446808 33.666668 
dram[8]: 33.854168 32.380001 35.266666 33.041668 34.644444 41.157894 27.298246 34.577778 39.871796 40.051281 49.225807 46.272728 37.625000 36.609756 35.195652 33.666668 
dram[9]: 36.111111 33.061226 28.854546 33.062500 37.238094 40.153847 32.604168 30.568628 41.263157 40.205128 51.066666 47.875000 37.599998 35.785713 35.977779 29.944445 
dram[10]: 29.944445 43.918919 33.808510 34.456520 38.073170 35.522728 31.219999 30.627451 37.261906 37.238094 48.062500 46.575756 39.526318 40.621620 32.400002 35.195652 
average row locality = 275981/7589 = 36.365925
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       476       475       456       456       448       448       448       448       448       448       446       446       446       446       475       475 
dram[1]:       474       475       456       456       448       448       448       448       448       448       446       445       446       446       475       475 
dram[2]:       475       475       456       456       448       448       448       448       448       448       445       445       446       446       475       475 
dram[3]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       475       475 
dram[4]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       478       477 
dram[5]:       475       475       456       455       448       448       448       448       448       448       446       445       446       446       477       477 
dram[6]:       474       474       455       455       449       448       448       448       448       448       445       445       446       446       477       477 
dram[7]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       476       476 
dram[8]:       475       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[9]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[10]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
total reads: 80118
bank skew: 478/445 = 1.07
chip skew: 7286/7280 = 1.00
number of total write accesses:
dram[0]:      1148      1148      1133      1133      1112      1110      1117      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1142      1150      1132      1135      1117      1118      1111      1112      1115      1118      1094      1092      1048      1045      1140      1139 
dram[2]:      1148      1141      1134      1133      1117      1110      1117      1113      1120      1115      1093      1094      1048      1046      1136      1141 
dram[3]:      1149      1146      1133      1129      1114      1112      1115      1115      1114      1116      1088      1093      1047      1045      1139      1139 
dram[4]:      1148      1142      1130      1133      1118      1119      1112      1117      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1145      1146      1126      1133      1117      1115      1116      1117      1115      1115      1092      1093      1046      1043      1142      1142 
dram[6]:      1140      1149      1132      1127      1112      1115      1107      1118      1118      1112      1091      1089      1043      1045      1142      1143 
dram[7]:      1151      1149      1134      1129      1110      1115      1113      1113      1114      1117      1089      1092      1046      1048      1143      1140 
dram[8]:      1150      1145      1132      1131      1111      1116      1108      1108      1107      1114      1081      1082      1057      1053      1143      1140 
dram[9]:      1151      1146      1132      1132      1116      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1141 
dram[10]:      1143      1151      1134      1130      1113      1115      1113      1114      1117      1116      1093      1092      1054      1055      1144      1143 
total reads: 195863
bank skew: 1151/1043 = 1.10
chip skew: 17832/17778 = 1.00
average mf latency per bank:
dram[0]:       1724      1730       772       789      2423      2437      1970      1999       911       929      1762      1763      1617      1626       896       913
dram[1]:       1776      1778       784       790      2431      2398      1989      1993       922       897      1821      1819      1603      1606       907       912
dram[2]:       1766      1779       775       778      2339      2350      2141      2145       894       897      1777      1788      1832      1843       906       904
dram[3]:       1769      1772       771       803      2319      2318      2146      2058       919       917      1793      1796      1825      1831       911       910
dram[4]:       1777      1771       795       782      2538      2526      2070      2068       922       903      1804      1781      1751      1496       945       929
dram[5]:       1769      1771       778       785      2534      2530      2062      2065       913       919      1629      1627      1499      1500       930       948
dram[6]:       1765      1762       779       782      2556      2545      2073      2062       908       907      1618      1627      1490      1491       936       925
dram[7]:       1812      1812       778       776      2561      2549      2265      2261       917       904      1638      1597      1490      1503       938       924
dram[8]:       1787      1631       834       834      2541      2535      2210      2221       894       891      1583      1573      1564      1564       862       860
dram[9]:       1640      1645       831       850      2541      2549      2072      1929       943       944      1589      1582      1577      1569       916       907
dram[10]:       1640      1636       836       757      2439      2437      1914      1918       935       928      1774      1778      1565      1569       904       911
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057626 n_act=676 n_pre=660 n_req=25106 n_rd=29140 n_write=29948 bw_util=0.05579
n_activity=149762 dram_eff=0.7891
bk0: 1904a 2062682i bk1: 1900a 2061614i bk2: 1824a 2064605i bk3: 1824a 2064210i bk4: 1792a 2065090i bk5: 1792a 2065252i bk6: 1792a 2064204i bk7: 1792a 2063780i bk8: 1792a 2065238i bk9: 1792a 2064281i bk10: 1784a 2064327i bk11: 1784a 2064529i bk12: 1784a 2066664i bk13: 1784a 2066039i bk14: 1900a 2063116i bk15: 1900a 2063291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057717 n_act=670 n_pre=654 n_req=25090 n_rd=29128 n_write=29881 bw_util=0.05572
n_activity=149646 dram_eff=0.7886
bk0: 1896a 2062927i bk1: 1900a 2061616i bk2: 1824a 2064821i bk3: 1824a 2064169i bk4: 1792a 2065477i bk5: 1792a 2064691i bk6: 1792a 2063864i bk7: 1792a 2063503i bk8: 1792a 2066064i bk9: 1792a 2064811i bk10: 1784a 2065479i bk11: 1780a 2065008i bk12: 1784a 2066463i bk13: 1784a 2066329i bk14: 1900a 2063300i bk15: 1900a 2062243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057564 n_act=706 n_pre=690 n_req=25088 n_rd=29128 n_write=29962 bw_util=0.0558
n_activity=150096 dram_eff=0.7874
bk0: 1900a 2061410i bk1: 1900a 2060958i bk2: 1824a 2064221i bk3: 1824a 2064039i bk4: 1792a 2065091i bk5: 1792a 2064691i bk6: 1792a 2064036i bk7: 1792a 2063583i bk8: 1792a 2064528i bk9: 1792a 2064829i bk10: 1780a 2065578i bk11: 1780a 2064988i bk12: 1784a 2067099i bk13: 1784a 2066279i bk14: 1900a 2063262i bk15: 1900a 2062944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057674 n_act=684 n_pre=668 n_req=25074 n_rd=29120 n_write=29904 bw_util=0.05573
n_activity=149887 dram_eff=0.7876
bk0: 1900a 2062113i bk1: 1900a 2061717i bk2: 1820a 2064827i bk3: 1820a 2064370i bk4: 1792a 2065338i bk5: 1792a 2065006i bk6: 1792a 2063819i bk7: 1792a 2063992i bk8: 1792a 2065892i bk9: 1792a 2065020i bk10: 1780a 2064488i bk11: 1780a 2064281i bk12: 1784a 2066873i bk13: 1784a 2066051i bk14: 1900a 2062944i bk15: 1900a 2062083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057638 n_act=674 n_pre=658 n_req=25093 n_rd=29140 n_write=29940 bw_util=0.05579
n_activity=149854 dram_eff=0.7885
bk0: 1900a 2062270i bk1: 1900a 2062359i bk2: 1820a 2064719i bk3: 1820a 2064058i bk4: 1792a 2066268i bk5: 1792a 2064510i bk6: 1792a 2064109i bk7: 1792a 2062910i bk8: 1792a 2065629i bk9: 1792a 2064865i bk10: 1780a 2064542i bk11: 1780a 2064918i bk12: 1784a 2066971i bk13: 1784a 2066071i bk14: 1912a 2063081i bk15: 1908a 2062298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057568 n_act=710 n_pre=694 n_req=25089 n_rd=29144 n_write=29934 bw_util=0.05579
n_activity=150274 dram_eff=0.7863
bk0: 1900a 2061630i bk1: 1900a 2061013i bk2: 1824a 2064661i bk3: 1820a 2064024i bk4: 1792a 2065224i bk5: 1792a 2064521i bk6: 1792a 2063774i bk7: 1792a 2063202i bk8: 1792a 2065293i bk9: 1792a 2064363i bk10: 1784a 2065502i bk11: 1780a 2064471i bk12: 1784a 2066018i bk13: 1784a 2065506i bk14: 1908a 2062771i bk15: 1908a 2062279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057637 n_act=696 n_pre=680 n_req=25066 n_rd=29132 n_write=29905 bw_util=0.05575
n_activity=149568 dram_eff=0.7894
bk0: 1896a 2062129i bk1: 1896a 2060964i bk2: 1820a 2063785i bk3: 1820a 2064388i bk4: 1796a 2065399i bk5: 1792a 2064522i bk6: 1792a 2063998i bk7: 1792a 2063195i bk8: 1792a 2064872i bk9: 1792a 2064317i bk10: 1780a 2064874i bk11: 1780a 2065114i bk12: 1784a 2066309i bk13: 1784a 2065382i bk14: 1908a 2062698i bk15: 1908a 2062494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057579 n_act=694 n_pre=678 n_req=25085 n_rd=29128 n_write=29971 bw_util=0.05581
n_activity=149903 dram_eff=0.7885
bk0: 1900a 2061661i bk1: 1900a 2061244i bk2: 1820a 2064654i bk3: 1820a 2063334i bk4: 1792a 2065137i bk5: 1792a 2064897i bk6: 1792a 2062620i bk7: 1792a 2063582i bk8: 1792a 2064749i bk9: 1792a 2064171i bk10: 1780a 2064908i bk11: 1780a 2064282i bk12: 1784a 2066149i bk13: 1784a 2065271i bk14: 1904a 2062962i bk15: 1904a 2062151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057652 n_act=693 n_pre=677 n_req=25063 n_rd=29140 n_write=29888 bw_util=0.05574
n_activity=149234 dram_eff=0.7911
bk0: 1900a 2061336i bk1: 1896a 2061187i bk2: 1820a 2064919i bk3: 1820a 2063859i bk4: 1792a 2064808i bk5: 1792a 2064258i bk6: 1792a 2063947i bk7: 1792a 2063255i bk8: 1792a 2065158i bk9: 1792a 2064454i bk10: 1780a 2064052i bk11: 1780a 2064168i bk12: 1792a 2065521i bk13: 1792a 2065686i bk14: 1904a 2063411i bk15: 1904a 2062198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79692
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057571 n_act=697 n_pre=681 n_req=25116 n_rd=29136 n_write=29965 bw_util=0.05581
n_activity=149663 dram_eff=0.7898
bk0: 1896a 2061469i bk1: 1896a 2060945i bk2: 1820a 2063856i bk3: 1820a 2063885i bk4: 1792a 2065584i bk5: 1792a 2064875i bk6: 1792a 2063117i bk7: 1792a 2063112i bk8: 1792a 2064771i bk9: 1792a 2064051i bk10: 1780a 2064780i bk11: 1780a 2064522i bk12: 1792a 2065727i bk13: 1792a 2065439i bk14: 1904a 2063196i bk15: 1904a 2062589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8107
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057606 n_act=690 n_pre=674 n_req=25111 n_rd=29136 n_write=29944 bw_util=0.05579
n_activity=149243 dram_eff=0.7917
bk0: 1896a 2061696i bk1: 1896a 2062081i bk2: 1820a 2064770i bk3: 1820a 2064224i bk4: 1792a 2065751i bk5: 1792a 2065128i bk6: 1792a 2062847i bk7: 1792a 2061991i bk8: 1792a 2064700i bk9: 1792a 2064082i bk10: 1780a 2064440i bk11: 1780a 2063494i bk12: 1792a 2065847i bk13: 1792a 2065149i bk14: 1904a 2063184i bk15: 1904a 2062293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11954, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7568, Reservation_fails = 136
L2_cache_bank[1]: Access = 11928, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7523, Reservation_fails = 214
L2_cache_bank[2]: Access = 11912, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7524, Reservation_fails = 190
L2_cache_bank[3]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7543, Reservation_fails = 196
L2_cache_bank[4]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7533, Reservation_fails = 164
L2_cache_bank[5]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7503, Reservation_fails = 181
L2_cache_bank[6]: Access = 11908, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7528, Reservation_fails = 190
L2_cache_bank[7]: Access = 11910, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7520, Reservation_fails = 156
L2_cache_bank[8]: Access = 11941, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7545, Reservation_fails = 211
L2_cache_bank[9]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 134
L2_cache_bank[10]: Access = 11940, Miss = 3644, Miss_rate = 0.305, Pending_hits = 7539, Reservation_fails = 176
L2_cache_bank[11]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7551, Reservation_fails = 173
L2_cache_bank[12]: Access = 11913, Miss = 3642, Miss_rate = 0.306, Pending_hits = 7495, Reservation_fails = 189
L2_cache_bank[13]: Access = 11938, Miss = 3641, Miss_rate = 0.305, Pending_hits = 7534, Reservation_fails = 194
L2_cache_bank[14]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7516, Reservation_fails = 227
L2_cache_bank[15]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7514, Reservation_fails = 166
L2_cache_bank[16]: Access = 11928, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7507, Reservation_fails = 153
L2_cache_bank[17]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7506, Reservation_fails = 136
L2_cache_bank[18]: Access = 11927, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7548, Reservation_fails = 144
L2_cache_bank[19]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7512, Reservation_fails = 150
L2_cache_bank[20]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 160
L2_cache_bank[21]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 137
L2_total_cache_accesses = 262329
L2_total_cache_misses = 80118
L2_total_cache_miss_rate = 0.3054
L2_total_cache_pending_hits = 165635
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196612
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=328497
icnt_total_pkts_simt_to_mem=590015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46463
	minimum = 6
	maximum = 67
Network latency average = 8.32115
	minimum = 6
	maximum = 60
Slowest packet = 393447
Flit latency average = 8.33871
	minimum = 6
	maximum = 60
Slowest flit = 721522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Accepted packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Injected flit rate average = 0.0673128
	minimum = 0.0399453 (at node 0)
	maximum = 0.104083 (at node 39)
Accepted flit rate average= 0.0673128
	minimum = 0.0508457 (at node 31)
	maximum = 0.0805057 (at node 7)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.363 (2 samples)
	minimum = 6 (2 samples)
	maximum = 455.5 (2 samples)
Network latency average = 14.3142 (2 samples)
	minimum = 6 (2 samples)
	maximum = 439 (2 samples)
Flit latency average = 16.2305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 438 (2 samples)
Fragmentation average = 0.262763 (2 samples)
	minimum = 0 (2 samples)
	maximum = 305.5 (2 samples)
Injected packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Accepted packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Injected flit rate average = 0.0369024 (2 samples)
	minimum = 0.0219818 (2 samples)
	maximum = 0.0563219 (2 samples)
Accepted flit rate average = 0.0369024 (2 samples)
	minimum = 0.0269851 (2 samples)
	maximum = 0.0456222 (2 samples)
Injected packet size average = 1.52565 (2 samples)
Accepted packet size average = 1.52565 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 26 sec (1046 sec)
gpgpu_simulation_rate = 46113 (inst/sec)
gpgpu_simulation_rate = 1631 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 41374
gpu_sim_insn = 23068682
gpu_ipc =     557.5647
gpu_tot_sim_cycle = 1970053
gpu_tot_sim_insn = 71303230
gpu_tot_ipc =      36.1936
gpu_tot_issued_cta = 196608
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16515
partiton_reqs_in_parallel = 910227
partiton_reqs_in_parallel_total    = 24751385
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.0258
partiton_reqs_in_parallel_util = 910227
partiton_reqs_in_parallel_util_total    = 24751385
gpu_sim_cycle_parition_util = 41374
gpu_tot_sim_cycle_parition_util    = 1139949
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7228
partiton_replys_in_parallel = 196668
partiton_replys_in_parallel_total    = 262329
L2_BW  =     450.5482 GB/Sec
L2_BW_total  =      22.0835 GB/Sec
gpu_total_sim_rate=57225

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2555944
	L1I_total_cache_misses = 6272
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1114112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1112320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2549672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1114112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6270, 6042, 6054, 6008, 6146, 6015, 6188, 5984, 6121, 6005, 6093, 5978, 6125, 5927, 6034, 5862, 6156, 5871, 5971, 5883, 6034, 5954, 5998, 5838, 5909, 5844, 6009, 5839, 6034, 5778, 5976, 5744, 
gpgpu_n_tot_thrd_icount = 150997440
gpgpu_n_tot_w_icount = 4718670
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196620
gpgpu_n_mem_write_global = 262152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3145740
gpgpu_n_store_insn = 4194309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17825792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:421233	W0_Idle:59300561	W0_Scoreboard:2395558	W1:78	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:4718583	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1572944 {8:196618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777536 {40:65544,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1576 {8:197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12059024 {40:65546,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097216 {8:262152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 26792 {136:197,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1018 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1970052 
mrq_lat_table:62230 	4238 	6484 	13992 	24020 	41271 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	188106 	121706 	130923 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	262713 	29696 	9440 	4953 	86752 	42242 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136533 	56465 	3624 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 18.573914 17.225807 16.967480 18.156521 17.773912 19.074766 18.123894 18.590910 17.406780 19.046297 19.485714 19.485714 17.172413 17.456141 17.700001 18.469564 
dram[1]: 17.595041 18.745613 16.838709 18.810810 18.432432 19.320755 18.378378 18.258928 17.125000 18.690908 19.046728 19.757282 18.952381 19.509804 17.848740 17.409836 
dram[2]: 17.941177 16.511627 16.704000 16.975609 18.590910 18.214285 17.791304 18.241072 17.895653 18.026316 18.333334 19.037384 18.256880 18.425926 17.088709 18.631578 
dram[3]: 18.573914 17.775000 16.934959 17.206612 18.088495 18.743120 18.250000 18.761467 17.869566 18.672728 19.169811 18.688074 17.767857 18.256880 18.000000 18.145300 
dram[4]: 19.062500 19.180180 17.777779 17.495798 18.770641 18.953703 16.762295 17.347458 17.886957 18.203539 19.323809 20.360001 17.610619 19.320389 17.459017 17.595041 
dram[5]: 17.063999 18.547827 15.877863 17.948277 18.432432 18.572727 17.041666 17.956141 18.663637 18.540541 19.028038 19.207546 17.304348 17.155172 17.308943 17.300814 
dram[6]: 17.865545 18.247864 16.401575 17.635593 18.405405 18.590910 17.568966 19.311321 18.700001 17.406780 18.026548 18.518183 17.456141 18.256880 16.896826 17.890757 
dram[7]: 18.591305 18.573914 18.113043 17.922413 18.706423 19.466667 17.452991 18.070797 17.869566 18.853210 18.151785 18.187500 19.134615 18.598131 17.308943 17.426229 
dram[8]: 17.957983 17.516394 18.113043 17.948277 17.594828 19.682692 16.062992 17.747826 17.512821 18.681818 18.623854 18.796297 16.966103 17.391304 17.733334 17.300814 
dram[9]: 17.112000 17.483606 16.531746 18.113043 18.423424 19.682692 18.590910 18.369370 17.449152 18.889908 19.188679 18.842592 17.857143 18.018019 18.344828 17.426229 
dram[10]: 16.143940 19.089285 17.803419 18.095652 18.733946 18.925926 17.313559 17.773912 16.580645 16.723577 19.390476 19.216982 17.699116 18.691589 17.300814 17.882353 
average row locality = 363359/20125 = 18.055105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       860       859       832       832       816       816       816       816       816       816       814       814       815       814       854       854 
dram[1]:       858       859       832       832       816       816       816       816       816       816       814       813       814       814       854       854 
dram[2]:       859       859       832       832       816       816       816       816       816       816       813       813       814       814       854       854 
dram[3]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       854       854 
dram[4]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[5]:       859       859       831       830       816       816       816       816       816       816       814       813       814       814       857       857 
dram[6]:       858       858       830       830       817       816       816       816       816       816       813       813       814       814       857       857 
dram[7]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[8]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[9]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[10]:       858       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
total reads: 145657
bank skew: 860/813 = 1.06
chip skew: 13244/13236 = 1.00
number of total write accesses:
dram[0]:      1276      1277      1255      1256      1228      1225      1232      1229      1238      1241      1232      1232      1177      1176      1270      1270 
dram[1]:      1271      1278      1256      1256      1230      1232      1224      1229      1239      1240      1224      1222      1176      1176      1270      1270 
dram[2]:      1276      1271      1256      1256      1229      1224      1230      1227      1242      1239      1222      1224      1176      1176      1265      1270 
dram[3]:      1277      1274      1253      1252      1228      1227      1228      1229      1239      1238      1219      1224      1176      1176      1270      1269 
dram[4]:      1276      1270      1250      1252      1230      1231      1229      1231      1241      1241      1216      1223      1176      1176      1273      1272 
dram[5]:      1274      1274      1249      1252      1230      1227      1229      1231      1237      1242      1222      1223      1176      1176      1272      1271 
dram[6]:      1268      1277      1253      1251      1226      1229      1222      1231      1241      1238      1224      1224      1176      1176      1272      1272 
dram[7]:      1279      1277      1253      1249      1223      1228      1226      1226      1239      1239      1220      1224      1176      1176      1272      1269 
dram[8]:      1278      1279      1253      1252      1225      1231      1224      1225      1233      1239      1217      1217      1186      1184      1272      1272 
dram[9]:      1280      1275      1253      1253      1229      1231      1229      1223      1243      1243      1221      1222      1184      1184      1272      1270 
dram[10]:      1273      1280      1253      1251      1226      1228      1227      1228      1240      1241      1223      1224      1184      1184      1272      1272 
total reads: 217702
bank skew: 1280/1176 = 1.09
chip skew: 19814/19776 = 1.00
average mf latency per bank:
dram[0]:       1436      1443       712       727      1972      1983      1629      1652       816       834      1459      1459      1341      1349       807       821
dram[1]:       1474      1479       719       729      1982      1957      1643      1645       825       808      1505      1503      1333      1335       815       819
dram[2]:       1469      1476       714       719      1912      1919      1759      1763       805       809      1471      1479      1505      1513       814       814
dram[3]:       1471      1474       712       737      1895      1894      1764      1698       822       823      1480      1486      1498      1502       816       818
dram[4]:       1476      1472       730       722      2065      2055      1702      1704       824       812      1489      1471      1441      1254       842       833
dram[5]:       1469      1472       717       725      2060      2060      1699      1701       819       822      1358      1357      1253      1252       833       848
dram[6]:       1466      1468       717       720      2076      2069      1704      1702       815       816      1348      1355      1244      1247       836       831
dram[7]:       1504      1506       717       718      2082      2073      1854      1852       821       814      1364      1334      1246      1259       837       829
dram[8]:       1484      1362       759       761      2064      2060      1809      1817       802       802      1317      1312      1305      1304       781       781
dram[9]:       1371      1376       758       774      2067      2074      1709      1598       842       844      1325      1321      1314      1309       822       818
dram[10]:       1369      1371       761       702      1986      1986      1585      1588       835       831      1467      1470      1304      1309       812       821
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100349 n_act=1824 n_pre=1808 n_req=33058 n_rd=52976 n_write=37917 bw_util=0.08282
n_activity=222498 dram_eff=0.817
bk0: 3440a 2125452i bk1: 3436a 2123587i bk2: 3328a 2128237i bk3: 3328a 2126777i bk4: 3264a 2128706i bk5: 3264a 2128519i bk6: 3264a 2128064i bk7: 3264a 2127297i bk8: 3264a 2129164i bk9: 3264a 2127816i bk10: 3256a 2127543i bk11: 3256a 2126581i bk12: 3260a 2130028i bk13: 3256a 2128947i bk14: 3416a 2125876i bk15: 3416a 2125298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100513 n_act=1798 n_pre=1782 n_req=33033 n_rd=52960 n_write=37821 bw_util=0.08272
n_activity=222373 dram_eff=0.8165
bk0: 3432a 2125766i bk1: 3436a 2123463i bk2: 3328a 2127568i bk3: 3328a 2126613i bk4: 3264a 2129484i bk5: 3264a 2128151i bk6: 3264a 2127847i bk7: 3264a 2126654i bk8: 3264a 2129982i bk9: 3264a 2128479i bk10: 3256a 2128329i bk11: 3252a 2126658i bk12: 3256a 2130016i bk13: 3256a 2129126i bk14: 3416a 2125902i bk15: 3416a 2123514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100366 n_act=1847 n_pre=1831 n_req=33023 n_rd=52960 n_write=37870 bw_util=0.08277
n_activity=222754 dram_eff=0.8155
bk0: 3436a 2124279i bk1: 3436a 2123126i bk2: 3328a 2127922i bk3: 3328a 2126569i bk4: 3264a 2129345i bk5: 3264a 2128036i bk6: 3264a 2128814i bk7: 3264a 2127242i bk8: 3264a 2128237i bk9: 3264a 2128045i bk10: 3252a 2128791i bk11: 3252a 2127953i bk12: 3256a 2131305i bk13: 3256a 2129023i bk14: 3416a 2126450i bk15: 3416a 2125339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100466 n_act=1818 n_pre=1802 n_req=33015 n_rd=52944 n_write=37844 bw_util=0.08273
n_activity=222673 dram_eff=0.8154
bk0: 3436a 2125287i bk1: 3436a 2123858i bk2: 3320a 2128570i bk3: 3320a 2127114i bk4: 3264a 2129291i bk5: 3264a 2128321i bk6: 3264a 2127800i bk7: 3264a 2127557i bk8: 3264a 2129602i bk9: 3264a 2128262i bk10: 3252a 2127631i bk11: 3252a 2126292i bk12: 3256a 2130167i bk13: 3256a 2128571i bk14: 3416a 2126089i bk15: 3416a 2124158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100450 n_act=1808 n_pre=1792 n_req=33029 n_rd=52968 n_write=37856 bw_util=0.08276
n_activity=222539 dram_eff=0.8163
bk0: 3436a 2124895i bk1: 3436a 2124237i bk2: 3320a 2128182i bk3: 3320a 2127015i bk4: 3264a 2130544i bk5: 3264a 2128294i bk6: 3264a 2127722i bk7: 3264a 2126238i bk8: 3264a 2129554i bk9: 3264a 2128145i bk10: 3252a 2128439i bk11: 3252a 2127829i bk12: 3256a 2130056i bk13: 3256a 2129233i bk14: 3428a 2126780i bk15: 3428a 2124680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100346 n_act=1853 n_pre=1837 n_req=33029 n_rd=52976 n_write=37862 bw_util=0.08277
n_activity=222986 dram_eff=0.8147
bk0: 3436a 2124460i bk1: 3436a 2123180i bk2: 3324a 2127905i bk3: 3320a 2126935i bk4: 3264a 2128945i bk5: 3264a 2127632i bk6: 3264a 2128009i bk7: 3264a 2126618i bk8: 3264a 2129378i bk9: 3264a 2127439i bk10: 3256a 2128743i bk11: 3252a 2127214i bk12: 3256a 2129314i bk13: 3256a 2127716i bk14: 3428a 2125987i bk15: 3428a 2125150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9129
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100347 n_act=1843 n_pre=1827 n_req=33021 n_rd=52964 n_write=37893 bw_util=0.08279
n_activity=222341 dram_eff=0.8173
bk0: 3432a 2124405i bk1: 3432a 2122661i bk2: 3320a 2127240i bk3: 3320a 2127222i bk4: 3268a 2129264i bk5: 3264a 2127970i bk6: 3264a 2128144i bk7: 3264a 2127002i bk8: 3264a 2128149i bk9: 3264a 2126269i bk10: 3252a 2128115i bk11: 3252a 2127148i bk12: 3256a 2129079i bk13: 3256a 2127842i bk14: 3428a 2125741i bk15: 3428a 2125059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100441 n_act=1809 n_pre=1793 n_req=33018 n_rd=52968 n_write=37863 bw_util=0.08277
n_activity=222522 dram_eff=0.8164
bk0: 3436a 2124531i bk1: 3436a 2123196i bk2: 3320a 2128569i bk3: 3320a 2126646i bk4: 3264a 2129333i bk5: 3264a 2128309i bk6: 3264a 2126781i bk7: 3264a 2127311i bk8: 3264a 2128304i bk9: 3264a 2127114i bk10: 3252a 2128177i bk11: 3252a 2126984i bk12: 3256a 2129600i bk13: 3256a 2128001i bk14: 3428a 2126645i bk15: 3428a 2124802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100286 n_act=1854 n_pre=1838 n_req=33030 n_rd=52972 n_write=37924 bw_util=0.08283
n_activity=222118 dram_eff=0.8184
bk0: 3436a 2124085i bk1: 3432a 2123154i bk2: 3320a 2128735i bk3: 3320a 2126769i bk4: 3264a 2128356i bk5: 3264a 2127107i bk6: 3264a 2128028i bk7: 3264a 2126346i bk8: 3264a 2129122i bk9: 3264a 2127575i bk10: 3252a 2127569i bk11: 3252a 2126622i bk12: 3264a 2128794i bk13: 3264a 2128960i bk14: 3424a 2126236i bk15: 3424a 2124071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100384 n_act=1826 n_pre=1810 n_req=33055 n_rd=52972 n_write=37882 bw_util=0.08279
n_activity=222226 dram_eff=0.8177
bk0: 3436a 2123936i bk1: 3432a 2122858i bk2: 3320a 2126973i bk3: 3320a 2126195i bk4: 3264a 2129669i bk5: 3264a 2128318i bk6: 3264a 2127623i bk7: 3264a 2126547i bk8: 3264a 2128797i bk9: 3264a 2127803i bk10: 3252a 2127785i bk11: 3252a 2126466i bk12: 3264a 2129045i bk13: 3264a 2128343i bk14: 3424a 2126202i bk15: 3424a 2124682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91015
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100370 n_act=1846 n_pre=1830 n_req=33048 n_rd=52968 n_write=37860 bw_util=0.08276
n_activity=221827 dram_eff=0.8189
bk0: 3432a 2124104i bk1: 3432a 2123792i bk2: 3320a 2128773i bk3: 3320a 2127480i bk4: 3264a 2130392i bk5: 3264a 2129048i bk6: 3264a 2127024i bk7: 3264a 2125802i bk8: 3264a 2128020i bk9: 3264a 2126584i bk10: 3252a 2128065i bk11: 3252a 2125846i bk12: 3264a 2129162i bk13: 3264a 2127960i bk14: 3424a 2126669i bk15: 3424a 2124596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20893, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10514, Reservation_fails = 136
L2_cache_bank[1]: Access = 20866, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10469, Reservation_fails = 214
L2_cache_bank[2]: Access = 20850, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10457, Reservation_fails = 190
L2_cache_bank[3]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10484, Reservation_fails = 196
L2_cache_bank[4]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10469, Reservation_fails = 164
L2_cache_bank[5]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10451, Reservation_fails = 181
L2_cache_bank[6]: Access = 20842, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10470, Reservation_fails = 190
L2_cache_bank[7]: Access = 20844, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 156
L2_cache_bank[8]: Access = 20877, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 211
L2_cache_bank[9]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10491, Reservation_fails = 134
L2_cache_bank[10]: Access = 20876, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10480, Reservation_fails = 176
L2_cache_bank[11]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10502, Reservation_fails = 173
L2_cache_bank[12]: Access = 20849, Miss = 6621, Miss_rate = 0.318, Pending_hits = 10427, Reservation_fails = 189
L2_cache_bank[13]: Access = 20875, Miss = 6620, Miss_rate = 0.317, Pending_hits = 10476, Reservation_fails = 194
L2_cache_bank[14]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 227
L2_cache_bank[15]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10482, Reservation_fails = 166
L2_cache_bank[16]: Access = 20864, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10445, Reservation_fails = 153
L2_cache_bank[17]: Access = 20862, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10449, Reservation_fails = 136
L2_cache_bank[18]: Access = 20866, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10483, Reservation_fails = 144
L2_cache_bank[19]: Access = 20865, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10462, Reservation_fails = 150
L2_cache_bank[20]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10463, Reservation_fails = 160
L2_cache_bank[21]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10496, Reservation_fails = 137
L2_total_cache_accesses = 458997
L2_total_cache_misses = 145657
L2_total_cache_miss_rate = 0.3173
L2_total_cache_pending_hits = 230416
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 197
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=787533
icnt_total_pkts_simt_to_mem=917759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8396
	minimum = 6
	maximum = 82
Network latency average = 10.0273
	minimum = 6
	maximum = 69
Slowest packet = 524673
Flit latency average = 9.10732
	minimum = 6
	maximum = 67
Slowest flit = 1251397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Accepted packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Injected flit rate average = 0.190168
	minimum = 0.140937 (at node 10)
	maximum = 0.253692 (at node 42)
Accepted flit rate average= 0.190168
	minimum = 0.179948 (at node 34)
	maximum = 0.198922 (at node 17)
Injected packet length average = 2.00027
Accepted packet length average = 2.00027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8552 (3 samples)
	minimum = 6 (3 samples)
	maximum = 331 (3 samples)
Network latency average = 12.8852 (3 samples)
	minimum = 6 (3 samples)
	maximum = 315.667 (3 samples)
Flit latency average = 13.8561 (3 samples)
	minimum = 6 (3 samples)
	maximum = 314.333 (3 samples)
Fragmentation average = 0.175175 (3 samples)
	minimum = 0 (3 samples)
	maximum = 203.667 (3 samples)
Injected packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Accepted packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Injected flit rate average = 0.0879908 (3 samples)
	minimum = 0.0616337 (3 samples)
	maximum = 0.122112 (3 samples)
Accepted flit rate average = 0.0879908 (3 samples)
	minimum = 0.0779728 (3 samples)
	maximum = 0.0967221 (3 samples)
Injected packet size average = 1.84021 (3 samples)
Accepted packet size average = 1.84021 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 46 sec (1246 sec)
gpgpu_simulation_rate = 57225 (inst/sec)
gpgpu_simulation_rate = 1581 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 29602
gpu_sim_insn = 20971622
gpu_ipc =     708.4529
gpu_tot_sim_cycle = 2221805
gpu_tot_sim_insn = 92274852
gpu_tot_ipc =      41.5315
gpu_tot_issued_cta = 262144
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16614
partiton_reqs_in_parallel = 651244
partiton_reqs_in_parallel_total    = 25661612
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8430
partiton_reqs_in_parallel_util = 651244
partiton_reqs_in_parallel_util_total    = 25661612
gpu_sim_cycle_parition_util = 29602
gpu_tot_sim_cycle_parition_util    = 1181323
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7296
partiton_replys_in_parallel = 65564
partiton_replys_in_parallel_total    = 458997
L2_BW  =     209.9324 GB/Sec
L2_BW_total  =      22.3782 GB/Sec
gpu_total_sim_rate=69484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342432
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1638400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1636608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3336158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342432
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7972, 7721, 7756, 7687, 7848, 7694, 7890, 7663, 7823, 7684, 7795, 7657, 7827, 7606, 7736, 7518, 7858, 7527, 7673, 7539, 7736, 7610, 7700, 7494, 7611, 7500, 7711, 7472, 7713, 7411, 7655, 7377, 
gpgpu_n_tot_thrd_icount = 195041280
gpgpu_n_tot_w_icount = 6095040
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262180
gpgpu_n_mem_write_global = 262154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4194340
gpgpu_n_store_insn = 4194311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26214400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565948	W0_Idle:59304543	W0_Scoreboard:2658633	W1:192	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:6094839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097392 {8:262174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777616 {40:65546,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14681264 {40:131102,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097232 {8:262154,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 918 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2215105 
mrq_lat_table:72376 	4381 	6537 	14092 	26004 	41278 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247671 	127697 	130929 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	327876 	30083 	9442 	4953 	86752 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187206 	71334 	3642 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	2 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 16.793894 15.714286 14.111111 14.896552 13.875817 14.331081 18.033897 18.478260 13.254659 14.152318 15.007092 15.007092 15.398497 15.730769 14.207792 14.684564 
dram[1]: 16.007299 16.930769 14.025974 15.211267 14.173333 14.881119 18.275862 18.162394 13.098160 14.145696 14.734265 15.136691 16.900826 17.330509 14.300653 14.025641 
dram[2]: 16.288889 15.131035 13.757962 14.117647 14.072847 13.856209 17.716667 18.145300 13.705129 13.598726 14.312925 14.727273 16.360001 16.491936 13.816456 14.783784 
dram[3]: 16.793894 16.154411 13.732484 14.084968 14.160000 14.344595 17.848740 18.640350 13.512658 13.947712 15.217391 14.929078 15.976562 16.360001 14.394737 14.214286 
dram[4]: 17.179688 17.267717 14.449664 14.084968 14.364865 14.275167 16.732283 17.292683 13.525316 13.698718 15.306569 15.939394 15.852714 17.184874 13.898734 14.148387 
dram[5]: 15.581560 16.770992 13.048485 14.366667 14.173333 14.248322 17.000000 17.873949 13.941176 13.883117 15.136691 15.246377 15.610687 15.492424 13.805032 13.961783 
dram[6]: 16.222221 16.065693 13.391304 14.360000 13.967105 14.072847 17.504131 19.162163 13.967320 13.421384 14.431507 15.028571 15.730769 16.360001 13.466258 14.161290 
dram[7]: 16.809160 16.793894 14.469799 14.739726 14.513699 14.750000 17.393442 17.983051 13.512658 14.046053 14.590278 14.618055 16.909090 16.626017 13.968153 14.038462 
dram[8]: 16.303703 15.949275 14.469799 14.463087 13.862745 15.085107 16.060606 17.674999 13.306250 13.954248 14.879433 14.985714 15.132353 15.458647 14.233767 13.961783 
dram[9]: 15.617022 16.154411 13.308642 14.666667 14.358109 15.302158 18.478260 18.267241 13.122700 13.711538 15.231884 15.021428 15.815385 15.937984 14.613334 14.038462 
dram[10]: 14.744967 17.476191 14.469799 14.653061 14.534246 14.853147 17.268293 17.700001 12.491228 12.570588 15.357664 15.253623 15.694656 16.448000 13.879746 14.326797 
average row locality = 375792/24957 = 15.057579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       907       880       880       864       864       864       864       864       864       860       860       855       853       902       902 
dram[1]:       906       907       880       880       864       864       864       864       864       864       859       858       853       853       902       902 
dram[2]:       907       907       880       880       864       864       864       864       864       864       858       858       853       853       902       902 
dram[3]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       902       903 
dram[4]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       906       905 
dram[5]:       907       907       879       878       864       864       864       864       864       864       859       858       853       853       906       905 
dram[6]:       906       907       878       878       865       864       864       864       864       864       859       858       853       853       906       906 
dram[7]:       907       907       878       878       864       864       864       864       864       864       858       858       854       853       905       905 
dram[8]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[9]:       906       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[10]:       907       906       878       878       864       864       865       864       864       864       858       858       856       856       904       904 
total reads: 153859
bank skew: 908/853 = 1.06
chip skew: 13991/13981 = 1.00
number of total write accesses:
dram[0]:      1292      1293      1279      1280      1259      1257      1264      1261      1270      1273      1256      1256      1193      1192      1286      1286 
dram[1]:      1287      1294      1280      1280      1262      1264      1256      1261      1271      1272      1248      1246      1192      1192      1286      1286 
dram[2]:      1292      1287      1280      1280      1261      1256      1262      1259      1274      1271      1246      1248      1192      1192      1281      1286 
dram[3]:      1293      1290      1278      1277      1260      1259      1260      1261      1271      1270      1242      1247      1192      1192      1286      1286 
dram[4]:      1292      1286      1275      1277      1262      1263      1261      1263      1273      1273      1239      1246      1192      1192      1290      1288 
dram[5]:      1290      1290      1274      1277      1262      1259      1261      1263      1269      1274      1245      1246      1192      1192      1289      1287 
dram[6]:      1284      1294      1278      1276      1258      1261      1254      1263      1273      1270      1248      1246      1192      1192      1289      1289 
dram[7]:      1295      1293      1278      1274      1255      1260      1258      1258      1271      1271      1243      1247      1192      1192      1288      1285 
dram[8]:      1294      1295      1278      1277      1257      1263      1256      1257      1265      1271      1240      1240      1202      1200      1288      1288 
dram[9]:      1296      1291      1278      1278      1261      1263      1261      1255      1275      1275      1244      1245      1200      1200      1288      1286 
dram[10]:      1290      1296      1278      1276      1258      1260      1259      1260      1272      1273      1246      1247      1200      1200      1289      1288 
total reads: 221933
bank skew: 1296/1192 = 1.09
chip skew: 20197/20160 = 1.00
average mf latency per bank:
dram[0]:       1434      1440       730       745      1941      1951      1609      1631       827       845      1452      1451      1341      1348       824       838
dram[1]:       1470      1476       737       746      1949      1926      1623      1624       837       820      1496      1494      1333      1335       832       836
dram[2]:       1465      1473       731       737      1882      1889      1734      1738       818       821      1463      1471      1501      1508       831       831
dram[3]:       1467      1471       729       754      1865      1865      1739      1675       833       835      1473      1478      1493      1498       833       835
dram[4]:       1473      1469       747       740      2029      2020      1679      1682       836       824      1480      1464      1438      1256       858       850
dram[5]:       1466      1469       734       742      2026      2024      1676      1678       831       833      1354      1354      1255      1254       849       864
dram[6]:       1464      1464       734       738      2040      2034      1681      1679       827       828      1343      1352      1246      1249       852       848
dram[7]:       1500      1502       734       735      2045      2037      1825      1823       833       826      1360      1331      1248      1261       854       846
dram[8]:       1481      1363       775       777      2028      2025      1782      1790       815       814      1315      1310      1306      1305       799       798
dram[9]:       1371      1375       774       789      2031      2038      1686      1579       852       854      1322      1318      1315      1310       838       835
dram[10]:       1368      1370       777       721      1953      1954      1566      1570       846       842      1460      1462      1305      1310       829       837
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149914 n_act=2264 n_pre=2248 n_req=34188 n_rd=55964 n_write=39449 bw_util=0.08482
n_activity=243891 dram_eff=0.7824
bk0: 3632a 2179294i bk1: 3628a 2177447i bk2: 3520a 2181684i bk3: 3520a 2180032i bk4: 3456a 2181806i bk5: 3456a 2181479i bk6: 3456a 2181610i bk7: 3456a 2180776i bk8: 3456a 2182177i bk9: 3456a 2180656i bk10: 3440a 2180816i bk11: 3440a 2179863i bk12: 3420a 2183817i bk13: 3412a 2182894i bk14: 3608a 2179385i bk15: 3608a 2178762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150096 n_act=2233 n_pre=2217 n_req=34161 n_rd=55936 n_write=39357 bw_util=0.08471
n_activity=243592 dram_eff=0.7824
bk0: 3624a 2179542i bk1: 3628a 2177235i bk2: 3520a 2181010i bk3: 3520a 2179892i bk4: 3456a 2182440i bk5: 3456a 2180970i bk6: 3456a 2181375i bk7: 3456a 2180051i bk8: 3456a 2183058i bk9: 3456a 2181458i bk10: 3436a 2181558i bk11: 3432a 2179932i bk12: 3412a 2183945i bk13: 3412a 2183082i bk14: 3608a 2179431i bk15: 3608a 2177047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149935 n_act=2289 n_pre=2273 n_req=34151 n_rd=55936 n_write=39406 bw_util=0.08475
n_activity=244304 dram_eff=0.7805
bk0: 3628a 2178076i bk1: 3628a 2176838i bk2: 3520a 2181253i bk3: 3520a 2179875i bk4: 3456a 2182322i bk5: 3456a 2180924i bk6: 3456a 2182457i bk7: 3456a 2180721i bk8: 3456a 2181333i bk9: 3456a 2180971i bk10: 3432a 2182084i bk11: 3432a 2181297i bk12: 3412a 2185225i bk13: 3412a 2182909i bk14: 3608a 2179903i bk15: 3608a 2178794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150033 n_act=2257 n_pre=2241 n_req=34145 n_rd=55924 n_write=39384 bw_util=0.08472
n_activity=244404 dram_eff=0.7799
bk0: 3628a 2179084i bk1: 3628a 2177607i bk2: 3512a 2181968i bk3: 3512a 2180474i bk4: 3456a 2182384i bk5: 3456a 2181263i bk6: 3456a 2181354i bk7: 3456a 2181102i bk8: 3456a 2182567i bk9: 3456a 2181235i bk10: 3432a 2180988i bk11: 3432a 2179612i bk12: 3412a 2184042i bk13: 3412a 2182473i bk14: 3608a 2179646i bk15: 3612a 2177537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150015 n_act=2248 n_pre=2232 n_req=34159 n_rd=55948 n_write=39396 bw_util=0.08476
n_activity=244086 dram_eff=0.7812
bk0: 3628a 2178760i bk1: 3628a 2178052i bk2: 3512a 2181585i bk3: 3512a 2180252i bk4: 3456a 2183517i bk5: 3456a 2181171i bk6: 3456a 2181314i bk7: 3456a 2179754i bk8: 3456a 2182485i bk9: 3456a 2181049i bk10: 3432a 2181821i bk11: 3432a 2181163i bk12: 3412a 2183959i bk13: 3412a 2183149i bk14: 3624a 2180176i bk15: 3620a 2178121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149911 n_act=2293 n_pre=2277 n_req=34159 n_rd=55956 n_write=39402 bw_util=0.08477
n_activity=244664 dram_eff=0.7795
bk0: 3628a 2178286i bk1: 3628a 2176986i bk2: 3516a 2181236i bk3: 3512a 2180258i bk4: 3456a 2181894i bk5: 3456a 2180529i bk6: 3456a 2181522i bk7: 3456a 2180056i bk8: 3456a 2182383i bk9: 3456a 2180337i bk10: 3436a 2182120i bk11: 3432a 2180554i bk12: 3412a 2183234i bk13: 3412a 2181595i bk14: 3624a 2179399i bk15: 3620a 2178565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149880 n_act=2289 n_pre=2273 n_req=34156 n_rd=55956 n_write=39441 bw_util=0.0848
n_activity=244160 dram_eff=0.7814
bk0: 3624a 2178203i bk1: 3628a 2176429i bk2: 3512a 2180541i bk3: 3512a 2180478i bk4: 3460a 2182213i bk5: 3456a 2180880i bk6: 3456a 2181770i bk7: 3456a 2180546i bk8: 3456a 2181169i bk9: 3456a 2179142i bk10: 3436a 2181399i bk11: 3432a 2180481i bk12: 3412a 2182981i bk13: 3412a 2181713i bk14: 3624a 2179130i bk15: 3624a 2178424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150024 n_act=2242 n_pre=2226 n_req=34147 n_rd=55948 n_write=39399 bw_util=0.08476
n_activity=243832 dram_eff=0.7821
bk0: 3628a 2178304i bk1: 3628a 2177014i bk2: 3512a 2181939i bk3: 3512a 2180024i bk4: 3456a 2182445i bk5: 3456a 2181275i bk6: 3456a 2180375i bk7: 3456a 2180849i bk8: 3456a 2181294i bk9: 3456a 2180005i bk10: 3432a 2181549i bk11: 3432a 2180250i bk12: 3416a 2183478i bk13: 3412a 2181870i bk14: 3620a 2180090i bk15: 3620a 2178163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149857 n_act=2291 n_pre=2275 n_req=34160 n_rd=55956 n_write=39460 bw_util=0.08482
n_activity=243168 dram_eff=0.7848
bk0: 3628a 2177914i bk1: 3624a 2176906i bk2: 3512a 2182033i bk3: 3512a 2180085i bk4: 3456a 2181415i bk5: 3456a 2180125i bk6: 3456a 2181582i bk7: 3456a 2179794i bk8: 3456a 2182137i bk9: 3456a 2180475i bk10: 3432a 2180891i bk11: 3432a 2179915i bk12: 3424a 2182565i bk13: 3424a 2182802i bk14: 3616a 2179793i bk15: 3616a 2177504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149953 n_act=2266 n_pre=2250 n_req=34184 n_rd=55952 n_write=39418 bw_util=0.08478
n_activity=243686 dram_eff=0.7827
bk0: 3624a 2177724i bk1: 3624a 2176720i bk2: 3512a 2180273i bk3: 3512a 2179458i bk4: 3456a 2182734i bk5: 3456a 2181304i bk6: 3456a 2181147i bk7: 3456a 2180064i bk8: 3456a 2181768i bk9: 3456a 2180637i bk10: 3432a 2181136i bk11: 3432a 2179869i bk12: 3424a 2182912i bk13: 3424a 2182194i bk14: 3616a 2179751i bk15: 3616a 2178100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81723
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149919 n_act=2286 n_pre=2270 n_req=34182 n_rd=55960 n_write=39404 bw_util=0.08477
n_activity=243388 dram_eff=0.7836
bk0: 3628a 2177852i bk1: 3624a 2177586i bk2: 3512a 2182139i bk3: 3512a 2180715i bk4: 3456a 2183423i bk5: 3456a 2182070i bk6: 3460a 2180687i bk7: 3456a 2179261i bk8: 3456a 2180891i bk9: 3456a 2179469i bk10: 3432a 2181455i bk11: 3432a 2179204i bk12: 3424a 2182942i bk13: 3424a 2181799i bk14: 3616a 2180050i bk15: 3616a 2178040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23880, Miss = 6997, Miss_rate = 0.293, Pending_hits = 13116, Reservation_fails = 136
L2_cache_bank[1]: Access = 23850, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 214
L2_cache_bank[2]: Access = 23826, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13049, Reservation_fails = 190
L2_cache_bank[3]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 196
L2_cache_bank[4]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13059, Reservation_fails = 164
L2_cache_bank[5]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13050, Reservation_fails = 181
L2_cache_bank[6]: Access = 23818, Miss = 6990, Miss_rate = 0.293, Pending_hits = 13062, Reservation_fails = 190
L2_cache_bank[7]: Access = 23822, Miss = 6991, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 156
L2_cache_bank[8]: Access = 23855, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13077, Reservation_fails = 211
L2_cache_bank[9]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13089, Reservation_fails = 134
L2_cache_bank[10]: Access = 23854, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 176
L2_cache_bank[11]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13100, Reservation_fails = 173
L2_cache_bank[12]: Access = 23829, Miss = 6995, Miss_rate = 0.294, Pending_hits = 13019, Reservation_fails = 189
L2_cache_bank[13]: Access = 23857, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13074, Reservation_fails = 194
L2_cache_bank[14]: Access = 23852, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 227
L2_cache_bank[15]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 166
L2_cache_bank[16]: Access = 23848, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 153
L2_cache_bank[17]: Access = 23846, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 136
L2_cache_bank[18]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 144
L2_cache_bank[19]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 150
L2_cache_bank[20]: Access = 23852, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13064, Reservation_fails = 160
L2_cache_bank[21]: Access = 23848, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13098, Reservation_fails = 137
L2_total_cache_accesses = 524561
L2_total_cache_misses = 153859
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 287563
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=918665
icnt_total_pkts_simt_to_mem=983329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74677
	minimum = 6
	maximum = 44
Network latency average = 8.66229
	minimum = 6
	maximum = 44
Slowest packet = 918137
Flit latency average = 8.78735
	minimum = 6
	maximum = 44
Slowest flit = 1705435
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Accepted packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Injected flit rate average = 0.0664511
	minimum = 0.0394919 (at node 0)
	maximum = 0.100943 (at node 48)
Accepted flit rate average= 0.0664511
	minimum = 0.0502686 (at node 30)
	maximum = 0.0794906 (at node 3)
Injected packet length average = 1.50008
Accepted packet length average = 1.50008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0781 (4 samples)
	minimum = 6 (4 samples)
	maximum = 259.25 (4 samples)
Network latency average = 11.8295 (4 samples)
	minimum = 6 (4 samples)
	maximum = 247.75 (4 samples)
Flit latency average = 12.5889 (4 samples)
	minimum = 6 (4 samples)
	maximum = 246.75 (4 samples)
Fragmentation average = 0.131381 (4 samples)
	minimum = 0 (4 samples)
	maximum = 152.75 (4 samples)
Injected packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Accepted packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Injected flit rate average = 0.0826059 (4 samples)
	minimum = 0.0560982 (4 samples)
	maximum = 0.11682 (4 samples)
Accepted flit rate average = 0.0826059 (4 samples)
	minimum = 0.0710468 (4 samples)
	maximum = 0.0924142 (4 samples)
Injected packet size average = 1.75996 (4 samples)
Accepted packet size average = 1.75996 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 8 sec (1328 sec)
gpgpu_simulation_rate = 69484 (inst/sec)
gpgpu_simulation_rate = 1673 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 41962
gpu_sim_insn = 23068692
gpu_ipc =     549.7520
gpu_tot_sim_cycle = 2485917
gpu_tot_sim_insn = 115343544
gpu_tot_ipc =      46.3988
gpu_tot_issued_cta = 327680
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29785
partiton_reqs_in_parallel = 923128
partiton_reqs_in_parallel_total    = 26312856
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      10.9561
partiton_reqs_in_parallel_util = 923128
partiton_reqs_in_parallel_util_total    = 26312856
gpu_sim_cycle_parition_util = 41962
gpu_tot_sim_cycle_parition_util    = 1210925
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.7386
partiton_replys_in_parallel = 196616
partiton_replys_in_parallel_total    = 524561
L2_BW  =     444.1173 GB/Sec
L2_BW_total  =      27.4973 GB/Sec
gpu_total_sim_rate=75191

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128876
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1900544
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1898752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4122602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1900544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9943, 9692, 9727, 9658, 9846, 9638, 9888, 9661, 9821, 9682, 9820, 9655, 9798, 9577, 9707, 9435, 9829, 9498, 9617, 9510, 9734, 9608, 9698, 9438, 9582, 9525, 9682, 9416, 9630, 9382, 9653, 9348, 
gpgpu_n_tot_thrd_icount = 243276544
gpgpu_n_tot_w_icount = 7602392
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393252
gpgpu_n_mem_write_global = 327698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6291492
gpgpu_n_store_insn = 5242895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:616169	W0_Idle:59313103	W0_Scoreboard:3703150	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:7602167	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145968 {8:393246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496528 {40:65554,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24118448 {40:131102,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621584 {8:327698,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 734 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2485916 
mrq_lat_table:100403 	6140 	9475 	19433 	35607 	57020 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353865 	217553 	131495 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	499715 	53083 	10458 	4954 	87510 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	269717 	116628 	6909 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65546 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	24 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 12.554545 12.660550 11.000000 11.670996 11.659292 12.361503 12.815534 13.119403 11.206751 11.977477 11.237288 11.480519 12.116822 12.753695 10.756863 11.150407 
dram[1]: 12.745370 13.157143 11.094650 12.089686 11.990909 12.511848 12.714976 12.863415 11.210971 11.709251 11.151898 11.379311 13.276923 13.771276 10.976000 11.105263 
dram[2]: 12.655963 12.294642 10.963414 11.280334 12.208333 12.185185 12.682693 12.729468 11.718061 11.552174 11.139240 11.437229 12.880597 13.209184 10.490421 11.150407 
dram[3]: 12.897196 12.883178 11.020492 11.487180 11.767858 12.142858 12.317757 12.990148 11.354701 11.857142 11.465218 11.587719 12.567961 13.010050 10.590734 10.841897 
dram[4]: 13.075830 13.495098 11.333333 11.536481 12.100918 12.389671 11.932127 12.507109 11.662281 11.713656 11.552631 12.059361 12.753695 13.484375 10.658915 11.040160 
dram[5]: 12.308036 13.383495 10.291187 11.341772 11.990909 12.199074 11.878378 12.748793 11.747787 11.769912 11.334764 11.843049 12.328571 12.629269 10.416667 10.861660 
dram[6]: 12.614679 12.782408 10.799197 11.482906 11.869370 11.932127 12.644231 13.064357 11.662281 11.497835 11.294871 11.486957 12.567961 13.075758 10.416667 10.826772 
dram[7]: 12.967136 13.205742 11.157677 11.337553 12.013699 12.492891 12.251163 12.786407 11.452586 11.914798 11.177966 10.962656 12.700980 13.276923 10.452472 10.643411 
dram[8]: 12.901869 13.023585 11.345991 11.586206 11.702222 12.626794 11.855856 12.843903 11.329060 11.808888 11.406926 11.711111 12.102325 12.380953 10.569231 10.692607 
dram[9]: 12.445946 12.948357 10.342308 11.640693 12.265117 13.064357 12.863415 13.155000 11.232067 11.675439 11.375000 11.629956 12.149532 12.745098 11.170732 11.072580 
dram[10]: 12.034934 13.741294 11.204166 11.482906 11.869370 12.433962 12.208333 12.858537 10.765182 10.991735 11.685841 12.009091 12.500000 13.065327 10.569231 10.948207 
average row locality = 469878/39564 = 11.876403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1293      1291      1256      1256      1232      1232      1232      1232      1232      1232      1228      1228      1223      1221      1281      1281 
dram[1]:      1290      1292      1256      1256      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1281      1281 
dram[2]:      1291      1291      1256      1256      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1281 
dram[3]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1282 
dram[4]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1285      1285 
dram[5]:      1291      1291      1254      1253      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1285 
dram[6]:      1290      1291      1253      1253      1233      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1286 
dram[7]:      1291      1291      1253      1254      1232      1232      1232      1232      1232      1232      1226      1226      1222      1221      1285      1285 
dram[8]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[9]:      1290      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[10]:      1291      1290      1253      1253      1232      1232      1233      1232      1232      1232      1226      1226      1224      1224      1284      1284 
total reads: 219397
bank skew: 1293/1221 = 1.06
chip skew: 19950/19937 = 1.00
number of total write accesses:
dram[0]:      1469      1469      1439      1440      1403      1401      1408      1405      1424      1427      1424      1424      1370      1368      1462      1462 
dram[1]:      1463      1471      1440      1440      1406      1408      1400      1405      1425      1426      1416      1414      1368      1368      1463      1462 
dram[2]:      1468      1463      1441      1440      1405      1400      1406      1403      1428      1425      1414      1416      1368      1368      1457      1462 
dram[3]:      1469      1466      1436      1435      1404      1403      1404      1405      1425      1424      1411      1416      1368      1368      1462      1461 
dram[4]:      1468      1462      1433      1435      1406      1407      1405      1407      1427      1427      1408      1415      1368      1368      1465      1464 
dram[5]:      1466      1466      1432      1435      1406      1403      1405      1407      1423      1428      1414      1415      1368      1368      1464      1463 
dram[6]:      1460      1470      1436      1434      1402      1405      1398      1407      1427      1424      1416      1416      1368      1368      1464      1464 
dram[7]:      1471      1469      1436      1433      1399      1404      1402      1402      1425      1425      1412      1416      1369      1368      1464      1461 
dram[8]:      1470      1471      1436      1435      1401      1407      1400      1401      1419      1425      1409      1409      1378      1376      1464      1464 
dram[9]:      1473      1468      1436      1436      1405      1407      1405      1399      1430      1430      1413      1414      1376      1376      1464      1462 
dram[10]:      1465      1472      1436      1434      1403      1404      1404      1404      1427      1428      1415      1416      1376      1376      1464      1464 
total reads: 250481
bank skew: 1473/1368 = 1.08
chip skew: 22795/22756 = 1.00
average mf latency per bank:
dram[0]:       1242      1251       684       697      1662      1670      1394      1414       763       781      1259      1260      1163      1170       758       768
dram[1]:       1270      1279       689       698      1669      1653      1404      1408       769       758      1293      1293      1155      1158       763       770
dram[2]:       1269      1278       684       691      1615      1621      1495      1500       755       758      1268      1276      1287      1294       763       765
dram[3]:       1270      1274       684       704      1600      1603      1498      1449       767       770      1273      1280      1281      1287       763       767
dram[4]:       1274      1275       697       694      1733      1729      1452      1456       770       765      1281      1270      1238      1097       788       780
dram[5]:       1269      1271       687       695      1730      1731      1447      1452       765       769      1181      1180      1094      1094       776       790
dram[6]:       1266      1272       687       693      1741      1737      1451      1451       762       766      1172      1179      1085      1090       781       778
dram[7]:       1297      1300       688       691      1745      1742      1567      1567       766       762      1185      1164      1088      1100       784       776
dram[8]:       1280      1188       721       724      1732      1732      1533      1541       751       753      1149      1147      1135      1135       739       738
dram[9]:       1192      1199       719       733      1735      1741      1456      1371       781       786      1154      1153      1142      1141       768       769
dram[10]:       1189      1195       721       678      1671      1674      1359      1364       777       776      1265      1268      1134      1140       762       768
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190923 n_act=3605 n_pre=3589 n_req=42745 n_rd=79800 n_write=49838 bw_util=0.1114
n_activity=319638 dram_eff=0.8112
bk0: 5172a 2239576i bk1: 5164a 2237613i bk2: 5024a 2242361i bk3: 5024a 2240600i bk4: 4928a 2243687i bk5: 4928a 2242360i bk6: 4928a 2244193i bk7: 4928a 2242577i bk8: 4928a 2244365i bk9: 4928a 2242530i bk10: 4912a 2241260i bk11: 4912a 2239983i bk12: 4892a 2243735i bk13: 4884a 2241938i bk14: 5124a 2239458i bk15: 5124a 2238790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191157 n_act=3548 n_pre=3532 n_req=42718 n_rd=79772 n_write=49746 bw_util=0.1113
n_activity=319359 dram_eff=0.8111
bk0: 5160a 2240014i bk1: 5168a 2236837i bk2: 5024a 2241945i bk3: 5024a 2240358i bk4: 4928a 2243486i bk5: 4928a 2240957i bk6: 4928a 2244080i bk7: 4928a 2241067i bk8: 4928a 2246344i bk9: 4928a 2243761i bk10: 4908a 2241204i bk11: 4904a 2239676i bk12: 4884a 2244401i bk13: 4884a 2242685i bk14: 5124a 2240070i bk15: 5124a 2237033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191003 n_act=3603 n_pre=3587 n_req=42706 n_rd=79768 n_write=49794 bw_util=0.1113
n_activity=319967 dram_eff=0.8098
bk0: 5164a 2238416i bk1: 5164a 2236514i bk2: 5024a 2242835i bk3: 5024a 2240494i bk4: 4928a 2244786i bk5: 4928a 2242113i bk6: 4928a 2245297i bk7: 4928a 2242391i bk8: 4928a 2244154i bk9: 4928a 2243035i bk10: 4904a 2242112i bk11: 4904a 2241083i bk12: 4884a 2246050i bk13: 4884a 2242628i bk14: 5124a 2240781i bk15: 5124a 2239035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191073 n_act=3597 n_pre=3581 n_req=42694 n_rd=79748 n_write=49756 bw_util=0.1113
n_activity=320102 dram_eff=0.8091
bk0: 5164a 2239999i bk1: 5164a 2238306i bk2: 5012a 2242591i bk3: 5012a 2240355i bk4: 4928a 2243652i bk5: 4928a 2241898i bk6: 4928a 2243898i bk7: 4928a 2243011i bk8: 4928a 2244712i bk9: 4928a 2242926i bk10: 4904a 2241191i bk11: 4904a 2239676i bk12: 4884a 2245068i bk13: 4884a 2242635i bk14: 5124a 2239514i bk15: 5128a 2238209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0154
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191123 n_act=3552 n_pre=3536 n_req=42709 n_rd=79776 n_write=49768 bw_util=0.1113
n_activity=319956 dram_eff=0.8098
bk0: 5164a 2239060i bk1: 5164a 2237994i bk2: 5012a 2242475i bk3: 5012a 2240266i bk4: 4928a 2245030i bk5: 4928a 2241994i bk6: 4928a 2243031i bk7: 4928a 2241345i bk8: 4928a 2245335i bk9: 4928a 2243115i bk10: 4904a 2241937i bk11: 4904a 2241044i bk12: 4884a 2244510i bk13: 4884a 2242260i bk14: 5140a 2240574i bk15: 5140a 2238457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190943 n_act=3633 n_pre=3617 n_req=42710 n_rd=79788 n_write=49774 bw_util=0.1113
n_activity=320466 dram_eff=0.8086
bk0: 5164a 2238608i bk1: 5164a 2237674i bk2: 5016a 2241613i bk3: 5012a 2240186i bk4: 4928a 2243366i bk5: 4928a 2240462i bk6: 4928a 2242972i bk7: 4928a 2241762i bk8: 4928a 2245580i bk9: 4928a 2242613i bk10: 4908a 2241167i bk11: 4904a 2240025i bk12: 4884a 2244486i bk13: 4884a 2241742i bk14: 5144a 2238901i bk15: 5140a 2238508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190944 n_act=3615 n_pre=3599 n_req=42706 n_rd=79788 n_write=49809 bw_util=0.1113
n_activity=319995 dram_eff=0.81
bk0: 5160a 2238822i bk1: 5164a 2236409i bk2: 5012a 2240901i bk3: 5012a 2239315i bk4: 4932a 2244259i bk5: 4928a 2241433i bk6: 4928a 2244401i bk7: 4928a 2242449i bk8: 4928a 2243310i bk9: 4928a 2240287i bk10: 4908a 2241451i bk11: 4904a 2238980i bk12: 4884a 2244307i bk13: 4884a 2241636i bk14: 5144a 2239233i bk15: 5144a 2238506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191001 n_act=3603 n_pre=3587 n_req=42702 n_rd=79784 n_write=49780 bw_util=0.1113
n_activity=319641 dram_eff=0.8107
bk0: 5164a 2239754i bk1: 5164a 2237422i bk2: 5012a 2242636i bk3: 5016a 2239913i bk4: 4928a 2244320i bk5: 4928a 2241708i bk6: 4928a 2242626i bk7: 4928a 2242789i bk8: 4928a 2244447i bk9: 4928a 2242316i bk10: 4904a 2241312i bk11: 4904a 2239377i bk12: 4888a 2244228i bk13: 4884a 2242156i bk14: 5140a 2240351i bk15: 5140a 2238192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190921 n_act=3613 n_pre=3597 n_req=42712 n_rd=79788 n_write=49836 bw_util=0.1114
n_activity=318885 dram_eff=0.813
bk0: 5164a 2238468i bk1: 5160a 2237286i bk2: 5012a 2243103i bk3: 5012a 2240270i bk4: 4928a 2243379i bk5: 4928a 2241198i bk6: 4928a 2244143i bk7: 4928a 2242081i bk8: 4928a 2245080i bk9: 4928a 2242866i bk10: 4904a 2240633i bk11: 4904a 2238926i bk12: 4896a 2243506i bk13: 4896a 2242825i bk14: 5136a 2240005i bk15: 5136a 2237564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00252
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191009 n_act=3584 n_pre=3568 n_req=42740 n_rd=79784 n_write=49810 bw_util=0.1113
n_activity=319505 dram_eff=0.8112
bk0: 5160a 2238357i bk1: 5160a 2236675i bk2: 5012a 2240860i bk3: 5012a 2239315i bk4: 4928a 2244433i bk5: 4928a 2242562i bk6: 4928a 2243749i bk7: 4928a 2241805i bk8: 4928a 2244685i bk9: 4928a 2243097i bk10: 4904a 2240638i bk11: 4904a 2239157i bk12: 4896a 2243607i bk13: 4896a 2241763i bk14: 5136a 2240066i bk15: 5136a 2237335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01991
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190967 n_act=3612 n_pre=3596 n_req=42736 n_rd=79792 n_write=49788 bw_util=0.1113
n_activity=319299 dram_eff=0.8117
bk0: 5164a 2239112i bk1: 5160a 2237955i bk2: 5012a 2243376i bk3: 5012a 2240806i bk4: 4928a 2245672i bk5: 4928a 2243463i bk6: 4932a 2241706i bk7: 4928a 2240575i bk8: 4928a 2243562i bk9: 4928a 2241743i bk10: 4904a 2240907i bk11: 4904a 2238821i bk12: 4896a 2243594i bk13: 4896a 2241646i bk14: 5136a 2241320i bk15: 5136a 2238180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32819, Miss = 9977, Miss_rate = 0.304, Pending_hits = 16088, Reservation_fails = 136
L2_cache_bank[1]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16047, Reservation_fails = 214
L2_cache_bank[2]: Access = 32765, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16025, Reservation_fails = 190
L2_cache_bank[3]: Access = 32764, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 196
L2_cache_bank[4]: Access = 32763, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16035, Reservation_fails = 164
L2_cache_bank[5]: Access = 32762, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16028, Reservation_fails = 181
L2_cache_bank[6]: Access = 32752, Miss = 9968, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 190
L2_cache_bank[7]: Access = 32756, Miss = 9969, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 156
L2_cache_bank[8]: Access = 32791, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 211
L2_cache_bank[9]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16067, Reservation_fails = 134
L2_cache_bank[10]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16054, Reservation_fails = 176
L2_cache_bank[11]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 173
L2_cache_bank[12]: Access = 32765, Miss = 9974, Miss_rate = 0.304, Pending_hits = 15996, Reservation_fails = 189
L2_cache_bank[13]: Access = 32793, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16049, Reservation_fails = 194
L2_cache_bank[14]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 227
L2_cache_bank[15]: Access = 32787, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16055, Reservation_fails = 166
L2_cache_bank[16]: Access = 32784, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16026, Reservation_fails = 153
L2_cache_bank[17]: Access = 32782, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16023, Reservation_fails = 136
L2_cache_bank[18]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16050, Reservation_fails = 144
L2_cache_bank[19]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16045, Reservation_fails = 150
L2_cache_bank[20]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 160
L2_cache_bank[21]: Access = 32786, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 137
L2_total_cache_accesses = 721177
L2_total_cache_misses = 219397
L2_total_cache_miss_rate = 0.3042
L2_total_cache_pending_hits = 353034
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1377425
icnt_total_pkts_simt_to_mem=1311025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7333
	minimum = 6
	maximum = 62
Network latency average = 9.97597
	minimum = 6
	maximum = 62
Slowest packet = 1435000
Flit latency average = 9.11616
	minimum = 6
	maximum = 60
Slowest flit = 2673072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Accepted packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Injected flit rate average = 0.187425
	minimum = 0.138998 (at node 4)
	maximum = 0.248516 (at node 31)
Accepted flit rate average= 0.187425
	minimum = 0.177427 (at node 34)
	maximum = 0.195872 (at node 24)
Injected packet length average = 1.99998
Accepted packet length average = 1.99998
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.8 (5 samples)
Network latency average = 11.4588 (5 samples)
	minimum = 6 (5 samples)
	maximum = 210.6 (5 samples)
Flit latency average = 11.8944 (5 samples)
	minimum = 6 (5 samples)
	maximum = 209.4 (5 samples)
Fragmentation average = 0.105105 (5 samples)
	minimum = 0 (5 samples)
	maximum = 122.2 (5 samples)
Injected packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Accepted packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Injected flit rate average = 0.10357 (5 samples)
	minimum = 0.0726782 (5 samples)
	maximum = 0.143159 (5 samples)
Accepted flit rate average = 0.10357 (5 samples)
	minimum = 0.0923227 (5 samples)
	maximum = 0.113106 (5 samples)
Injected packet size average = 1.83987 (5 samples)
Accepted packet size average = 1.83987 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 34 sec (1534 sec)
gpgpu_simulation_rate = 75191 (inst/sec)
gpgpu_simulation_rate = 1620 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 30793
gpu_sim_insn = 20971724
gpu_ipc =     681.0549
gpu_tot_sim_cycle = 2738860
gpu_tot_sim_insn = 136315268
gpu_tot_ipc =      49.7708
gpu_tot_issued_cta = 393216
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29900
partiton_reqs_in_parallel = 677446
partiton_reqs_in_parallel_total    = 27235984
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1916
partiton_reqs_in_parallel_util = 677446
partiton_reqs_in_parallel_util_total    = 27235984
gpu_sim_cycle_parition_util = 30793
gpu_tot_sim_cycle_parition_util    = 1252887
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7449
partiton_replys_in_parallel = 65591
partiton_replys_in_parallel_total    = 721177
L2_BW  =     201.8958 GB/Sec
L2_BW_total  =      27.2278 GB/Sec
gpu_total_sim_rate=84458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4915420
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2424832
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2423040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4909143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2424832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4915420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11691, 11394, 11475, 11360, 11594, 11340, 11590, 11363, 11523, 11384, 11545, 11334, 11500, 11279, 11409, 11091, 11531, 11131, 11319, 11166, 11436, 11218, 11400, 11071, 11284, 11158, 11361, 11049, 11309, 10992, 11332, 10958, 
gpgpu_n_tot_thrd_icount = 287324032
gpgpu_n_tot_w_icount = 8978876
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458836
gpgpu_n_mem_write_global = 327702
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7340116
gpgpu_n_store_insn = 5242899
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38797312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:763509	W0_Idle:59347935	W0_Scoreboard:3999540	W1:444	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:8978423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670576 {8:458822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496688 {40:65558,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26741488 {40:196678,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621616 {8:327702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 692 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2731991 
mrq_lat_table:110542 	6292 	9523 	19530 	37613 	57030 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	413379 	223613 	131509 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	564364 	54004 	10460 	4954 	87510 	42242 	16137 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	320489 	131374 	6975 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65550 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	332 	24 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 11.869748 12.068377 10.098540 10.524714 10.168539 10.681103 12.890995 13.189321  9.841726 10.335849 10.007353 10.194757 11.513043 11.972851  9.712803 10.025000 
dram[1]: 12.142241 12.344978 10.032609 10.854902 10.413794 10.793651 12.792453 12.938095  9.775000 10.220149  9.970589 10.108209 12.530806 12.960784  9.887324  9.989324 
dram[2]: 12.064102 11.741667 10.036232 10.251852 10.490348 10.635294 12.760564 12.806603 10.148149 10.025641 10.000000 10.153558 12.027273 12.471698  9.498305 10.025000 
dram[3]: 12.229437 12.265218  9.867857 10.302238 10.249057 10.523255 12.401827 13.062500  9.952727 10.247191 10.250000 10.423077 11.909910 12.297674  9.580205  9.780488 
dram[4]: 12.436123 12.804545 10.069343 10.340824 10.494208 10.704724 12.022124 12.587963 10.107011 10.144444 10.392307 10.792829 12.073059 12.711538  9.636987  9.939929 
dram[5]: 11.754167 12.707208  9.289562 10.080292 10.299242 10.564202 11.969163 12.705607 10.167286 10.185874 10.222642 10.544747 11.707965 11.963800  9.442953  9.770833 
dram[6]: 12.025641 12.176724  9.691228 10.147058 10.323194 10.370229 12.604651 12.952381 10.107011  9.985401 10.191730 10.343512 11.909910 12.355140  9.386666  9.774305 
dram[7]: 12.340611 12.551111  9.867857 10.263941 10.426923 10.777778 12.336364 12.806603  9.952727 10.289474 10.172933  9.787004 12.027273 12.530806  9.471380  9.593857 
dram[8]: 12.282609 12.390351 10.117216 10.229630 10.354961 11.052846 11.947137 12.919047  9.859206 10.212687 10.277567 10.440154 11.407725 11.649123  9.564626  9.663230 
dram[9]: 11.978813 12.431718  9.268456 10.344569 10.781746 11.376569 12.938095 13.224390  9.654929  9.970909 10.253788 10.455599 11.448276 11.822222 10.042857  9.964539 
dram[10]: 11.604939 13.144186 10.154411 10.298508 10.366412 10.907631 12.183857 12.933333  9.316326  9.480968 10.500000 10.753968 11.756638 12.239632  9.506757  9.866667 
average row locality = 482330/44493 = 10.840582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1339      1304      1304      1280      1280      1280      1280      1280      1280      1274      1274      1262      1261      1329      1329 
dram[1]:      1338      1339      1305      1304      1280      1280      1280      1280      1280      1281      1272      1271      1260      1260      1329      1329 
dram[2]:      1339      1339      1305      1304      1280      1280      1280      1280      1280      1280      1272      1271      1261      1260      1329      1329 
dram[3]:      1340      1339      1302      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1329      1330 
dram[4]:      1339      1339      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1333      1333 
dram[5]:      1339      1339      1302      1302      1281      1280      1280      1280      1280      1280      1272      1271      1260      1260      1334      1334 
dram[6]:      1338      1339      1301      1301      1281      1280      1280      1281      1280      1280      1272      1271      1260      1260      1335      1334 
dram[7]:      1339      1339      1302      1303      1280      1280      1280      1281      1280      1280      1271      1271      1261      1260      1333      1333 
dram[8]:      1339      1338      1301      1302      1280      1280      1280      1280      1280      1280      1271      1271      1264      1264      1332      1332 
dram[9]:      1338      1338      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1264      1266      1332      1332 
dram[10]:      1339      1338      1301      1301      1281      1280      1281      1280      1280      1280      1271      1271      1264      1264      1333      1332 
total reads: 227608
bank skew: 1340/1260 = 1.06
chip skew: 20696/20683 = 1.00
number of total write accesses:
dram[0]:      1485      1485      1463      1464      1435      1433      1440      1437      1456      1459      1448      1448      1386      1385      1478      1478 
dram[1]:      1479      1488      1464      1464      1438      1440      1432      1437      1457      1458      1440      1438      1384      1384      1479      1478 
dram[2]:      1484      1479      1465      1464      1437      1432      1438      1435      1460      1457      1438      1440      1385      1384      1473      1478 
dram[3]:      1485      1482      1461      1460      1436      1435      1436      1437      1457      1456      1435      1439      1384      1384      1478      1477 
dram[4]:      1484      1478      1458      1460      1438      1439      1437      1439      1459      1459      1431      1438      1384      1384      1481      1480 
dram[5]:      1482      1482      1457      1460      1438      1435      1437      1439      1455      1460      1437      1439      1386      1384      1480      1480 
dram[6]:      1476      1486      1461      1459      1434      1437      1430      1439      1459      1456      1439      1439      1384      1384      1481      1481 
dram[7]:      1487      1485      1461      1458      1431      1436      1434      1434      1457      1457      1435      1440      1385      1384      1480      1478 
dram[8]:      1486      1487      1461      1460      1433      1439      1432      1433      1451      1457      1432      1433      1394      1392      1480      1480 
dram[9]:      1489      1484      1461      1461      1437      1439      1437      1431      1462      1462      1436      1437      1392      1394      1480      1478 
dram[10]:      1481      1488      1461      1459      1435      1436      1436      1436      1459      1460      1438      1439      1393      1392      1481      1480 
total reads: 254722
bank skew: 1489/1384 = 1.08
chip skew: 23180/23142 = 1.00
average mf latency per bank:
dram[0]:       1246      1254       699       711      1646      1654      1385      1404       774       792      1258      1260      1166      1173       773       782
dram[1]:       1273      1281       703       712      1652      1638      1395      1399       780       769      1291      1292      1159      1162       778       785
dram[2]:       1271      1281       698       705      1600      1606      1483      1488       766       769      1267      1274      1287      1295       778       780
dram[3]:       1271      1276       698       718      1586      1588      1486      1438       778       781      1272      1279      1282      1288       778       782
dram[4]:       1276      1277       711       708      1715      1711      1441      1446       781       776      1280      1269      1240      1102       802       794
dram[5]:       1271      1274       701       708      1711      1713      1437      1441       776       780      1182      1182      1097      1099       791       804
dram[6]:       1268      1274       701       707      1722      1719      1441      1441       773       776      1174      1181      1090      1095       795       792
dram[7]:       1299      1302       702       704      1727      1723      1553      1553       777       772      1186      1166      1093      1105       798       790
dram[8]:       1282      1192       734       737      1714      1714      1520      1528       763       765      1151      1149      1139      1139       754       753
dram[9]:       1197      1203       732       746      1717      1723      1445      1363       791       797      1156      1156      1146      1145       782       784
dram[10]:       1193      1199       734       693      1654      1658      1352      1356       787       787      1264      1267      1138      1144       777       783
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242686 n_act=4050 n_pre=4034 n_req=43876 n_rd=82784 n_write=51378 bw_util=0.1125
n_activity=341518 dram_eff=0.7857
bk0: 5360a 2295551i bk1: 5356a 2293612i bk2: 5216a 2298036i bk3: 5216a 2296138i bk4: 5120a 2298886i bk5: 5120a 2297509i bk6: 5120a 2299911i bk7: 5120a 2298296i bk8: 5120a 2299574i bk9: 5120a 2297701i bk10: 5096a 2296814i bk11: 5096a 2295441i bk12: 5048a 2299841i bk13: 5044a 2297989i bk14: 5316a 2295247i bk15: 5316a 2294506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242920 n_act=3995 n_pre=3979 n_req=43848 n_rd=82752 n_write=51286 bw_util=0.1124
n_activity=341054 dram_eff=0.786
bk0: 5352a 2296042i bk1: 5356a 2292770i bk2: 5220a 2297518i bk3: 5216a 2295868i bk4: 5120a 2298599i bk5: 5120a 2296133i bk6: 5120a 2299837i bk7: 5120a 2296900i bk8: 5120a 2301508i bk9: 5124a 2298963i bk10: 5088a 2296775i bk11: 5084a 2295238i bk12: 5040a 2300571i bk13: 5040a 2298734i bk14: 5316a 2295756i bk15: 5316a 2292643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242764 n_act=4047 n_pre=4031 n_req=43838 n_rd=82756 n_write=51334 bw_util=0.1124
n_activity=341533 dram_eff=0.7852
bk0: 5356a 2294483i bk1: 5356a 2292559i bk2: 5220a 2298459i bk3: 5216a 2296076i bk4: 5120a 2299865i bk5: 5120a 2297216i bk6: 5120a 2301040i bk7: 5120a 2297977i bk8: 5120a 2299312i bk9: 5120a 2298070i bk10: 5088a 2297710i bk11: 5084a 2296510i bk12: 5044a 2302115i bk13: 5040a 2298725i bk14: 5316a 2296557i bk15: 5316a 2294728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242836 n_act=4042 n_pre=4026 n_req=43825 n_rd=82732 n_write=51296 bw_util=0.1124
n_activity=341909 dram_eff=0.784
bk0: 5360a 2295947i bk1: 5356a 2294351i bk2: 5208a 2298045i bk3: 5204a 2295793i bk4: 5120a 2298796i bk5: 5120a 2296986i bk6: 5120a 2299656i bk7: 5120a 2298611i bk8: 5120a 2299945i bk9: 5120a 2298058i bk10: 5084a 2296734i bk11: 5084a 2295289i bk12: 5040a 2301170i bk13: 5040a 2298740i bk14: 5316a 2295234i bk15: 5320a 2293870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242898 n_act=3997 n_pre=3981 n_req=43837 n_rd=82752 n_write=51304 bw_util=0.1124
n_activity=341614 dram_eff=0.7848
bk0: 5356a 2295026i bk1: 5356a 2293981i bk2: 5204a 2297838i bk3: 5204a 2295719i bk4: 5120a 2300180i bk5: 5120a 2297132i bk6: 5120a 2298776i bk7: 5120a 2297058i bk8: 5120a 2300570i bk9: 5120a 2298291i bk10: 5084a 2297505i bk11: 5084a 2296671i bk12: 5040a 2300633i bk13: 5040a 2298306i bk14: 5332a 2296296i bk15: 5332a 2294116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242670 n_act=4088 n_pre=4072 n_req=43845 n_rd=82776 n_write=51326 bw_util=0.1125
n_activity=342294 dram_eff=0.7835
bk0: 5356a 2294620i bk1: 5356a 2293666i bk2: 5208a 2297042i bk3: 5208a 2295586i bk4: 5124a 2298461i bk5: 5120a 2295566i bk6: 5120a 2298704i bk7: 5120a 2297431i bk8: 5120a 2300781i bk9: 5120a 2297760i bk10: 5088a 2296766i bk11: 5084a 2295528i bk12: 5040a 2300604i bk13: 5040a 2297851i bk14: 5336a 2294625i bk15: 5336a 2294171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242683 n_act=4070 n_pre=4054 n_req=43838 n_rd=82772 n_write=51353 bw_util=0.1125
n_activity=341793 dram_eff=0.7848
bk0: 5352a 2294830i bk1: 5356a 2292413i bk2: 5204a 2296394i bk3: 5204a 2294719i bk4: 5124a 2299388i bk5: 5120a 2296605i bk6: 5120a 2300105i bk7: 5124a 2298198i bk8: 5120a 2298469i bk9: 5120a 2295366i bk10: 5088a 2297068i bk11: 5084a 2294536i bk12: 5040a 2300428i bk13: 5040a 2297772i bk14: 5340a 2294933i bk15: 5336a 2294101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92743
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242748 n_act=4052 n_pre=4036 n_req=43835 n_rd=82772 n_write=51324 bw_util=0.1125
n_activity=341341 dram_eff=0.7857
bk0: 5356a 2295775i bk1: 5356a 2293354i bk2: 5208a 2298045i bk3: 5212a 2295411i bk4: 5120a 2299508i bk5: 5120a 2296852i bk6: 5120a 2298329i bk7: 5124a 2298401i bk8: 5120a 2299638i bk9: 5120a 2297422i bk10: 5084a 2296952i bk11: 5084a 2294894i bk12: 5044a 2300341i bk13: 5040a 2298223i bk14: 5332a 2296096i bk15: 5332a 2293843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92802
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242678 n_act=4059 n_pre=4043 n_req=43844 n_rd=82776 n_write=51376 bw_util=0.1125
n_activity=340645 dram_eff=0.7876
bk0: 5356a 2294518i bk1: 5352a 2293305i bk2: 5204a 2298513i bk3: 5208a 2295632i bk4: 5120a 2298546i bk5: 5120a 2296276i bk6: 5120a 2299887i bk7: 5120a 2297867i bk8: 5120a 2300257i bk9: 5120a 2297887i bk10: 5084a 2296289i bk11: 5084a 2294440i bk12: 5056a 2299641i bk13: 5056a 2298992i bk14: 5328a 2295689i bk15: 5328a 2293254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242748 n_act=4035 n_pre=4019 n_req=43874 n_rd=82776 n_write=51354 bw_util=0.1125
n_activity=341261 dram_eff=0.7861
bk0: 5352a 2294443i bk1: 5352a 2292650i bk2: 5204a 2296323i bk3: 5204a 2294656i bk4: 5120a 2299633i bk5: 5120a 2297747i bk6: 5120a 2299514i bk7: 5120a 2297385i bk8: 5120a 2299842i bk9: 5120a 2298143i bk10: 5084a 2296264i bk11: 5084a 2294787i bk12: 5056a 2299663i bk13: 5064a 2297745i bk14: 5328a 2295780i bk15: 5328a 2293065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92609
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2384932 n_nop=2242714 n_act=4059 n_pre=4043 n_req=43870 n_rd=82784 n_write=51332 bw_util=0.1125
n_activity=340932 dram_eff=0.7868
bk0: 5356a 2295184i bk1: 5352a 2294021i bk2: 5204a 2298957i bk3: 5204a 2296333i bk4: 5124a 2300870i bk5: 5120a 2298635i bk6: 5124a 2297389i bk7: 5120a 2296282i bk8: 5120a 2298687i bk9: 5120a 2296836i bk10: 5084a 2296532i bk11: 5084a 2294293i bk12: 5056a 2299628i bk13: 5056a 2297708i bk14: 5332a 2297014i bk15: 5328a 2293846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91589

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35804, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18672, Reservation_fails = 136
L2_cache_bank[1]: Access = 35774, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 214
L2_cache_bank[2]: Access = 35744, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18609, Reservation_fails = 190
L2_cache_bank[3]: Access = 35745, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 196
L2_cache_bank[4]: Access = 35745, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18622, Reservation_fails = 164
L2_cache_bank[5]: Access = 35738, Miss = 10343, Miss_rate = 0.289, Pending_hits = 18609, Reservation_fails = 181
L2_cache_bank[6]: Access = 35732, Miss = 10342, Miss_rate = 0.289, Pending_hits = 18628, Reservation_fails = 190
L2_cache_bank[7]: Access = 35734, Miss = 10341, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 156
L2_cache_bank[8]: Access = 35767, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18636, Reservation_fails = 211
L2_cache_bank[9]: Access = 35762, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 134
L2_cache_bank[10]: Access = 35771, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18643, Reservation_fails = 176
L2_cache_bank[11]: Access = 35768, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18654, Reservation_fails = 173
L2_cache_bank[12]: Access = 35744, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18579, Reservation_fails = 189
L2_cache_bank[13]: Access = 35771, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18636, Reservation_fails = 194
L2_cache_bank[14]: Access = 35766, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18646, Reservation_fails = 227
L2_cache_bank[15]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18645, Reservation_fails = 166
L2_cache_bank[16]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18620, Reservation_fails = 153
L2_cache_bank[17]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18611, Reservation_fails = 136
L2_cache_bank[18]: Access = 35773, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18643, Reservation_fails = 144
L2_cache_bank[19]: Access = 35777, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18631, Reservation_fails = 150
L2_cache_bank[20]: Access = 35779, Miss = 10350, Miss_rate = 0.289, Pending_hits = 18624, Reservation_fails = 160
L2_cache_bank[21]: Access = 35770, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18668, Reservation_fails = 137
L2_total_cache_accesses = 786768
L2_total_cache_misses = 227608
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 409958
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 288646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 153864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327702
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1508612
icnt_total_pkts_simt_to_mem=1376628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.80962
	minimum = 6
	maximum = 42
Network latency average = 8.72005
	minimum = 6
	maximum = 34
Slowest packet = 1442501
Flit latency average = 8.82251
	minimum = 6
	maximum = 34
Slowest flit = 2688597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0426026
	minimum = 0.0378995 (at node 4)
	maximum = 0.0485191 (at node 47)
Accepted packet rate average = 0.0426026
	minimum = 0.0378995 (at node 4)
	maximum = 0.0485191 (at node 47)
Injected flit rate average = 0.0639095
	minimum = 0.0378995 (at node 4)
	maximum = 0.0970382 (at node 47)
Accepted flit rate average= 0.0639095
	minimum = 0.0483242 (at node 33)
	maximum = 0.0765134 (at node 25)
Injected packet length average = 1.50013
Accepted packet length average = 1.50013
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6425 (6 samples)
	minimum = 6 (6 samples)
	maximum = 190.167 (6 samples)
Network latency average = 11.0023 (6 samples)
	minimum = 6 (6 samples)
	maximum = 181.167 (6 samples)
Flit latency average = 11.3824 (6 samples)
	minimum = 6 (6 samples)
	maximum = 180.167 (6 samples)
Fragmentation average = 0.0875876 (6 samples)
	minimum = 0 (6 samples)
	maximum = 101.833 (6 samples)
Injected packet rate average = 0.0540102 (6 samples)
	minimum = 0.048071 (6 samples)
	maximum = 0.0615348 (6 samples)
Accepted packet rate average = 0.0540102 (6 samples)
	minimum = 0.048071 (6 samples)
	maximum = 0.0615348 (6 samples)
Injected flit rate average = 0.0969597 (6 samples)
	minimum = 0.0668817 (6 samples)
	maximum = 0.135472 (6 samples)
Accepted flit rate average = 0.0969597 (6 samples)
	minimum = 0.0849897 (6 samples)
	maximum = 0.107007 (6 samples)
Injected packet size average = 1.79521 (6 samples)
Accepted packet size average = 1.79521 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 54 sec (1614 sec)
gpgpu_simulation_rate = 84458 (inst/sec)
gpgpu_simulation_rate = 1696 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 7: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41986
gpu_sim_insn = 23068712
gpu_ipc =     549.4382
gpu_tot_sim_cycle = 3002996
gpu_tot_sim_insn = 159383980
gpu_tot_ipc =      53.0750
gpu_tot_issued_cta = 458752
max_total_param_size = 0
gpu_stall_dramfull = 343402
gpu_stall_icnt2sh    = 43884
partiton_reqs_in_parallel = 923638
partiton_reqs_in_parallel_total    = 27913430
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =       9.6028
partiton_reqs_in_parallel_util = 923638
partiton_reqs_in_parallel_util_total    = 27913430
gpu_sim_cycle_parition_util = 41986
gpu_tot_sim_cycle_parition_util    = 1283680
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.7529
partiton_replys_in_parallel = 196624
partiton_replys_in_parallel_total    = 786768
L2_BW  =     443.8815 GB/Sec
L2_BW_total  =      31.0389 GB/Sec
gpu_total_sim_rate=87238

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5701876
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2686976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2685184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5695599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2686976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5701876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13689, 13392, 13446, 13304, 13565, 13311, 13588, 13361, 13494, 13328, 13543, 13332, 13471, 13223, 13407, 13062, 13502, 13129, 13317, 13137, 13434, 13162, 13398, 13015, 13255, 13156, 13305, 12993, 13307, 12936, 13330, 12902, 
gpgpu_n_tot_thrd_icount = 335560064
gpgpu_n_tot_w_icount = 10486252
gpgpu_n_stall_shd_mem = 435074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589908
gpgpu_n_mem_write_global = 393254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9437268
gpgpu_n_store_insn = 6291491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42991616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:813662	W0_Idle:59356399	W0_Scoreboard:5045295	W1:492	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:10485751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719152 {8:589894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26215920 {40:65574,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36178672 {40:196678,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146032 {8:393254,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 602 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3002995 
mrq_lat_table:138566 	8077 	12490 	24871 	46942 	72884 	106262 	88617 	69677 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	519878 	313354 	131893 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	736405 	77539 	11430 	4958 	87582 	42242 	16137 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	401876 	177663 	10370 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131102 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	402 	38 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.515528 10.916129  8.951220  9.440000  9.408163  9.895705 10.882154 11.290210  9.229462  9.622418  8.855978  9.308572 10.230769 10.559603  8.732468  9.037635 
dram[1]: 10.652997 10.858974  9.155125  9.892216  9.708709 10.068536 10.570492 11.096220  9.128852  9.507289  8.972376  9.192635 10.806780 11.225352  8.652956  8.920424 
dram[2]: 10.877813 10.689874  9.082417  9.413105  9.610119  9.920000 10.802675 10.656766  9.320000  9.284901  9.016666  9.250712 10.254020 10.880546  8.607693  8.965333 
dram[3]: 10.647799 10.977273  8.839142  9.331445  9.578635 10.021739 10.653465 11.058219  9.206215  9.639053  9.342939  9.578171 10.418301 10.770270  8.620513  8.692507 
dram[4]: 10.705696 11.332214  9.043956  9.281691  9.758308 10.096875 10.283440 10.842282  9.137255  9.343840  9.367052  9.747747 10.556292 11.031142  8.685567  9.008021 
dram[5]: 10.339450 11.158416  8.528498  9.175488  9.556213  9.929231 10.349359 10.915541  9.386168  9.482558  9.195467  9.519062 10.221154 10.418301  8.553300  8.868421 
dram[6]: 10.643533 10.990260  8.857527  9.328612  9.575667  9.725904 10.885135 11.106529  9.264205  9.203390  9.175141  9.357348 10.418301 10.734007  8.643590  8.915344 
dram[7]: 10.681388 11.058824  8.812834  9.203911  9.678679 10.119123 10.646865 11.051370  9.232295  9.585294  9.084034  8.994460 10.528052 11.069445  8.594388  8.765625 
dram[8]: 10.884244 11.062092  9.229692  9.468390  9.655688 10.289809 10.366559 11.197917  9.086592  9.501458  9.204545  9.418605 10.037618 10.223642  8.613811  8.770833 
dram[9]: 10.718354 11.088525  8.558441  9.281691  9.904908 10.289809 11.023890 11.348592  8.875000  9.249291  9.268572  9.411594  9.937888 10.104101  9.005347  9.024129 
dram[10]: 10.400000 11.556314  9.178273  9.517341  9.661676 10.119123 10.416129 11.169550  8.745308  8.988980  9.327586  9.692537 10.223642 10.738256  8.638461  8.933687 
average row locality = 576421/59113 = 9.751171
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1724      1723      1680      1680      1648      1648      1648      1648      1648      1648      1642      1642      1630      1629      1708      1708 
dram[1]:      1722      1723      1681      1680      1649      1648      1648      1648      1648      1649      1640      1639      1628      1628      1709      1708 
dram[2]:      1723      1723      1681      1680      1648      1648      1648      1649      1648      1648      1640      1639      1629      1628      1708      1708 
dram[3]:      1724      1723      1677      1676      1648      1648      1648      1648      1648      1648      1639      1639      1628      1628      1708      1710 
dram[4]:      1723      1723      1676      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1713      1713 
dram[5]:      1723      1723      1677      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1714      1714 
dram[6]:      1722      1723      1676      1676      1649      1648      1648      1649      1648      1648      1640      1639      1628      1628      1715      1714 
dram[7]:      1723      1723      1677      1678      1648      1648      1648      1649      1648      1648      1639      1639      1629      1628      1713      1713 
dram[8]:      1723      1722      1676      1677      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1712      1712 
dram[9]:      1722      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1640      1632      1634      1712      1712 
dram[10]:      1723      1722      1676      1676      1648      1648      1649      1648      1648      1648      1639      1639      1632      1632      1713      1712 
total reads: 293147
bank skew: 1724/1628 = 1.06
chip skew: 26654/26640 = 1.00
number of total write accesses:
dram[0]:      1662      1661      1623      1624      1579      1578      1584      1581      1610      1614      1617      1616      1562      1560      1654      1654 
dram[1]:      1655      1665      1624      1624      1584      1584      1576      1581      1611      1612      1608      1606      1560      1560      1657      1655 
dram[2]:      1660      1655      1625      1624      1581      1576      1582      1580      1614      1611      1606      1608      1560      1560      1649      1654 
dram[3]:      1662      1658      1620      1618      1580      1579      1580      1581      1611      1610      1603      1608      1560      1560      1654      1654 
dram[4]:      1660      1654      1616      1619      1582      1583      1581      1583      1614      1613      1601      1607      1560      1560      1657      1656 
dram[5]:      1658      1658      1615      1618      1582      1579      1581      1583      1609      1614      1606      1607      1561      1560      1656      1656 
dram[6]:      1652      1662      1619      1617      1578      1581      1574      1583      1613      1610      1608      1608      1560      1560      1656      1656 
dram[7]:      1663      1661      1619      1617      1575      1580      1578      1578      1611      1611      1604      1608      1561      1560      1656      1653 
dram[8]:      1662      1663      1619      1618      1577      1583      1576      1577      1605      1611      1601      1601      1570      1568      1656      1656 
dram[9]:      1665      1660      1619      1619      1581      1583      1582      1575      1618      1617      1605      1607      1568      1569      1656      1654 
dram[10]:      1657      1664      1619      1617      1579      1580      1580      1580      1614      1615      1607      1608      1568      1568      1656      1656 
total reads: 283274
bank skew: 1665/1560 = 1.07
chip skew: 25779/25735 = 1.00
average mf latency per bank:
dram[0]:       1121      1130       666       679      1465      1473      1246      1263       730       745      1133      1137      1051      1059       726       736
dram[1]:       1145      1152       672       679      1468      1458      1254      1259       735       726      1161      1162      1044      1049       732       740
dram[2]:       1142      1151       666       673      1426      1433      1328      1332       724       728      1141      1148      1151      1159       731       735
dram[3]:       1143      1147       665       685      1414      1418      1330      1292       733       736      1145      1152      1146      1152       732       737
dram[4]:       1147      1148       677       676      1522      1522      1292      1296       736       734      1151      1144      1110       998       752       747
dram[5]:       1143      1145       667       677      1519      1521      1288      1293       731       735      1069      1070       993       996       744       754
dram[6]:       1140      1145       669       675      1528      1529      1291      1292       728       733      1063      1068       986       993       745       744
dram[7]:       1165      1170       669       672      1532      1532      1387      1387       731       728      1072      1058       988      1000       749       741
dram[8]:       1151      1076       697       701      1521      1524      1358      1366       720       723      1043      1043      1027      1030       713       713
dram[9]:       1080      1085       694       707      1524      1531      1296      1228       744       751      1048      1049      1033      1036       734       739
dram[10]:       1077      1083       697       664      1471      1476      1217      1222       741       742      1137      1141      1027      1034       729       738
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283748 n_act=5385 n_pre=5369 n_req=52433 n_rd=106616 n_write=61774 bw_util=0.1367
n_activity=417234 dram_eff=0.8072
bk0: 6896a 2356298i bk1: 6892a 2354235i bk2: 6720a 2358489i bk3: 6720a 2355981i bk4: 6592a 2359845i bk5: 6592a 2358040i bk6: 6592a 2362578i bk7: 6592a 2360386i bk8: 6592a 2361656i bk9: 6592a 2359232i bk10: 6568a 2356303i bk11: 6568a 2355109i bk12: 6520a 2359708i bk13: 6516a 2356886i bk14: 6832a 2355976i bk15: 6832a 2354590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283960 n_act=5334 n_pre=5318 n_req=52410 n_rd=106592 n_write=61688 bw_util=0.1367
n_activity=416718 dram_eff=0.8076
bk0: 6888a 2357003i bk1: 6892a 2352297i bk2: 6724a 2356371i bk3: 6720a 2355809i bk4: 6596a 2360956i bk5: 6592a 2357256i bk6: 6592a 2361111i bk7: 6592a 2358280i bk8: 6592a 2364030i bk9: 6596a 2361408i bk10: 6560a 2356981i bk11: 6556a 2355468i bk12: 6512a 2360741i bk13: 6512a 2358140i bk14: 6836a 2355346i bk15: 6832a 2351988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283829 n_act=5386 n_pre=5370 n_req=52393 n_rd=106592 n_write=61715 bw_util=0.1367
n_activity=417208 dram_eff=0.8068
bk0: 6892a 2355273i bk1: 6892a 2352458i bk2: 6724a 2358260i bk3: 6720a 2356647i bk4: 6592a 2361668i bk5: 6592a 2358124i bk6: 6592a 2363409i bk7: 6596a 2359676i bk8: 6592a 2361538i bk9: 6592a 2359490i bk10: 6560a 2357060i bk11: 6556a 2355777i bk12: 6516a 2361625i bk13: 6512a 2357807i bk14: 6832a 2356619i bk15: 6832a 2354070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283945 n_act=5363 n_pre=5347 n_req=52378 n_rd=106560 n_write=61677 bw_util=0.1366
n_activity=417597 dram_eff=0.8057
bk0: 6896a 2356449i bk1: 6892a 2354913i bk2: 6708a 2358499i bk3: 6704a 2355642i bk4: 6592a 2360747i bk5: 6592a 2358171i bk6: 6592a 2362238i bk7: 6592a 2360398i bk8: 6592a 2362443i bk9: 6592a 2360139i bk10: 6556a 2356901i bk11: 6556a 2355027i bk12: 6512a 2361956i bk13: 6512a 2358781i bk14: 6832a 2355566i bk15: 6840a 2352809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283963 n_act=5334 n_pre=5318 n_req=52393 n_rd=106588 n_write=61689 bw_util=0.1366
n_activity=417342 dram_eff=0.8064
bk0: 6892a 2354840i bk1: 6892a 2354293i bk2: 6704a 2358303i bk3: 6704a 2355072i bk4: 6592a 2361705i bk5: 6592a 2357401i bk6: 6592a 2361251i bk7: 6592a 2359102i bk8: 6592a 2363509i bk9: 6592a 2359881i bk10: 6560a 2357019i bk11: 6556a 2355902i bk12: 6512a 2361169i bk13: 6512a 2357570i bk14: 6852a 2356469i bk15: 6852a 2353971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283768 n_act=5423 n_pre=5407 n_req=52393 n_rd=106600 n_write=61694 bw_util=0.1367
n_activity=418107 dram_eff=0.805
bk0: 6892a 2355159i bk1: 6892a 2354045i bk2: 6708a 2357825i bk3: 6704a 2355594i bk4: 6592a 2360312i bk5: 6592a 2356442i bk6: 6592a 2361735i bk7: 6592a 2358998i bk8: 6592a 2363678i bk9: 6592a 2359843i bk10: 6560a 2357781i bk11: 6556a 2356368i bk12: 6512a 2360985i bk13: 6512a 2357736i bk14: 6856a 2355304i bk15: 6856a 2354549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283815 n_act=5384 n_pre=5368 n_req=52388 n_rd=106604 n_write=61721 bw_util=0.1367
n_activity=417475 dram_eff=0.8064
bk0: 6888a 2355206i bk1: 6892a 2352754i bk2: 6704a 2357152i bk3: 6704a 2354804i bk4: 6596a 2361110i bk5: 6592a 2356776i bk6: 6592a 2363224i bk7: 6596a 2360284i bk8: 6592a 2361119i bk9: 6592a 2357033i bk10: 6560a 2357301i bk11: 6556a 2355021i bk12: 6512a 2361516i bk13: 6512a 2357385i bk14: 6860a 2356449i bk15: 6856a 2354037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10743
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283848 n_act=5380 n_pre=5364 n_req=52386 n_rd=106604 n_write=61696 bw_util=0.1367
n_activity=417034 dram_eff=0.8071
bk0: 6892a 2356231i bk1: 6892a 2353660i bk2: 6708a 2357242i bk3: 6712a 2354862i bk4: 6592a 2361177i bk5: 6592a 2357235i bk6: 6592a 2361466i bk7: 6596a 2360593i bk8: 6592a 2362583i bk9: 6592a 2359622i bk10: 6556a 2357278i bk11: 6556a 2355330i bk12: 6516a 2361064i bk13: 6512a 2358287i bk14: 6852a 2356311i bk15: 6852a 2353166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283806 n_act=5373 n_pre=5357 n_req=52395 n_rd=106608 n_write=61748 bw_util=0.1367
n_activity=416446 dram_eff=0.8085
bk0: 6892a 2355961i bk1: 6888a 2354182i bk2: 6704a 2358930i bk3: 6708a 2355857i bk4: 6592a 2360177i bk5: 6592a 2356931i bk6: 6592a 2362213i bk7: 6592a 2359638i bk8: 6592a 2363193i bk9: 6592a 2360531i bk10: 6556a 2356374i bk11: 6556a 2354215i bk12: 6528a 2360553i bk13: 6528a 2359089i bk14: 6848a 2355820i bk15: 6848a 2352641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283793 n_act=5380 n_pre=5364 n_req=52431 n_rd=106612 n_write=61743 bw_util=0.1367
n_activity=416971 dram_eff=0.8075
bk0: 6888a 2355609i bk1: 6888a 2353198i bk2: 6704a 2357639i bk3: 6704a 2354672i bk4: 6592a 2361124i bk5: 6592a 2357673i bk6: 6592a 2361983i bk7: 6592a 2359227i bk8: 6592a 2362034i bk9: 6592a 2360068i bk10: 6556a 2356039i bk11: 6560a 2354112i bk12: 6528a 2359902i bk13: 6536a 2356499i bk14: 6848a 2356290i bk15: 6848a 2352522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11374
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2462892 n_nop=2283844 n_act=5372 n_pre=5356 n_req=52421 n_rd=106612 n_write=61708 bw_util=0.1367
n_activity=416529 dram_eff=0.8082
bk0: 6892a 2356204i bk1: 6888a 2354586i bk2: 6704a 2358991i bk3: 6704a 2355806i bk4: 6592a 2363131i bk5: 6592a 2359628i bk6: 6596a 2360061i bk7: 6592a 2358898i bk8: 6592a 2360939i bk9: 6592a 2359561i bk10: 6556a 2357207i bk11: 6556a 2354513i bk12: 6528a 2359928i bk13: 6528a 2357360i bk14: 6852a 2357066i bk15: 6848a 2353264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44743, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21651, Reservation_fails = 136
L2_cache_bank[1]: Access = 44715, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 214
L2_cache_bank[2]: Access = 44684, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21588, Reservation_fails = 190
L2_cache_bank[3]: Access = 44684, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 196
L2_cache_bank[4]: Access = 44683, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21600, Reservation_fails = 164
L2_cache_bank[5]: Access = 44677, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21588, Reservation_fails = 181
L2_cache_bank[6]: Access = 44666, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21605, Reservation_fails = 190
L2_cache_bank[7]: Access = 44669, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 156
L2_cache_bank[8]: Access = 44705, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21615, Reservation_fails = 211
L2_cache_bank[9]: Access = 44699, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21626, Reservation_fails = 134
L2_cache_bank[10]: Access = 44707, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21621, Reservation_fails = 176
L2_cache_bank[11]: Access = 44704, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21632, Reservation_fails = 173
L2_cache_bank[12]: Access = 44680, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21558, Reservation_fails = 189
L2_cache_bank[13]: Access = 44707, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21615, Reservation_fails = 194
L2_cache_bank[14]: Access = 44702, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 227
L2_cache_bank[15]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21624, Reservation_fails = 166
L2_cache_bank[16]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21598, Reservation_fails = 153
L2_cache_bank[17]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21590, Reservation_fails = 136
L2_cache_bank[18]: Access = 44713, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21622, Reservation_fails = 144
L2_cache_bank[19]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21610, Reservation_fails = 150
L2_cache_bank[20]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21601, Reservation_fails = 160
L2_cache_bank[21]: Access = 44708, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21647, Reservation_fails = 137
L2_total_cache_accesses = 983392
L2_total_cache_misses = 293147
L2_total_cache_miss_rate = 0.2981
L2_total_cache_pending_hits = 475487
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 354175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 589908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=1967380
icnt_total_pkts_simt_to_mem=1704340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8091
	minimum = 6
	maximum = 64
Network latency average = 10.0308
	minimum = 6
	maximum = 60
Slowest packet = 1577918
Flit latency average = 9.16965
	minimum = 6
	maximum = 58
Slowest flit = 3242332
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936639
	minimum = 0.0832083 (at node 26)
	maximum = 0.106479 (at node 29)
Accepted packet rate average = 0.0936639
	minimum = 0.0832083 (at node 26)
	maximum = 0.106479 (at node 29)
Injected flit rate average = 0.187324
	minimum = 0.13868 (at node 26)
	maximum = 0.248386 (at node 29)
Accepted flit rate average= 0.187324
	minimum = 0.177325 (at node 34)
	maximum = 0.19582 (at node 13)
Injected packet length average = 1.99996
Accepted packet length average = 1.99996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3806 (7 samples)
	minimum = 6 (7 samples)
	maximum = 172.143 (7 samples)
Network latency average = 10.8635 (7 samples)
	minimum = 6 (7 samples)
	maximum = 163.857 (7 samples)
Flit latency average = 11.0663 (7 samples)
	minimum = 6 (7 samples)
	maximum = 162.714 (7 samples)
Fragmentation average = 0.0750751 (7 samples)
	minimum = 0 (7 samples)
	maximum = 87.2857 (7 samples)
Injected packet rate average = 0.059675 (7 samples)
	minimum = 0.0530906 (7 samples)
	maximum = 0.0679553 (7 samples)
Accepted packet rate average = 0.059675 (7 samples)
	minimum = 0.0530906 (7 samples)
	maximum = 0.0679553 (7 samples)
Injected flit rate average = 0.109869 (7 samples)
	minimum = 0.0771387 (7 samples)
	maximum = 0.151603 (7 samples)
Accepted flit rate average = 0.109869 (7 samples)
	minimum = 0.0981804 (7 samples)
	maximum = 0.119695 (7 samples)
Injected packet size average = 1.84112 (7 samples)
Accepted packet size average = 1.84112 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 27 sec (1827 sec)
gpgpu_simulation_rate = 87238 (inst/sec)
gpgpu_simulation_rate = 1643 (cycle/sec)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 34957
gpu_sim_insn = 20971928
gpu_ipc =     599.9350
gpu_tot_sim_cycle = 3260103
gpu_tot_sim_insn = 180355908
gpu_tot_ipc =      55.3221
gpu_tot_issued_cta = 524288
max_total_param_size = 0
gpu_stall_dramfull = 343402
gpu_stall_icnt2sh    = 44169
partiton_reqs_in_parallel = 769054
partiton_reqs_in_parallel_total    = 28837068
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0813
partiton_reqs_in_parallel_util = 769054
partiton_reqs_in_parallel_util_total    = 28837068
gpu_sim_cycle_parition_util = 34957
gpu_tot_sim_cycle_parition_util    = 1325666
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7592
partiton_replys_in_parallel = 65644
partiton_replys_in_parallel_total    = 983392
L2_BW  =     177.9901 GB/Sec
L2_BW_total  =      30.4996 GB/Sec
gpu_total_sim_rate=94131

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6488532
	L1I_total_cache_misses = 6281
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3211264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3209472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6482251
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6281
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3211264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6488532
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15483, 15140, 15217, 15052, 15313, 15059, 15359, 15109, 15219, 15007, 15268, 15034, 15196, 14902, 15132, 14764, 15227, 14762, 15042, 14793, 15113, 14772, 15031, 14602, 14911, 14743, 14938, 14580, 14940, 14523, 14963, 14466, 
gpgpu_n_tot_thrd_icount = 379614848
gpgpu_n_tot_w_icount = 11862964
gpgpu_n_stall_shd_mem = 435074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655540
gpgpu_n_mem_write_global = 393262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10485940
gpgpu_n_store_insn = 6291499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51380224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:971477	W0_Idle:59423070	W0_Scoreboard:5449885	W1:948	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:11862007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244080 {8:655510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26216240 {40:65582,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1648 {8:206,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38803312 {40:262294,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146096 {8:393262,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28016 {136:206,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 578 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3257112 
mrq_lat_table:148635 	8265 	12597 	25045 	48864 	72903 	106262 	88617 	69677 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	578358 	320486 	131921 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	800419 	79134 	11431 	4958 	87582 	42242 	16168 	490 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	451040 	194000 	10501 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131110 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	468 	41 	139 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.329341 10.708075  8.458647  8.837696  8.611979  9.035520 10.966887 11.371134  8.537085  8.914667  8.184276  8.666667  9.899390 10.201258  8.176611  8.438424 
dram[1]: 10.458966 10.624616  8.592875  9.224044  8.876676  9.149171 10.658065 11.179054  8.389447  8.769029  8.418781  8.563308 10.394231 10.810000  8.094339  8.338200 
dram[2]: 10.606153 10.430303  8.487437  8.840314  8.777188  9.027323 10.888158 10.743506  8.569231  8.561539  8.371212  8.593265  9.920489 10.495146  8.068397  8.376528 
dram[3]: 10.391566 10.698758  8.239609  8.611253  8.751323  9.110193 10.740260 11.107383  8.496183  8.901334  8.826667  9.082191 10.071428 10.394231  8.080189  8.125592 
dram[4]: 10.573620 11.100000  8.370646  8.594388  8.945946  9.222841 10.308412 10.927393  8.460759  8.610825  8.844920  9.233983 10.169279 10.702971  8.103773  8.414216 
dram[5]: 10.108504 10.867508  7.936321  8.524051  8.733509  9.035520 10.438486 10.894737  8.645078  8.680519  8.700788  8.981030  9.836364 10.071428  8.061033  8.242207 
dram[6]: 10.324325 10.711180  8.237164  8.652956  8.728232  8.924528 10.897690 11.114094  8.544757  8.493639  8.680628  8.840000 10.015432 10.361022  8.087059  8.304348 
dram[7]: 10.486322 10.849056  8.177184  8.548223  8.831551  9.188889 10.733767 11.026667  8.561539  8.763780  8.555555  8.521851 10.172414 10.667763  8.058685  8.188544 
dram[8]: 10.615385 10.815047  8.526583  8.796345  8.908356  9.355932 10.455696 11.279863  8.335000  8.740838  8.659686  8.844920  9.667656  9.839879  8.113475  8.176190 
dram[9]: 10.457576 10.802507  7.983412  8.613811  9.115703  9.433048 10.894737 11.350515  8.084541  8.446970  8.715790  8.840000  9.576470  9.702381  8.400978  8.411765 
dram[10]: 10.192307 11.237785  8.483627  8.811519  8.913747  9.292135 10.408805 11.251700  8.092010  8.233990  8.793103  9.082191  9.836858 10.303798  8.065727  8.350365 
average row locality = 588900/63864 = 9.221157
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1772      1771      1728      1728      1696      1697      1696      1696      1696      1697      1689      1688      1669      1668      1756      1756 
dram[1]:      1770      1772      1729      1728      1696      1696      1696      1696      1696      1697      1685      1684      1667      1667      1758      1756 
dram[2]:      1771      1771      1729      1729      1696      1696      1696      1697      1696      1696      1685      1685      1668      1667      1756      1756 
dram[3]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1684      1684      1667      1667      1756      1758 
dram[4]:      1771      1771      1724      1725      1696      1696      1696      1696      1696      1696      1684      1685      1668      1667      1762      1761 
dram[5]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1686      1684      1668      1667      1762      1763 
dram[6]:      1770      1771      1725      1724      1698      1698      1696      1697      1696      1696      1685      1684      1668      1667      1764      1764 
dram[7]:      1771      1772      1725      1726      1696      1696      1696      1698      1696      1696      1684      1684      1668      1667      1761      1761 
dram[8]:      1771      1771      1724      1726      1696      1697      1696      1696      1697      1696      1684      1684      1672      1672      1760      1761 
dram[9]:      1770      1770      1725      1724      1696      1696      1698      1696      1697      1696      1684      1685      1672      1675      1761      1761 
dram[10]:      1772      1770      1724      1724      1696      1696      1698      1696      1696      1696      1685      1684      1672      1672      1762      1760 
total reads: 301380
bank skew: 1772/1667 = 1.06
chip skew: 27406/27385 = 1.00
number of total write accesses:
dram[0]:      1678      1677      1647      1648      1611      1610      1616      1613      1642      1646      1642      1640      1578      1576      1670      1670 
dram[1]:      1671      1681      1648      1648      1615      1616      1608      1613      1643      1644      1632      1630      1576      1576      1674      1671 
dram[2]:      1676      1671      1649      1648      1613      1608      1614      1612      1646      1643      1630      1632      1576      1576      1665      1670 
dram[3]:      1678      1674      1645      1643      1612      1611      1612      1613      1643      1642      1626      1631      1576      1576      1670      1671 
dram[4]:      1676      1670      1641      1644      1614      1615      1613      1615      1646      1645      1624      1630      1576      1576      1674      1672 
dram[5]:      1675      1674      1640      1643      1614      1611      1613      1615      1641      1646      1629      1630      1578      1576      1672      1674 
dram[6]:      1668      1678      1644      1642      1610      1613      1606      1615      1645      1642      1631      1631      1577      1576      1673      1674 
dram[7]:      1679      1678      1644      1642      1607      1612      1610      1610      1643      1643      1627      1631      1577      1576      1672      1670 
dram[8]:      1679      1679      1644      1643      1609      1615      1608      1609      1637      1643      1624      1624      1586      1585      1672      1673 
dram[9]:      1681      1676      1644      1644      1613      1615      1614      1607      1650      1649      1628      1630      1584      1585      1675      1671 
dram[10]:      1673      1680      1644      1642      1611      1612      1612      1612      1646      1647      1630      1631      1584      1584      1674      1672 
total reads: 287520
bank skew: 1681/1576 = 1.07
chip skew: 26166/26121 = 1.00
average mf latency per bank:
dram[0]:       1125      1134       677       691      1456      1464      1242      1259       739       754      1135      1139      1054      1062       738       748
dram[1]:       1149      1156       684       690      1460      1450      1250      1255       744       735      1162      1164      1048      1052       744       752
dram[2]:       1146      1155       677       684      1419      1425      1322      1327       734       737      1142      1150      1153      1161       744       748
dram[3]:       1147      1151       676       696      1407      1411      1325      1287       741       745      1147      1153      1148      1155       744       749
dram[4]:       1151      1152       689       687      1513      1512      1287      1292       745       743      1152      1146      1113      1003       764       760
dram[5]:       1146      1149       679       689      1510      1511      1283      1289       740       744      1072      1074       997      1001       756       765
dram[6]:       1144      1150       681       687      1519      1518      1286      1287       738       742      1066      1072       991       998       756       756
dram[7]:       1169      1172       680       684      1521      1522      1379      1380       740       738      1076      1062       993      1005       761       754
dram[8]:       1154      1081       709       712      1512      1514      1352      1360       729       732      1047      1047      1032      1035       725       725
dram[9]:       1085      1090       705       718      1515      1521      1291      1225       752       759      1051      1053      1038      1040       746       751
dram[10]:       1082      1088       708       676      1462      1468      1214      1219       750       751      1139      1144      1032      1039       741       750
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343273 n_act=5809 n_pre=5793 n_req=53567 n_rd=109612 n_write=63314 bw_util=0.1368
n_activity=438826 dram_eff=0.7881
bk0: 7088a 2420191i bk1: 7084a 2417996i bk2: 6912a 2421890i bk3: 6912a 2419267i bk4: 6784a 2422818i bk5: 6788a 2420953i bk6: 6784a 2426138i bk7: 6784a 2423865i bk8: 6784a 2424725i bk9: 6788a 2422264i bk10: 6756a 2419420i bk11: 6752a 2418375i bk12: 6676a 2423444i bk13: 6672a 2420739i bk14: 7024a 2419464i bk15: 7024a 2417908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0213
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343499 n_act=5761 n_pre=5745 n_req=53539 n_rd=109572 n_write=63224 bw_util=0.1367
n_activity=438360 dram_eff=0.7884
bk0: 7080a 2420798i bk1: 7088a 2416018i bk2: 6916a 2419743i bk3: 6912a 2419148i bk4: 6784a 2423967i bk5: 6784a 2420035i bk6: 6784a 2424520i bk7: 6784a 2421714i bk8: 6784a 2427089i bk9: 6788a 2424312i bk10: 6740a 2420270i bk11: 6736a 2418620i bk12: 6668a 2424523i bk13: 6668a 2421989i bk14: 7032a 2418814i bk15: 7024a 2415393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343348 n_act=5821 n_pre=5805 n_req=53523 n_rd=109576 n_write=63251 bw_util=0.1367
n_activity=438903 dram_eff=0.7875
bk0: 7084a 2419077i bk1: 7084a 2416172i bk2: 6916a 2421540i bk3: 6916a 2419965i bk4: 6784a 2424643i bk5: 6784a 2420971i bk6: 6784a 2426914i bk7: 6788a 2423207i bk8: 6784a 2424483i bk9: 6784a 2422373i bk10: 6740a 2420303i bk11: 6740a 2418936i bk12: 6672a 2425421i bk13: 6668a 2421670i bk14: 7024a 2420090i bk15: 7024a 2417394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343482 n_act=5789 n_pre=5773 n_req=53508 n_rd=109540 n_write=63217 bw_util=0.1367
n_activity=438985 dram_eff=0.7871
bk0: 7088a 2420169i bk1: 7084a 2418654i bk2: 6900a 2421769i bk3: 6896a 2418788i bk4: 6784a 2423620i bk5: 6784a 2420974i bk6: 6784a 2425704i bk7: 6788a 2423750i bk8: 6784a 2425520i bk9: 6784a 2423123i bk10: 6736a 2420330i bk11: 6736a 2418501i bk12: 6668a 2425783i bk13: 6668a 2422632i bk14: 7024a 2419057i bk15: 7032a 2416182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00866
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343506 n_act=5753 n_pre=5737 n_req=53525 n_rd=109576 n_write=63229 bw_util=0.1367
n_activity=438845 dram_eff=0.7875
bk0: 7084a 2418682i bk1: 7084a 2418093i bk2: 6896a 2421492i bk3: 6900a 2418216i bk4: 6784a 2424642i bk5: 6784a 2420241i bk6: 6784a 2424727i bk7: 6784a 2422705i bk8: 6784a 2426607i bk9: 6784a 2422802i bk10: 6736a 2420423i bk11: 6740a 2419283i bk12: 6672a 2425032i bk13: 6668a 2421491i bk14: 7048a 2419894i bk15: 7044a 2417238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343257 n_act=5859 n_pre=5843 n_req=53530 n_rd=109596 n_write=63246 bw_util=0.1368
n_activity=439776 dram_eff=0.786
bk0: 7088a 2418879i bk1: 7084a 2417772i bk2: 6900a 2420997i bk3: 6896a 2418790i bk4: 6784a 2423172i bk5: 6784a 2419277i bk6: 6784a 2425090i bk7: 6788a 2422281i bk8: 6784a 2426670i bk9: 6784a 2422698i bk10: 6744a 2421185i bk11: 6736a 2419708i bk12: 6672a 2424817i bk13: 6668a 2421602i bk14: 7048a 2418799i bk15: 7052a 2417906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343290 n_act=5821 n_pre=5805 n_req=53528 n_rd=109612 n_write=63273 bw_util=0.1368
n_activity=439641 dram_eff=0.7865
bk0: 7080a 2418956i bk1: 7084a 2416494i bk2: 6900a 2420313i bk3: 6896a 2417958i bk4: 6792a 2423971i bk5: 6792a 2419601i bk6: 6784a 2426662i bk7: 6788a 2423724i bk8: 6784a 2424135i bk9: 6784a 2419896i bk10: 6740a 2420667i bk11: 6736a 2418405i bk12: 6672a 2425323i bk13: 6668a 2421248i bk14: 7056a 2419937i bk15: 7056a 2417238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00426
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343369 n_act=5810 n_pre=5794 n_req=53518 n_rd=109588 n_write=63240 bw_util=0.1367
n_activity=438712 dram_eff=0.7879
bk0: 7084a 2420055i bk1: 7088a 2417485i bk2: 6900a 2420460i bk3: 6904a 2418031i bk4: 6784a 2424054i bk5: 6784a 2420095i bk6: 6784a 2424867i bk7: 6792a 2423879i bk8: 6784a 2425657i bk9: 6784a 2422547i bk10: 6736a 2420629i bk11: 6736a 2418636i bk12: 6672a 2424943i bk13: 6668a 2422108i bk14: 7044a 2419732i bk15: 7044a 2416528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00368
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343299 n_act=5805 n_pre=5789 n_req=53533 n_rd=109612 n_write=63296 bw_util=0.1368
n_activity=438096 dram_eff=0.7894
bk0: 7084a 2419738i bk1: 7084a 2417881i bk2: 6896a 2422122i bk3: 6904a 2419025i bk4: 6784a 2423196i bk5: 6788a 2419781i bk6: 6784a 2425640i bk7: 6784a 2423004i bk8: 6788a 2426188i bk9: 6784a 2423416i bk10: 6736a 2419703i bk11: 6736a 2417674i bk12: 6688a 2424316i bk13: 6688a 2422905i bk14: 7040a 2419363i bk15: 7044a 2415966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99559
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343240 n_act=5829 n_pre=5813 n_req=53572 n_rd=109624 n_write=63295 bw_util=0.1368
n_activity=439052 dram_eff=0.7877
bk0: 7080a 2419357i bk1: 7080a 2416870i bk2: 6900a 2420882i bk3: 6896a 2417871i bk4: 6784a 2424084i bk5: 6784a 2420660i bk6: 6792a 2425358i bk7: 6784a 2422544i bk8: 6788a 2424904i bk9: 6784a 2422869i bk10: 6736a 2419351i bk11: 6740a 2417375i bk12: 6688a 2423681i bk13: 6700a 2420276i bk14: 7044a 2419641i bk15: 7044a 2415861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01058
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2527801 n_nop=2343337 n_act=5808 n_pre=5792 n_req=53557 n_rd=109612 n_write=63252 bw_util=0.1368
n_activity=438282 dram_eff=0.7888
bk0: 7088a 2419996i bk1: 7080a 2418345i bk2: 6896a 2422202i bk3: 6896a 2419023i bk4: 6784a 2426150i bk5: 6784a 2422588i bk6: 6792a 2423483i bk7: 6784a 2422251i bk8: 6784a 2423950i bk9: 6784a 2422378i bk10: 6740a 2420607i bk11: 6736a 2417898i bk12: 6688a 2423691i bk13: 6688a 2421139i bk14: 7048a 2420423i bk15: 7040a 2416671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47729, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24237, Reservation_fails = 136
L2_cache_bank[1]: Access = 47705, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24208, Reservation_fails = 214
L2_cache_bank[2]: Access = 47664, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24163, Reservation_fails = 190
L2_cache_bank[3]: Access = 47665, Miss = 13696, Miss_rate = 0.287, Pending_hits = 24204, Reservation_fails = 196
L2_cache_bank[4]: Access = 47659, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24189, Reservation_fails = 164
L2_cache_bank[5]: Access = 47660, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24168, Reservation_fails = 181
L2_cache_bank[6]: Access = 47642, Miss = 13692, Miss_rate = 0.287, Pending_hits = 24183, Reservation_fails = 190
L2_cache_bank[7]: Access = 47648, Miss = 13693, Miss_rate = 0.287, Pending_hits = 24218, Reservation_fails = 156
L2_cache_bank[8]: Access = 47687, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24173, Reservation_fails = 211
L2_cache_bank[9]: Access = 47679, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24209, Reservation_fails = 134
L2_cache_bank[10]: Access = 47689, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24201, Reservation_fails = 176
L2_cache_bank[11]: Access = 47684, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24217, Reservation_fails = 173
L2_cache_bank[12]: Access = 47666, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24149, Reservation_fails = 189
L2_cache_bank[13]: Access = 47691, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24208, Reservation_fails = 194
L2_cache_bank[14]: Access = 47680, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24190, Reservation_fails = 227
L2_cache_bank[15]: Access = 47684, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24201, Reservation_fails = 166
L2_cache_bank[16]: Access = 47690, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24194, Reservation_fails = 153
L2_cache_bank[17]: Access = 47696, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24177, Reservation_fails = 136
L2_cache_bank[18]: Access = 47707, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24214, Reservation_fails = 144
L2_cache_bank[19]: Access = 47708, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24202, Reservation_fails = 150
L2_cache_bank[20]: Access = 47711, Miss = 13705, Miss_rate = 0.287, Pending_hits = 24191, Reservation_fails = 160
L2_cache_bank[21]: Access = 47692, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24232, Reservation_fails = 137
L2_total_cache_accesses = 1049036
L2_total_cache_misses = 301380
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 532328
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 411016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 206
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=2098672
icnt_total_pkts_simt_to_mem=1770008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02998
	minimum = 6
	maximum = 40
Network latency average = 8.88091
	minimum = 6
	maximum = 30
Slowest packet = 1966964
Flit latency average = 8.9789
	minimum = 6
	maximum = 30
Slowest flit = 3865894
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0375581
	minimum = 0.0334134 (at node 10)
	maximum = 0.0428253 (at node 46)
Accepted packet rate average = 0.0375581
	minimum = 0.0334134 (at node 10)
	maximum = 0.0428253 (at node 46)
Injected flit rate average = 0.0563451
	minimum = 0.0334134 (at node 10)
	maximum = 0.0856505 (at node 46)
Accepted flit rate average= 0.0563451
	minimum = 0.0425678 (at node 32)
	maximum = 0.0675993 (at node 7)
Injected packet length average = 1.50021
Accepted packet length average = 1.50021
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9618 (8 samples)
	minimum = 6 (8 samples)
	maximum = 155.625 (8 samples)
Network latency average = 10.6157 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147.125 (8 samples)
Flit latency average = 10.8054 (8 samples)
	minimum = 6 (8 samples)
	maximum = 146.125 (8 samples)
Fragmentation average = 0.0656907 (8 samples)
	minimum = 0 (8 samples)
	maximum = 76.375 (8 samples)
Injected packet rate average = 0.0569104 (8 samples)
	minimum = 0.0506309 (8 samples)
	maximum = 0.0648141 (8 samples)
Accepted packet rate average = 0.0569104 (8 samples)
	minimum = 0.0506309 (8 samples)
	maximum = 0.0648141 (8 samples)
Injected flit rate average = 0.103178 (8 samples)
	minimum = 0.0716731 (8 samples)
	maximum = 0.143359 (8 samples)
Accepted flit rate average = 0.103178 (8 samples)
	minimum = 0.0912289 (8 samples)
	maximum = 0.113183 (8 samples)
Injected packet size average = 1.813 (8 samples)
Accepted packet size average = 1.813 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 56 sec (1916 sec)
gpgpu_simulation_rate = 94131 (inst/sec)
gpgpu_simulation_rate = 1701 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 41938
gpu_sim_insn = 23068752
gpu_ipc =     550.0680
gpu_tot_sim_cycle = 3524191
gpu_tot_sim_insn = 203424660
gpu_tot_ipc =      57.7224
gpu_tot_issued_cta = 589824
max_total_param_size = 0
gpu_stall_dramfull = 343422
gpu_stall_icnt2sh    = 57296
partiton_reqs_in_parallel = 922616
partiton_reqs_in_parallel_total    = 29606122
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       8.6626
partiton_reqs_in_parallel_util = 922616
partiton_reqs_in_parallel_util_total    = 29606122
gpu_sim_cycle_parition_util = 41938
gpu_tot_sim_cycle_parition_util    = 1360623
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.7664
partiton_replys_in_parallel = 196640
partiton_replys_in_parallel_total    = 1049036
L2_BW  =     444.4257 GB/Sec
L2_BW_total  =      33.5028 GB/Sec
gpu_total_sim_rate=95594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7275012
	L1I_total_cache_misses = 6281
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3473408
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3471616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7268731
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6281
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3473408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7275012
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17481, 17138, 17188, 17023, 17311, 17084, 17357, 17080, 17217, 16978, 17266, 16978, 17194, 16873, 17103, 16735, 17198, 16733, 17013, 16737, 17084, 16716, 17029, 16573, 16909, 16714, 16909, 16551, 16911, 16467, 16988, 16410, 
gpgpu_n_tot_thrd_icount = 427852416
gpgpu_n_tot_w_icount = 13370388
gpgpu_n_stall_shd_mem = 435102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786612
gpgpu_n_mem_write_global = 458830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12583092
gpgpu_n_store_insn = 7340107
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55574528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198124
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1022048	W0_Idle:59431597	W0_Scoreboard:6492431	W1:1044	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:13369335	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6292656 {8:786582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936112 {40:65614,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1648 {8:206,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48240496 {40:262294,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670640 {8:458830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28016 {136:206,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 525 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3524190 
mrq_lat_table:176686 	10022 	15570 	30316 	58375 	88785 	129469 	95247 	70497 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	684872 	410078 	132455 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	973674 	101615 	12325 	4963 	87582 	42242 	16168 	490 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	533355 	239668 	13590 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196678 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	539 	54 	139 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.616307 10.045113  8.000000  8.276956  8.308696  8.741419  9.881137  9.981723  8.283262  8.644296  7.808081  8.238806  9.201456  9.541562  7.775391  7.871542 
dram[1]:  9.711165  9.908642  8.135135  8.657080  8.573991  8.793103  9.636364 10.243968  8.077406  8.452954  8.060670  8.158898  9.563131  9.861979  7.581749  7.934263 
dram[2]:  9.845209  9.905941  8.053498  8.394850  8.510022  8.692483  9.875969  9.875969  8.291845  8.321120  7.956612  8.147991  9.127711  9.614213  7.602294  7.914513 
dram[3]:  9.709443 10.012500  7.916836  8.245243  8.507795  8.860789  9.720101 10.135279  8.214893  8.596882  8.255364  8.541020  9.350617  9.685422  7.582857  7.676301 
dram[4]:  9.797066 10.338501  7.938900  8.182390  8.588764  8.851851  9.388206 10.034121  8.171247  8.397826  8.270967  8.636771  9.496241 10.045093  7.645594  8.010040 
dram[5]:  9.470449 10.065327  7.628180  8.227848  8.344978  8.719178  9.552500  9.830335  8.281116  8.363636  8.126582  8.463737  9.130120  9.491228  7.600000  7.792969 
dram[6]:  9.564593  9.850122  7.866935  8.278131  8.395604  8.686363  9.880829 10.143236  8.219149  8.214893  8.180467  8.319654  9.261614  9.636132  7.662188  7.860236 
dram[7]:  9.709443 10.072865  7.819639  8.131250  8.553812  8.946136  9.452971  9.945312  8.250000  8.448578  8.000000  8.058578  9.355556  9.939632  7.432030  7.709865 
dram[8]:  9.778049 10.103274  7.993853  8.391397  8.675000  9.018867  9.660760 10.288409  8.066946  8.432315  7.981328  8.395197  9.052381  9.156627  7.713733  7.821568 
dram[9]:  9.641827  9.942928  7.666012  8.197479  8.804148  9.059241  9.737913 10.283019  7.713148  8.113208  8.120254  8.250535  9.026128  9.083532  7.821568  7.910714 
dram[10]:  9.513064 10.361757  7.947047  8.313433  8.543624  8.925234  9.434567 10.213903  7.936345  8.070981  8.143764  8.522124  9.223301  9.669211  7.556818  7.960080 
average row locality = 683002/78565 = 8.693464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2156      2155      2104      2105      2065      2065      2064      2064      2064      2064      2056      2056      2037      2036      2135      2136 
dram[1]:      2154      2156      2105      2104      2064      2064      2064      2064      2064      2065      2053      2052      2035      2035      2137      2135 
dram[2]:      2155      2155      2105      2104      2064      2064      2064      2065      2064      2064      2053      2053      2036      2035      2135      2135 
dram[3]:      2156      2155      2100      2099      2064      2064      2064      2064      2064      2064      2052      2052      2035      2035      2135      2137 
dram[4]:      2155      2155      2099      2100      2064      2064      2064      2064      2064      2064      2052      2053      2036      2035      2142      2141 
dram[5]:      2156      2155      2100      2099      2064      2064      2064      2065      2064      2064      2054      2052      2035      2035      2142      2142 
dram[6]:      2154      2155      2100      2099      2066      2065      2064      2065      2064      2064      2053      2052      2036      2035      2144      2144 
dram[7]:      2155      2156      2100      2102      2064      2064      2064      2065      2064      2064      2052      2052      2036      2035      2142      2141 
dram[8]:      2155      2155      2099      2101      2064      2065      2064      2064      2065      2064      2053      2052      2040      2040      2140      2141 
dram[9]:      2154      2154      2100      2099      2064      2064      2067      2064      2066      2065      2052      2053      2040      2043      2141      2141 
dram[10]:      2156      2154      2099      2099      2064      2064      2065      2064      2064      2064      2053      2052      2040      2040      2142      2140 
total reads: 366916
bank skew: 2156/2035 = 1.06
chip skew: 33367/33340 = 1.00
number of total write accesses:
dram[0]:      1854      1853      1808      1810      1757      1755      1760      1759      1796      1800      1809      1808      1754      1752      1846      1847 
dram[1]:      1847      1857      1808      1809      1760      1761      1752      1757      1797      1798      1800      1799      1752      1752      1851      1848 
dram[2]:      1852      1847      1809      1808      1757      1752      1758      1757      1800      1797      1798      1801      1752      1753      1841      1846 
dram[3]:      1854      1850      1803      1801      1756      1755      1756      1757      1797      1796      1795      1800      1752      1752      1846      1847 
dram[4]:      1852      1846      1799      1803      1758      1760      1757      1759      1801      1799      1794      1799      1753      1752      1849      1848 
dram[5]:      1850      1851      1798      1801      1758      1755      1757      1759      1795      1800      1798      1799      1754      1752      1848      1848 
dram[6]:      1844      1854      1802      1800      1754      1757      1750      1759      1799      1797      1800      1800      1752      1752      1848      1849 
dram[7]:      1855      1853      1802      1801      1751      1756      1755      1754      1797      1797      1796      1800      1753      1752      1849      1845 
dram[8]:      1854      1856      1802      1801      1753      1759      1752      1753      1791      1798      1794      1793      1762      1760      1848      1848 
dram[9]:      1857      1853      1802      1803      1757      1759      1760      1751      1806      1805      1797      1800      1760      1763      1848      1846 
dram[10]:      1849      1856      1803      1800      1755      1756      1756      1756      1801      1802      1799      1800      1760      1760      1848      1848 
total reads: 316086
bank skew: 1857/1750 = 1.06
chip skew: 28768/28716 = 1.00
average mf latency per bank:
dram[0]:       1038      1048       654       667      1328      1337      1143      1159       707       720      1047      1051       973       981       703       715
dram[1]:       1057      1066       658       665      1331      1325      1151      1155       710       704      1070      1071       967       972       708       717
dram[2]:       1054      1063       653       660      1296      1303      1212      1217       702       706      1053      1060      1057      1066       707       713
dram[3]:       1056      1061       652       671      1285      1290      1214      1183       708       713      1056      1064      1053      1060       708       715
dram[4]:       1059      1062       662       663      1377      1378      1182      1187       712       710      1061      1056      1024       930       725       724
dram[5]:       1055      1059       654       664      1374      1377      1178      1184       707       712       991       994       924       929       720       728
dram[6]:       1052      1060       656       662      1383      1385      1181      1183       706       710       987       994       920       927       720       722
dram[7]:       1074      1080       655       659      1385      1387      1262      1264       707       706       995       984       920       931       722       718
dram[8]:       1063      1001       681       684      1376      1380      1238      1247       698       701       969       970       953       958       692       694
dram[9]:       1003      1008       677       689      1379      1387      1185      1129       717       724       974       976       959       962       710       717
dram[10]:       1002      1004       679       654      1334      1341      1120      1125       716       718      1050      1055       953       961       707       715
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384219 n_act=7150 n_pre=7134 n_req=62130 n_rd=133448 n_write=73721 bw_util=0.159
n_activity=514535 dram_eff=0.8053
bk0: 8624a 2480850i bk1: 8620a 2478186i bk2: 8416a 2481972i bk3: 8420a 2478052i bk4: 8260a 2483076i bk5: 8260a 2481078i bk6: 8256a 2488268i bk7: 8256a 2484533i bk8: 8256a 2487696i bk9: 8256a 2484256i bk10: 8224a 2480291i bk11: 8224a 2478336i bk12: 8148a 2483309i bk13: 8144a 2479528i bk14: 8540a 2479709i bk15: 8544a 2476117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384466 n_act=7093 n_pre=7077 n_req=62099 n_rd=133404 n_write=73632 bw_util=0.1589
n_activity=514265 dram_eff=0.8052
bk0: 8616a 2481738i bk1: 8624a 2476359i bk2: 8420a 2480378i bk3: 8416a 2478962i bk4: 8256a 2485834i bk5: 8256a 2480868i bk6: 8256a 2486602i bk7: 8256a 2483362i bk8: 8256a 2490439i bk9: 8260a 2486697i bk10: 8212a 2480915i bk11: 8208a 2478426i bk12: 8140a 2484891i bk13: 8140a 2481489i bk14: 8548a 2478736i bk15: 8540a 2474720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384343 n_act=7147 n_pre=7131 n_req=62079 n_rd=133404 n_write=73647 bw_util=0.1589
n_activity=514699 dram_eff=0.8046
bk0: 8620a 2480230i bk1: 8620a 2476957i bk2: 8420a 2482481i bk3: 8416a 2480670i bk4: 8256a 2485598i bk5: 8256a 2480493i bk6: 8256a 2489693i bk7: 8260a 2484898i bk8: 8256a 2487128i bk9: 8256a 2484261i bk10: 8212a 2480560i bk11: 8212a 2478743i bk12: 8144a 2485205i bk13: 8140a 2480566i bk14: 8540a 2481387i bk15: 8540a 2477577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384525 n_act=7105 n_pre=7089 n_req=62057 n_rd=133360 n_write=73593 bw_util=0.1588
n_activity=514751 dram_eff=0.8041
bk0: 8624a 2480704i bk1: 8620a 2478830i bk2: 8400a 2482311i bk3: 8396a 2478855i bk4: 8256a 2485132i bk5: 8256a 2481390i bk6: 8256a 2487994i bk7: 8256a 2485293i bk8: 8256a 2488315i bk9: 8256a 2485272i bk10: 8208a 2480612i bk11: 8208a 2478574i bk12: 8140a 2485642i bk13: 8140a 2481576i bk14: 8540a 2479744i bk15: 8548a 2475838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384521 n_act=7069 n_pre=7053 n_req=62081 n_rd=133408 n_write=73621 bw_util=0.1589
n_activity=514588 dram_eff=0.8046
bk0: 8620a 2478867i bk1: 8620a 2477837i bk2: 8396a 2482385i bk3: 8400a 2476870i bk4: 8256a 2486274i bk5: 8256a 2480466i bk6: 8256a 2486885i bk7: 8256a 2484425i bk8: 8256a 2488716i bk9: 8256a 2484731i bk10: 8208a 2480616i bk11: 8212a 2478950i bk12: 8144a 2484495i bk13: 8140a 2479642i bk14: 8568a 2480184i bk15: 8564a 2477134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384256 n_act=7199 n_pre=7183 n_req=62078 n_rd=133420 n_write=73614 bw_util=0.1589
n_activity=515739 dram_eff=0.8029
bk0: 8624a 2479421i bk1: 8620a 2477644i bk2: 8400a 2481374i bk3: 8396a 2479334i bk4: 8256a 2484332i bk5: 8256a 2479526i bk6: 8256a 2488269i bk7: 8260a 2484687i bk8: 8256a 2489929i bk9: 8256a 2484534i bk10: 8216a 2481185i bk11: 8208a 2479557i bk12: 8140a 2484890i bk13: 8140a 2481036i bk14: 8568a 2479150i bk15: 8568a 2477555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384297 n_act=7155 n_pre=7139 n_req=62077 n_rd=133440 n_write=73641 bw_util=0.1589
n_activity=515502 dram_eff=0.8034
bk0: 8616a 2479198i bk1: 8620a 2475935i bk2: 8400a 2481447i bk3: 8396a 2478143i bk4: 8264a 2484945i bk5: 8260a 2479999i bk6: 8256a 2489126i bk7: 8260a 2485579i bk8: 8256a 2486541i bk9: 8256a 2481829i bk10: 8212a 2481230i bk11: 8208a 2477948i bk12: 8144a 2484990i bk13: 8140a 2480423i bk14: 8576a 2481122i bk15: 8576a 2476986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384300 n_act=7175 n_pre=7159 n_req=62072 n_rd=133424 n_write=73614 bw_util=0.1589
n_activity=514564 dram_eff=0.8047
bk0: 8620a 2480777i bk1: 8624a 2477533i bk2: 8400a 2480935i bk3: 8408a 2477958i bk4: 8256a 2485566i bk5: 8256a 2480181i bk6: 8256a 2486232i bk7: 8260a 2484487i bk8: 8256a 2488472i bk9: 8256a 2484593i bk10: 8208a 2480514i bk11: 8208a 2478114i bk12: 8144a 2484053i bk13: 8140a 2481287i bk14: 8568a 2479932i bk15: 8564a 2476536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16826
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384315 n_act=7128 n_pre=7112 n_req=62086 n_rd=133448 n_write=73669 bw_util=0.159
n_activity=513954 dram_eff=0.806
bk0: 8620a 2479746i bk1: 8620a 2477397i bk2: 8396a 2482623i bk3: 8404a 2478738i bk4: 8256a 2484659i bk5: 8260a 2479893i bk6: 8256a 2488732i bk7: 8256a 2484826i bk8: 8260a 2488896i bk9: 8256a 2485247i bk10: 8212a 2479490i bk11: 8208a 2477919i bk12: 8160a 2484565i bk13: 8160a 2481532i bk14: 8560a 2480457i bk15: 8564a 2476278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16753
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384134 n_act=7198 n_pre=7182 n_req=62134 n_rd=133468 n_write=73690 bw_util=0.159
n_activity=514984 dram_eff=0.8045
bk0: 8616a 2478961i bk1: 8616a 2476197i bk2: 8400a 2481109i bk3: 8396a 2478387i bk4: 8256a 2485489i bk5: 8256a 2481183i bk6: 8268a 2487899i bk7: 8256a 2483984i bk8: 8264a 2486126i bk9: 8260a 2484186i bk10: 8208a 2478916i bk11: 8212a 2476872i bk12: 8160a 2484061i bk13: 8172a 2479365i bk14: 8564a 2480290i bk15: 8564a 2475480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17681
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2605672 n_nop=2384322 n_act=7147 n_pre=7131 n_req=62109 n_rd=133440 n_write=73632 bw_util=0.1589
n_activity=514040 dram_eff=0.8057
bk0: 8624a 2480899i bk1: 8616a 2478856i bk2: 8396a 2482598i bk3: 8396a 2478882i bk4: 8256a 2488288i bk5: 8256a 2483566i bk6: 8260a 2485879i bk7: 8256a 2483903i bk8: 8256a 2486865i bk9: 8256a 2484481i bk10: 8212a 2480233i bk11: 8208a 2477304i bk12: 8160a 2483841i bk13: 8160a 2480666i bk14: 8568a 2480814i bk15: 8560a 2476971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56669, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27215, Reservation_fails = 136
L2_cache_bank[1]: Access = 56647, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27186, Reservation_fails = 214
L2_cache_bank[2]: Access = 56602, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27142, Reservation_fails = 190
L2_cache_bank[3]: Access = 56606, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27183, Reservation_fails = 196
L2_cache_bank[4]: Access = 56598, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27168, Reservation_fails = 164
L2_cache_bank[5]: Access = 56599, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27146, Reservation_fails = 181
L2_cache_bank[6]: Access = 56576, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27161, Reservation_fails = 190
L2_cache_bank[7]: Access = 56582, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27195, Reservation_fails = 156
L2_cache_bank[8]: Access = 56623, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27152, Reservation_fails = 211
L2_cache_bank[9]: Access = 56617, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27188, Reservation_fails = 134
L2_cache_bank[10]: Access = 56627, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27179, Reservation_fails = 176
L2_cache_bank[11]: Access = 56621, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27195, Reservation_fails = 173
L2_cache_bank[12]: Access = 56602, Miss = 16681, Miss_rate = 0.295, Pending_hits = 27128, Reservation_fails = 189
L2_cache_bank[13]: Access = 56628, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27186, Reservation_fails = 194
L2_cache_bank[14]: Access = 56619, Miss = 16677, Miss_rate = 0.295, Pending_hits = 27169, Reservation_fails = 227
L2_cache_bank[15]: Access = 56622, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27179, Reservation_fails = 166
L2_cache_bank[16]: Access = 56627, Miss = 16680, Miss_rate = 0.295, Pending_hits = 27173, Reservation_fails = 153
L2_cache_bank[17]: Access = 56635, Miss = 16682, Miss_rate = 0.295, Pending_hits = 27156, Reservation_fails = 136
L2_cache_bank[18]: Access = 56647, Miss = 16684, Miss_rate = 0.295, Pending_hits = 27193, Reservation_fails = 144
L2_cache_bank[19]: Access = 56649, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27181, Reservation_fails = 150
L2_cache_bank[20]: Access = 56650, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27169, Reservation_fails = 160
L2_cache_bank[21]: Access = 56630, Miss = 16677, Miss_rate = 0.294, Pending_hits = 27211, Reservation_fails = 137
L2_total_cache_accesses = 1245676
L2_total_cache_misses = 366916
L2_total_cache_miss_rate = 0.2946
L2_total_cache_pending_hits = 597855
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 206
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=2557456
icnt_total_pkts_simt_to_mem=2097752
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7236
	minimum = 6
	maximum = 72
Network latency average = 9.95817
	minimum = 6
	maximum = 60
Slowest packet = 2104546
Flit latency average = 9.09222
	minimum = 6
	maximum = 58
Slowest flit = 3880659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937788
	minimum = 0.0833393 (at node 13)
	maximum = 0.106612 (at node 29)
Accepted packet rate average = 0.0937788
	minimum = 0.0833393 (at node 13)
	maximum = 0.106612 (at node 29)
Injected flit rate average = 0.18755
	minimum = 0.138899 (at node 13)
	maximum = 0.248683 (at node 29)
Accepted flit rate average= 0.18755
	minimum = 0.177528 (at node 34)
	maximum = 0.195877 (at node 16)
Injected packet length average = 1.99992
Accepted packet length average = 1.99992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8242 (9 samples)
	minimum = 6 (9 samples)
	maximum = 146.333 (9 samples)
Network latency average = 10.5427 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.444 (9 samples)
Flit latency average = 10.615 (9 samples)
	minimum = 6 (9 samples)
	maximum = 136.333 (9 samples)
Fragmentation average = 0.0583917 (9 samples)
	minimum = 0 (9 samples)
	maximum = 67.8889 (9 samples)
Injected packet rate average = 0.0610069 (9 samples)
	minimum = 0.0542652 (9 samples)
	maximum = 0.0694583 (9 samples)
Accepted packet rate average = 0.0610069 (9 samples)
	minimum = 0.0542652 (9 samples)
	maximum = 0.0694583 (9 samples)
Injected flit rate average = 0.112553 (9 samples)
	minimum = 0.0791426 (9 samples)
	maximum = 0.155061 (9 samples)
Accepted flit rate average = 0.112553 (9 samples)
	minimum = 0.100818 (9 samples)
	maximum = 0.122371 (9 samples)
Injected packet size average = 1.84492 (9 samples)
Accepted packet size average = 1.84492 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 28 sec (2128 sec)
gpgpu_simulation_rate = 95594 (inst/sec)
gpgpu_simulation_rate = 1656 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 49060
gpu_sim_insn = 20972336
gpu_ipc =     427.4834
gpu_tot_sim_cycle = 3795401
gpu_tot_sim_insn = 224396996
gpu_tot_ipc =      59.1234
gpu_tot_issued_cta = 655360
max_total_param_size = 0
gpu_stall_dramfull = 343422
gpu_stall_icnt2sh    = 57603
partiton_reqs_in_parallel = 1079320
partiton_reqs_in_parallel_total    = 30528738
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3280
partiton_reqs_in_parallel_util = 1079320
partiton_reqs_in_parallel_util_total    = 30528738
gpu_sim_cycle_parition_util = 49060
gpu_tot_sim_cycle_parition_util    = 1402561
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7743
partiton_replys_in_parallel = 65753
partiton_replys_in_parallel_total    = 1245676
L2_BW  =     127.0349 GB/Sec
L2_BW_total  =      32.7508 GB/Sec
gpu_total_sim_rate=100356

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8061892
	L1I_total_cache_misses = 6290
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3997696
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3995904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8055602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6290
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3997696
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8061892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19249, 18932, 19005, 18794, 19105, 18855, 19151, 18851, 18988, 18703, 19014, 18703, 18965, 18552, 18828, 18368, 18900, 18366, 18692, 18347, 18763, 18303, 18639, 18183, 18542, 18301, 18447, 18138, 18498, 18054, 18575, 17997, 
gpgpu_n_tot_thrd_icount = 471921792
gpgpu_n_tot_w_icount = 14747556
gpgpu_n_stall_shd_mem = 435102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852340
gpgpu_n_mem_write_global = 458846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13631860
gpgpu_n_store_insn = 7340123
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63963136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198124
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1188404	W0_Idle:60249553	W0_Scoreboard:7008871	W1:1956	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:14745591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6818224 {8:852278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936752 {40:65630,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1720 {8:215,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50868336 {40:327990,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670768 {8:458846,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29240 {136:215,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 510 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3791341 
mrq_lat_table:186750 	10318 	15729 	30530 	60158 	88810 	129469 	95247 	70497 	7950 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	742792 	417842 	132511 	11480 	769 	1 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1037342 	103629 	12326 	4963 	87582 	42242 	16217 	502 	0 	769 	1 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	582085 	256565 	13691 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196694 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	610 	55 	145 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.452436  9.769784  7.693050  7.924453  7.878788  8.197479  9.959184  9.982098  7.801980  8.113169  7.370787  7.805555  8.944186  9.240385  7.449356  7.524164 
dram[1]:  9.542253  9.668246  7.891089  8.237603  8.116425  8.364026  9.715711 10.265789  7.593449  8.046939  7.630350  7.764357  9.325243  9.535980  7.261649  7.557836 
dram[2]:  9.624113  9.727273  7.713733  8.000000  8.026749  8.238900  9.954082  9.833754  7.781065  7.803960  7.529750  7.739645  8.916473  9.227818  7.256732  7.564486 
dram[3]:  9.540983  9.744020  7.573333  7.853755  8.024692  8.315565  9.798995 10.187989  7.682261  7.975708  7.861446  8.115942  9.087470  9.439803  7.262118  7.348457 
dram[4]:  9.538642 10.137157  7.592734  7.828740  8.061983  8.344017  9.468447 10.035990  7.735294  7.917671  7.875251  8.185803  9.262650  9.704545  7.306306  7.599251 
dram[5]:  9.313501  9.835749  7.340111  7.869307  7.882828  8.243129  9.563725  9.836272  7.846613  7.840954  7.747036  8.016360  8.902778  9.257832  7.244643  7.444036 
dram[6]:  9.257403  9.628841  7.585878  7.900597  7.894737  8.180293  9.908397 10.219895  7.777120  7.729412  7.795228  8.016360  9.042353  9.393643  7.338156  7.540892 
dram[7]:  9.521028  9.934146  7.485876  7.733463  8.051653  8.371244  9.486618 10.000000  7.729412  7.913655  7.635478  7.701375  9.068397  9.586035  7.096154  7.392336 
dram[8]:  9.633570  9.776978  7.642308  8.018146  8.189075  8.544858  9.718204 10.364362  7.583815  8.014228  7.616732  7.939148  8.808219  8.864367  7.369091  7.505556 
dram[9]:  9.503496  9.788462  7.320442  7.794117  8.317698  8.524017  9.713930 10.225721  7.224863  7.596154  7.741107  7.857716  8.783599  8.781818  7.481550  7.595506 
dram[10]:  9.397228 10.136816  7.558935  7.896620  8.089211  8.335470  9.514634 10.290237  7.443396  7.590384  7.777778  8.099174  8.967442  9.384428  7.242857  7.591760 
average row locality = 695543/83258 = 8.354068
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      2153      2152      2112      2116      2112      2113      2112      2112      2102      2102      2076      2075      2183      2184 
dram[1]:      2202      2207      2153      2154      2112      2113      2112      2112      2112      2113      2098      2098      2074      2075      2185      2185 
dram[2]:      2203      2203      2154      2152      2112      2113      2112      2115      2113      2112      2100      2099      2075      2077      2184      2183 
dram[3]:      2204      2205      2148      2148      2112      2113      2112      2113      2112      2112      2097      2097      2075      2074      2183      2185 
dram[4]:      2205      2203      2147      2149      2112      2113      2112      2113      2112      2112      2097      2099      2075      2075      2190      2191 
dram[5]:      2204      2204      2148      2148      2112      2112      2113      2114      2112      2112      2099      2097      2075      2074      2191      2191 
dram[6]:      2204      2203      2148      2149      2114      2113      2112      2113      2112      2113      2098      2097      2075      2074      2193      2192 
dram[7]:      2203      2204      2148      2149      2113      2113      2112      2114      2113      2112      2098      2097      2076      2075      2192      2189 
dram[8]:      2204      2205      2147      2151      2113      2114      2113      2112      2113      2113      2098      2097      2080      2080      2188      2189 
dram[9]:      2203      2203      2148      2147      2112      2113      2114      2113      2114      2113      2097      2098      2080      2084      2190      2191 
dram[10]:      2204      2203      2148      2147      2112      2113      2113      2112      2112      2113      2098      2097      2080      2080      2191      2189 
total reads: 375192
bank skew: 2207/2074 = 1.06
chip skew: 34120/34090 = 1.00
number of total write accesses:
dram[0]:      1870      1870      1832      1834      1788      1786      1792      1790      1828      1831      1834      1832      1770      1769      1862      1864 
dram[1]:      1863      1873      1832      1833      1792      1793      1784      1789      1829      1830      1824      1823      1768      1768      1867      1866 
dram[2]:      1868      1863      1834      1832      1789      1784      1790      1789      1832      1829      1823      1825      1768      1771      1858      1864 
dram[3]:      1870      1868      1828      1826      1788      1787      1788      1789      1829      1828      1818      1823      1769      1768      1862      1864 
dram[4]:      1868      1862      1824      1828      1790      1792      1789      1791      1833      1831      1817      1822      1769      1768      1865      1867 
dram[5]:      1866      1868      1823      1826      1790      1787      1789      1791      1827      1832      1821      1823      1771      1768      1866      1866 
dram[6]:      1860      1870      1827      1825      1786      1789      1782      1791      1831      1829      1823      1823      1768      1768      1865      1865 
dram[7]:      1872      1869      1827      1826      1784      1788      1787      1786      1829      1829      1819      1823      1769      1769      1867      1862 
dram[8]:      1871      1872      1827      1826      1785      1791      1784      1785      1823      1830      1817      1817      1778      1776      1865      1864 
dram[9]:      1874      1869      1827      1828      1789      1791      1791      1783      1838      1837      1820      1823      1776      1780      1865      1865 
dram[10]:      1865      1872      1828      1825      1787      1788      1788      1788      1833      1834      1822      1823      1776      1777      1865      1865 
total reads: 320351
bank skew: 1874/1768 = 1.06
chip skew: 29156/29102 = 1.00
average mf latency per bank:
dram[0]:       1042      1053       664       677      1324      1333      1142      1158       716       729      1050      1055       978       986       714       726
dram[1]:       1061      1069       668       676      1327      1320      1149      1154       718       712      1073      1074       972       977       719       728
dram[2]:       1058      1068       663       670      1292      1299      1209      1214       710       714      1055      1063      1060      1069       718       724
dram[3]:       1060      1065       662       680      1281      1287      1211      1181       716       721      1059      1067      1057      1064       719       726
dram[4]:       1063      1066       672       673      1372      1373      1180      1185       720       719      1064      1059      1028       935       736       737
dram[5]:       1059      1063       665       674      1369      1372      1176      1182       715       720       996       998       929       934       731       738
dram[6]:       1056      1065       666       672      1377      1380      1179      1181       714       719       991       998       926       932       730       733
dram[7]:       1078      1084       665       669      1379      1381      1258      1260       715       714       999       989       925       936       732       729
dram[8]:       1067      1006       690       694      1371      1374      1234      1244       706       709       974       975       959       964       703       704
dram[9]:       1008      1013       687       698      1374      1381      1183      1128       725       732       979       981       964       967       721       726
dram[10]:       1007      1010       688       664      1330      1336      1119      1124       724       726      1053      1058       959       966       720       726
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2469919 n_act=7580 n_pre=7564 n_req=63264 n_rd=136448 n_write=75257 bw_util=0.157
n_activity=536534 dram_eff=0.7892
bk0: 8816a 2570793i bk1: 8816a 2568050i bk2: 8612a 2571447i bk3: 8608a 2567525i bk4: 8448a 2572324i bk5: 8464a 2570046i bk6: 8448a 2577929i bk7: 8452a 2574096i bk8: 8448a 2576926i bk9: 8448a 2573398i bk10: 8408a 2569660i bk11: 8408a 2567690i bk12: 8304a 2573286i bk13: 8300a 2569527i bk14: 8732a 2569422i bk15: 8736a 2565759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06662
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2470182 n_act=7503 n_pre=7487 n_req=63239 n_rd=136420 n_write=75176 bw_util=0.1569
n_activity=536199 dram_eff=0.7892
bk0: 8808a 2571699i bk1: 8828a 2566196i bk2: 8612a 2570058i bk3: 8616a 2568363i bk4: 8448a 2575077i bk5: 8452a 2570002i bk6: 8448a 2576318i bk7: 8448a 2573107i bk8: 8448a 2579615i bk9: 8452a 2576069i bk10: 8392a 2570315i bk11: 8392a 2567880i bk12: 8296a 2574913i bk13: 8300a 2571539i bk14: 8740a 2568406i bk15: 8740a 2564143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2469977 n_act=7584 n_pre=7568 n_req=63226 n_rd=136428 n_write=75211 bw_util=0.157
n_activity=537122 dram_eff=0.788
bk0: 8812a 2570162i bk1: 8812a 2566838i bk2: 8616a 2572034i bk3: 8608a 2570113i bk4: 8448a 2574792i bk5: 8452a 2569601i bk6: 8448a 2579394i bk7: 8460a 2574467i bk8: 8452a 2576299i bk9: 8448a 2573429i bk10: 8400a 2569900i bk11: 8396a 2568117i bk12: 8300a 2575277i bk13: 8308a 2570429i bk14: 8736a 2570972i bk15: 8732a 2567152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02987
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2470203 n_act=7538 n_pre=7522 n_req=63195 n_rd=136360 n_write=75145 bw_util=0.1569
n_activity=536523 dram_eff=0.7884
bk0: 8816a 2570701i bk1: 8820a 2568685i bk2: 8592a 2571906i bk3: 8592a 2568196i bk4: 8448a 2574338i bk5: 8452a 2570489i bk6: 8448a 2577607i bk7: 8452a 2574842i bk8: 8448a 2577441i bk9: 8448a 2574243i bk10: 8388a 2570045i bk11: 8388a 2568106i bk12: 8300a 2575579i bk13: 8296a 2571446i bk14: 8732a 2569430i bk15: 8740a 2565484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03663
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2470203 n_act=7496 n_pre=7480 n_req=63221 n_rd=136420 n_write=75169 bw_util=0.1569
n_activity=536537 dram_eff=0.7887
bk0: 8820a 2568840i bk1: 8812a 2567802i bk2: 8588a 2571861i bk3: 8596a 2566383i bk4: 8448a 2575367i bk5: 8452a 2569575i bk6: 8448a 2576579i bk7: 8452a 2573940i bk8: 8448a 2577928i bk9: 8448a 2573800i bk10: 8388a 2570151i bk11: 8396a 2568371i bk12: 8300a 2574502i bk13: 8300a 2569602i bk14: 8760a 2569851i bk15: 8764a 2566515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06337
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2469938 n_act=7622 n_pre=7606 n_req=63220 n_rd=136424 n_write=75178 bw_util=0.1569
n_activity=537644 dram_eff=0.7871
bk0: 8816a 2569441i bk1: 8816a 2567488i bk2: 8592a 2570941i bk3: 8592a 2568738i bk4: 8448a 2573528i bk5: 8448a 2568601i bk6: 8452a 2578043i bk7: 8456a 2574263i bk8: 8448a 2579212i bk9: 8448a 2573643i bk10: 8396a 2570749i bk11: 8388a 2568892i bk12: 8300a 2574956i bk13: 8296a 2571028i bk14: 8764a 2568618i bk15: 8764a 2567081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02455
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2470025 n_act=7569 n_pre=7553 n_req=63212 n_rd=136440 n_write=75181 bw_util=0.1569
n_activity=537061 dram_eff=0.7881
bk0: 8816a 2569051i bk1: 8812a 2565834i bk2: 8592a 2570996i bk3: 8596a 2567647i bk4: 8456a 2574075i bk5: 8452a 2569065i bk6: 8448a 2578798i bk7: 8452a 2575199i bk8: 8448a 2575721i bk9: 8452a 2570887i bk10: 8392a 2570715i bk11: 8388a 2567473i bk12: 8300a 2574994i bk13: 8296a 2570390i bk14: 8772a 2570776i bk15: 8768a 2566626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0382
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2469960 n_act=7609 n_pre=7593 n_req=63214 n_rd=136432 n_write=75174 bw_util=0.1569
n_activity=536685 dram_eff=0.7886
bk0: 8812a 2570753i bk1: 8816a 2567481i bk2: 8592a 2570432i bk3: 8596a 2567389i bk4: 8452a 2574720i bk5: 8452a 2569088i bk6: 8448a 2575889i bk7: 8456a 2574029i bk8: 8452a 2577580i bk9: 8448a 2573667i bk10: 8392a 2570001i bk11: 8388a 2567614i bk12: 8304a 2574044i bk13: 8300a 2571286i bk14: 8768a 2569508i bk15: 8756a 2566158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02975
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2470005 n_act=7547 n_pre=7531 n_req=63228 n_rd=136468 n_write=75217 bw_util=0.157
n_activity=535681 dram_eff=0.7903
bk0: 8816a 2569708i bk1: 8820a 2567267i bk2: 8588a 2572151i bk3: 8604a 2568203i bk4: 8452a 2573824i bk5: 8456a 2569001i bk6: 8452a 2578377i bk7: 8448a 2574448i bk8: 8452a 2578150i bk9: 8452a 2574471i bk10: 8392a 2568997i bk11: 8388a 2567308i bk12: 8320a 2574544i bk13: 8320a 2571488i bk14: 8752a 2570095i bk15: 8756a 2565882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02896
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2469788 n_act=7635 n_pre=7619 n_req=63276 n_rd=136480 n_write=75246 bw_util=0.157
n_activity=537276 dram_eff=0.7881
bk0: 8812a 2568954i bk1: 8812a 2566083i bk2: 8592a 2570624i bk3: 8588a 2567773i bk4: 8448a 2574701i bk5: 8452a 2570242i bk6: 8456a 2577547i bk7: 8452a 2573537i bk8: 8456a 2575229i bk9: 8452a 2573320i bk10: 8388a 2568359i bk11: 8392a 2566315i bk12: 8320a 2574072i bk13: 8336a 2569272i bk14: 8760a 2570004i bk15: 8764a 2565199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03792
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696768 n_nop=2470004 n_act=7576 n_pre=7560 n_req=63248 n_rd=136448 n_write=75180 bw_util=0.1569
n_activity=535683 dram_eff=0.7901
bk0: 8816a 2570885i bk1: 8812a 2568726i bk2: 8592a 2572075i bk3: 8588a 2568343i bk4: 8448a 2577437i bk5: 8452a 2572733i bk6: 8452a 2575578i bk7: 8448a 2573448i bk8: 8448a 2575972i bk9: 8452a 2573655i bk10: 8392a 2569736i bk11: 8388a 2566670i bk12: 8320a 2573798i bk13: 8320a 2570495i bk14: 8764a 2570497i bk15: 8756a 2566563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59656, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29778, Reservation_fails = 136
L2_cache_bank[1]: Access = 59650, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29759, Reservation_fails = 214
L2_cache_bank[2]: Access = 59578, Miss = 17048, Miss_rate = 0.286, Pending_hits = 29704, Reservation_fails = 190
L2_cache_bank[3]: Access = 59602, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29761, Reservation_fails = 196
L2_cache_bank[4]: Access = 59585, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29737, Reservation_fails = 164
L2_cache_bank[5]: Access = 59593, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29726, Reservation_fails = 181
L2_cache_bank[6]: Access = 59554, Miss = 17043, Miss_rate = 0.286, Pending_hits = 29744, Reservation_fails = 190
L2_cache_bank[7]: Access = 59570, Miss = 17047, Miss_rate = 0.286, Pending_hits = 29775, Reservation_fails = 156
L2_cache_bank[8]: Access = 59603, Miss = 17050, Miss_rate = 0.286, Pending_hits = 29729, Reservation_fails = 211
L2_cache_bank[9]: Access = 59608, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29766, Reservation_fails = 134
L2_cache_bank[10]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29745, Reservation_fails = 176
L2_cache_bank[11]: Access = 59606, Miss = 17052, Miss_rate = 0.286, Pending_hits = 29776, Reservation_fails = 173
L2_cache_bank[12]: Access = 59591, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29712, Reservation_fails = 189
L2_cache_bank[13]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29761, Reservation_fails = 194
L2_cache_bank[14]: Access = 59609, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29742, Reservation_fails = 227
L2_cache_bank[15]: Access = 59607, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29764, Reservation_fails = 166
L2_cache_bank[16]: Access = 59618, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29750, Reservation_fails = 153
L2_cache_bank[17]: Access = 59633, Miss = 17061, Miss_rate = 0.286, Pending_hits = 29736, Reservation_fails = 136
L2_cache_bank[18]: Access = 59637, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29772, Reservation_fails = 144
L2_cache_bank[19]: Access = 59647, Miss = 17062, Miss_rate = 0.286, Pending_hits = 29771, Reservation_fails = 150
L2_cache_bank[20]: Access = 59638, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29742, Reservation_fails = 160
L2_cache_bank[21]: Access = 59622, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29800, Reservation_fails = 137
L2_total_cache_accesses = 1311429
L2_total_cache_misses = 375192
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 654550
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 533238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458846
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 215
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=2688973
icnt_total_pkts_simt_to_mem=2163553
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.14479
	minimum = 6
	maximum = 40
Network latency average = 8.97708
	minimum = 6
	maximum = 30
Slowest packet = 2491527
Flit latency average = 9.05462
	minimum = 6
	maximum = 30
Slowest flit = 4704683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0268054
	minimum = 0.0237773 (at node 3)
	maximum = 0.0306057 (at node 29)
Accepted packet rate average = 0.0268054
	minimum = 0.0237773 (at node 3)
	maximum = 0.0306057 (at node 29)
Injected flit rate average = 0.0402201
	minimum = 0.0237773 (at node 3)
	maximum = 0.0612012 (at node 40)
Accepted flit rate average= 0.0402201
	minimum = 0.0303305 (at node 30)
	maximum = 0.0483495 (at node 21)
Injected packet length average = 1.50045
Accepted packet length average = 1.50045
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5563 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.7 (10 samples)
Network latency average = 10.3861 (10 samples)
	minimum = 6 (10 samples)
	maximum = 126.7 (10 samples)
Flit latency average = 10.459 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.7 (10 samples)
Fragmentation average = 0.0525526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.1 (10 samples)
Injected packet rate average = 0.0575868 (10 samples)
	minimum = 0.0512164 (10 samples)
	maximum = 0.0655731 (10 samples)
Accepted packet rate average = 0.0575868 (10 samples)
	minimum = 0.0512164 (10 samples)
	maximum = 0.0655731 (10 samples)
Injected flit rate average = 0.10532 (10 samples)
	minimum = 0.073606 (10 samples)
	maximum = 0.145675 (10 samples)
Accepted flit rate average = 0.10532 (10 samples)
	minimum = 0.093769 (10 samples)
	maximum = 0.114969 (10 samples)
Injected packet size average = 1.82889 (10 samples)
Accepted packet size average = 1.82889 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 16 sec (2236 sec)
gpgpu_simulation_rate = 100356 (inst/sec)
gpgpu_simulation_rate = 1697 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 41957
gpu_sim_insn = 23068832
gpu_ipc =     549.8208
gpu_tot_sim_cycle = 4059508
gpu_tot_sim_insn = 247465828
gpu_tot_ipc =      60.9596
gpu_tot_issued_cta = 720896
max_total_param_size = 0
gpu_stall_dramfull = 343476
gpu_stall_icnt2sh    = 71991
partiton_reqs_in_parallel = 923000
partiton_reqs_in_parallel_total    = 31608058
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =       8.0135
partiton_reqs_in_parallel_util = 923000
partiton_reqs_in_parallel_util_total    = 31608058
gpu_sim_cycle_parition_util = 41957
gpu_tot_sim_cycle_parition_util    = 1451621
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.7806
partiton_replys_in_parallel = 196672
partiton_replys_in_parallel_total    = 1311429
L2_BW  =     444.2968 GB/Sec
L2_BW_total  =      35.2121 GB/Sec
gpu_total_sim_rate=100924

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8848420
	L1I_total_cache_misses = 6290
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4259840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4258048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8842130
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6290
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4259840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8848420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21226, 20903, 21003, 20765, 21076, 20826, 21122, 20849, 20986, 20674, 21012, 20674, 20936, 20523, 20853, 20339, 20871, 20337, 20636, 20318, 20761, 20274, 20637, 20154, 20513, 20299, 20418, 20109, 20469, 20025, 20546, 19941, 
gpgpu_n_tot_thrd_icount = 520162432
gpgpu_n_tot_w_icount = 16255076
gpgpu_n_stall_shd_mem = 435184
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983412
gpgpu_n_mem_write_global = 524446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15729012
gpgpu_n_store_insn = 8388763
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68157440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198206
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1238618	W0_Idle:60258026	W0_Scoreboard:8053722	W1:2148	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:16252919	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7866800 {8:983350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35657904 {40:65694,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1720 {8:215,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60305520 {40:327990,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195568 {8:524446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29240 {136:215,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 475 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4059507 
mrq_lat_table:214258 	12117 	18829 	35913 	69994 	104899 	152507 	101828 	71306 	7951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848218 	508409 	133190 	11480 	769 	1 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	42 	1210441 	126213 	13293 	4980 	87582 	42242 	16217 	502 	0 	769 	1 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	664295 	302077 	17037 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	684 	65 	145 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.998058  9.160079  7.385621  7.679117  7.743860  7.899821  9.200000  9.264151  7.666667  7.768696  7.108108  7.537943  8.658777  8.721670  7.153966  7.192187 
dram[1]:  8.932432  9.261477  7.513289  7.842288  7.985533  8.242537  9.069959  9.429487  7.475712  7.946619  7.260586  7.541455  9.043299  9.177824  7.098613  7.240566 
dram[2]:  9.100197  9.345454  7.345779  7.713311  7.908602  8.018182  9.082305  9.053279  7.608177  7.696552  7.190322  7.447412  8.535020  8.778000  6.984802  7.235849 
dram[3]:  8.919230  9.192460  7.343648  7.562080  7.892665  8.038251  9.006123  9.393617  7.427620  7.761739  7.571429  7.805604  8.605883  8.900608  6.980273  7.114374 
dram[4]:  9.050781  9.675733  7.311688  7.605396  7.898032  8.136280  8.740594  9.279411  7.571187  7.805944  7.484034  7.876325  8.846774  9.177824  7.028964  7.272871 
dram[5]:  8.869732  9.194445  6.953704  7.587542  7.676522  8.123388  8.863454  9.259958  7.704663  7.648973  7.333881  7.714533  8.456648  8.932790  6.942771  7.238618 
dram[6]:  8.943907  9.340726  7.239165  7.650255  7.767606  8.012704  9.103306  9.415778  7.658662  7.658662  7.371901  7.737847  8.635827  8.932790  7.053517  7.287520 
dram[7]:  9.033138  9.513347  7.259259  7.431631  7.929856  8.112132  8.652941  9.006123  7.591837  7.816112  7.291326  7.415973  8.589041  9.045361  6.776799  7.089231 
dram[8]:  8.984496  9.313253  7.400657  7.683135  7.989130  8.349716  8.923077  9.502155  7.356436  7.888692  7.336079  7.621575  8.514506  8.529070  7.036641  7.269716 
dram[9]:  8.986434  9.395537  7.089622  7.540134  7.983725  8.132597  8.855711  9.398721  7.150160  7.494137  7.410982  7.633562  8.396947  8.303202  7.096923  7.225705 
dram[10]:  9.094302  9.737395  7.284329  7.648557  7.783069  7.996377  8.757936  9.529158  7.372937  7.525252  7.490757  7.770035  8.527132  8.753479  6.975794  7.317461 
average row locality = 789687/98557 = 8.012490
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2588      2589      2528      2528      2480      2483      2480      2482      2480      2480      2470      2470      2444      2443      2562      2563 
dram[1]:      2587      2591      2530      2530      2480      2481      2480      2480      2480      2481      2466      2466      2442      2443      2564      2563 
dram[2]:      2587      2587      2530      2528      2480      2481      2480      2483      2480      2480      2468      2467      2443      2444      2563      2563 
dram[3]:      2590      2590      2523      2523      2480      2481      2480      2481      2480      2480      2465      2465      2443      2443      2562      2564 
dram[4]:      2589      2587      2522      2524      2480      2480      2480      2481      2480      2480      2466      2467      2443      2443      2570      2571 
dram[5]:      2588      2589      2524      2522      2480      2480      2481      2482      2480      2480      2468      2466      2442      2442      2570      2571 
dram[6]:      2588      2587      2524      2523      2482      2481      2480      2481      2480      2481      2467      2465      2443      2442      2573      2572 
dram[7]:      2587      2588      2523      2524      2481      2480      2480      2482      2481      2480      2466      2465      2444      2443      2572      2570 
dram[8]:      2589      2589      2522      2525      2481      2482      2480      2480      2481      2481      2466      2465      2448      2448      2568      2569 
dram[9]:      2587      2587      2523      2522      2481      2481      2482      2481      2482      2481      2465      2466      2448      2452      2571      2571 
dram[10]:      2588      2587      2523      2522      2481      2481      2481      2480      2480      2481      2466      2466      2448      2449      2571      2569 
total reads: 440738
bank skew: 2591/2442 = 1.06
chip skew: 40080/40050 = 1.00
number of total write accesses:
dram[0]:      2046      2046      1992      1995      1934      1933      1936      1937      1982      1987      2001      2000      1946      1944      2038      2040 
dram[1]:      2040      2049      1993      1995      1936      1937      1928      1933      1983      1985      1992      1991      1944      1944      2043      2042 
dram[2]:      2045      2039      1995      1992      1933      1929      1934      1935      1986      1984      1990      1994      1944      1945      2033      2039 
dram[3]:      2048      2043      1986      1984      1932      1932      1933      1934      1984      1983      1987      1992      1946      1945      2038      2039 
dram[4]:      2045      2038      1982      1986      1935      1938      1934      1936      1987      1985      1987      1991      1945      1944      2041      2040 
dram[5]:      2042      2045      1982      1985      1934      1931      1933      1935      1981      1987      1991      1993      1947      1944      2040      2040 
dram[6]:      2036      2046      1986      1983      1930      1934      1926      1935      1985      1984      1993      1992      1944      1944      2040      2041 
dram[7]:      2047      2045      1985      1987      1928      1933      1933      1931      1983      1983      1989      1992      1945      1944      2043      2038 
dram[8]:      2047      2049      1985      1985      1929      1935      1928      1929      1977      1984      1987      1986      1954      1953      2041      2040 
dram[9]:      2050      2045      1986      1987      1934      1935      1937      1927      1994      1993      1989      1992      1952      1957      2042      2039 
dram[10]:      2041      2048      1986      1983      1932      1933      1933      1932      1988      1989      1991      1994      1952      1954      2040      2041 
total reads: 348949
bank skew: 2050/1926 = 1.06
chip skew: 31759/31699 = 1.00
average mf latency per bank:
dram[0]:        977       987       644       657      1228      1238      1068      1082       690       703       984       989       917       925       687       700
dram[1]:        993      1002       648       655      1231      1227      1074      1079       692       688      1004      1005       912       918       691       701
dram[2]:        992       999       643       650      1200      1208      1127      1132       686       690       988       995       989       998       691       698
dram[3]:        992       998       643       660      1192      1198      1129      1102       691       697       992       999       986       994       691       700
dram[4]:        994       998       651       653      1271      1273      1101      1106       693       694       996       993       960       881       708       709
dram[5]:        990       996       645       654      1269      1272      1098      1104       691       695       937       939       874       880       703       709
dram[6]:        989       998       646       652      1276      1280      1100      1103       690       696       932       940       871       878       703       706
dram[7]:       1008      1013       646       649      1277      1280      1170      1174       690       690       939       930       870       882       705       702
dram[8]:        998       947       667       671      1270      1275      1149      1158       682       685       916       918       900       906       679       679
dram[9]:        945       953       664       675      1272      1280      1104      1056       698       706       920       923       905       909       693       701
dram[10]:        945       948       665       645      1233      1241      1047      1052       698       700       986       991       900       908       693       699
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2510778 n_act=8981 n_pre=8965 n_req=71827 n_rd=160280 n_write=85671 bw_util=0.1773
n_activity=612457 dram_eff=0.8032
bk0: 10352a 2631736i bk1: 10356a 2627683i bk2: 10112a 2632142i bk3: 10112a 2626923i bk4: 9920a 2634174i bk5: 9932a 2629999i bk6: 9920a 2639667i bk7: 9928a 2635157i bk8: 9920a 2639766i bk9: 9920a 2634882i bk10: 9880a 2629970i bk11: 9880a 2627313i bk12: 9776a 2633974i bk13: 9772a 2628490i bk14: 10248a 2630412i bk15: 10252a 2624913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22174
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2511155 n_act=8853 n_pre=8837 n_req=71799 n_rd=160256 n_write=85574 bw_util=0.1772
n_activity=612091 dram_eff=0.8032
bk0: 10348a 2631737i bk1: 10364a 2625719i bk2: 10120a 2630269i bk3: 10120a 2626322i bk4: 9920a 2636597i bk5: 9924a 2630877i bk6: 9920a 2638771i bk7: 9920a 2633566i bk8: 9920a 2641939i bk9: 9924a 2638003i bk10: 9864a 2629566i bk11: 9864a 2626280i bk12: 9768a 2635023i bk13: 9772a 2630470i bk14: 10256a 2629298i bk15: 10252a 2623254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21577
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2510871 n_act=8982 n_pre=8966 n_req=71781 n_rd=160256 n_write=85600 bw_util=0.1772
n_activity=613058 dram_eff=0.8021
bk0: 10348a 2630020i bk1: 10348a 2626974i bk2: 10120a 2631497i bk3: 10112a 2629638i bk4: 9920a 2636178i bk5: 9924a 2629623i bk6: 9920a 2641372i bk7: 9932a 2635112i bk8: 9920a 2638431i bk9: 9920a 2635214i bk10: 9872a 2629416i bk11: 9868a 2627937i bk12: 9772a 2635945i bk13: 9776a 2629942i bk14: 10252a 2631718i bk15: 10252a 2625630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18379
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2511062 n_act=8946 n_pre=8930 n_req=71756 n_rd=160200 n_write=85537 bw_util=0.1771
n_activity=612433 dram_eff=0.8025
bk0: 10360a 2630384i bk1: 10360a 2627763i bk2: 10092a 2632982i bk3: 10092a 2627639i bk4: 9920a 2635954i bk5: 9924a 2630264i bk6: 9920a 2639783i bk7: 9924a 2636444i bk8: 9920a 2639432i bk9: 9920a 2635825i bk10: 9860a 2630093i bk11: 9860a 2627124i bk12: 9772a 2635957i bk13: 9772a 2630396i bk14: 10248a 2629253i bk15: 10256a 2624314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19969
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2511146 n_act=8869 n_pre=8853 n_req=71777 n_rd=160252 n_write=85555 bw_util=0.1772
n_activity=612538 dram_eff=0.8026
bk0: 10356a 2629181i bk1: 10348a 2628160i bk2: 10088a 2632998i bk3: 10096a 2625437i bk4: 9920a 2636741i bk5: 9920a 2629903i bk6: 9920a 2639080i bk7: 9924a 2634759i bk8: 9920a 2640186i bk9: 9920a 2635542i bk10: 9864a 2629485i bk11: 9868a 2626602i bk12: 9772a 2634782i bk13: 9772a 2628741i bk14: 10280a 2630586i bk15: 10284a 2625378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2510839 n_act=9021 n_pre=9005 n_req=71775 n_rd=160260 n_write=85550 bw_util=0.1772
n_activity=613632 dram_eff=0.8012
bk0: 10352a 2630533i bk1: 10356a 2627832i bk2: 10096a 2630569i bk3: 10088a 2628941i bk4: 9920a 2634449i bk5: 9920a 2629331i bk6: 9924a 2640105i bk7: 9928a 2635406i bk8: 9920a 2642052i bk9: 9920a 2635550i bk10: 9872a 2628952i bk11: 9864a 2627819i bk12: 9768a 2634888i bk13: 9768a 2630435i bk14: 10280a 2628790i bk15: 10284a 2626727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18334
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2510992 n_act=8930 n_pre=8914 n_req=71768 n_rd=160276 n_write=85563 bw_util=0.1772
n_activity=612981 dram_eff=0.8021
bk0: 10352a 2629808i bk1: 10348a 2625757i bk2: 10096a 2631035i bk3: 10092a 2627245i bk4: 9928a 2635427i bk5: 9924a 2628957i bk6: 9920a 2641124i bk7: 9924a 2637148i bk8: 9920a 2637894i bk9: 9924a 2632754i bk10: 9868a 2629814i bk11: 9860a 2626572i bk12: 9772a 2635082i bk13: 9768a 2629022i bk14: 10292a 2630853i bk15: 10288a 2626508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2510804 n_act=9026 n_pre=9010 n_req=71772 n_rd=160264 n_write=85571 bw_util=0.1772
n_activity=612665 dram_eff=0.8025
bk0: 10348a 2631748i bk1: 10352a 2628147i bk2: 10092a 2630363i bk3: 10096a 2626070i bk4: 9924a 2637099i bk5: 9920a 2629717i bk6: 9920a 2637846i bk7: 9928a 2634583i bk8: 9924a 2639988i bk9: 9920a 2635851i bk10: 9864a 2629502i bk11: 9860a 2626768i bk12: 9776a 2634934i bk13: 9772a 2630904i bk14: 10288a 2629064i bk15: 10280a 2625481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2510921 n_act=8934 n_pre=8918 n_req=71783 n_rd=160296 n_write=85606 bw_util=0.1772
n_activity=611561 dram_eff=0.8042
bk0: 10356a 2629629i bk1: 10356a 2626599i bk2: 10088a 2633410i bk3: 10100a 2628317i bk4: 9924a 2635747i bk5: 9928a 2630486i bk6: 9920a 2640769i bk7: 9920a 2635748i bk8: 9924a 2639975i bk9: 9924a 2636542i bk10: 9864a 2628163i bk11: 9860a 2626243i bk12: 9792a 2634670i bk13: 9792a 2630057i bk14: 10272a 2630361i bk15: 10276a 2626275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18894
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2510606 n_act=9058 n_pre=9042 n_req=71839 n_rd=160320 n_write=85649 bw_util=0.1773
n_activity=613225 dram_eff=0.8022
bk0: 10348a 2629476i bk1: 10348a 2626368i bk2: 10092a 2631417i bk3: 10088a 2627751i bk4: 9924a 2635768i bk5: 9924a 2630276i bk6: 9928a 2639524i bk7: 9924a 2634825i bk8: 9928a 2637849i bk9: 9924a 2635127i bk10: 9860a 2628183i bk11: 9864a 2625644i bk12: 9792a 2634250i bk13: 9808a 2628140i bk14: 10284a 2629817i bk15: 10284a 2624618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19371
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2774675 n_nop=2510908 n_act=8958 n_pre=8942 n_req=71810 n_rd=160292 n_write=85575 bw_util=0.1772
n_activity=611559 dram_eff=0.8041
bk0: 10352a 2631584i bk1: 10348a 2628372i bk2: 10092a 2631927i bk3: 10088a 2628627i bk4: 9924a 2637997i bk5: 9924a 2632504i bk6: 9924a 2637062i bk7: 9920a 2635229i bk8: 9920a 2638958i bk9: 9924a 2635997i bk10: 9864a 2628646i bk11: 9864a 2625158i bk12: 9792a 2633723i bk13: 9796a 2629182i bk14: 10284a 2630632i bk15: 10276a 2625708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68595, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32756, Reservation_fails = 136
L2_cache_bank[1]: Access = 68592, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32737, Reservation_fails = 214
L2_cache_bank[2]: Access = 68518, Miss = 20029, Miss_rate = 0.292, Pending_hits = 32683, Reservation_fails = 190
L2_cache_bank[3]: Access = 68543, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32739, Reservation_fails = 196
L2_cache_bank[4]: Access = 68525, Miss = 20031, Miss_rate = 0.292, Pending_hits = 32715, Reservation_fails = 164
L2_cache_bank[5]: Access = 68533, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32704, Reservation_fails = 181
L2_cache_bank[6]: Access = 68492, Miss = 20023, Miss_rate = 0.292, Pending_hits = 32722, Reservation_fails = 190
L2_cache_bank[7]: Access = 68507, Miss = 20027, Miss_rate = 0.292, Pending_hits = 32753, Reservation_fails = 156
L2_cache_bank[8]: Access = 68542, Miss = 20030, Miss_rate = 0.292, Pending_hits = 32708, Reservation_fails = 211
L2_cache_bank[9]: Access = 68546, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32743, Reservation_fails = 134
L2_cache_bank[10]: Access = 68549, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32722, Reservation_fails = 176
L2_cache_bank[11]: Access = 68546, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32754, Reservation_fails = 173
L2_cache_bank[12]: Access = 68529, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32691, Reservation_fails = 189
L2_cache_bank[13]: Access = 68552, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32739, Reservation_fails = 194
L2_cache_bank[14]: Access = 68546, Miss = 20034, Miss_rate = 0.292, Pending_hits = 32721, Reservation_fails = 227
L2_cache_bank[15]: Access = 68547, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32742, Reservation_fails = 166
L2_cache_bank[16]: Access = 68557, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32728, Reservation_fails = 153
L2_cache_bank[17]: Access = 68574, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32714, Reservation_fails = 136
L2_cache_bank[18]: Access = 68578, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32751, Reservation_fails = 144
L2_cache_bank[19]: Access = 68588, Miss = 20041, Miss_rate = 0.292, Pending_hits = 32749, Reservation_fails = 150
L2_cache_bank[20]: Access = 68578, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32721, Reservation_fails = 160
L2_cache_bank[21]: Access = 68564, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32779, Reservation_fails = 137
L2_total_cache_accesses = 1508101
L2_total_cache_misses = 440738
L2_total_cache_miss_rate = 0.2922
L2_total_cache_pending_hits = 720071
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17701
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 598759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 215
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=3147789
icnt_total_pkts_simt_to_mem=2491361
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7616
	minimum = 6
	maximum = 104
Network latency average = 9.97891
	minimum = 6
	maximum = 80
Slowest packet = 2628571
Flit latency average = 9.11052
	minimum = 6
	maximum = 78
Slowest flit = 4862955
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937515
	minimum = 0.0834326 (at node 10)
	maximum = 0.106564 (at node 29)
Accepted packet rate average = 0.0937515
	minimum = 0.0834326 (at node 10)
	maximum = 0.106564 (at node 29)
Injected flit rate average = 0.187488
	minimum = 0.139062 (at node 10)
	maximum = 0.24857 (at node 29)
Accepted flit rate average= 0.187488
	minimum = 0.177495 (at node 42)
	maximum = 0.195812 (at node 14)
Injected packet length average = 1.99984
Accepted packet length average = 1.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.484 (11 samples)
	minimum = 6 (11 samples)
	maximum = 132.818 (11 samples)
Network latency average = 10.3491 (11 samples)
	minimum = 6 (11 samples)
	maximum = 122.455 (11 samples)
Flit latency average = 10.3364 (11 samples)
	minimum = 6 (11 samples)
	maximum = 121.364 (11 samples)
Fragmentation average = 0.0477751 (11 samples)
	minimum = 0 (11 samples)
	maximum = 55.5455 (11 samples)
Injected packet rate average = 0.0608745 (11 samples)
	minimum = 0.0541452 (11 samples)
	maximum = 0.0692995 (11 samples)
Accepted packet rate average = 0.0608745 (11 samples)
	minimum = 0.0541452 (11 samples)
	maximum = 0.0692995 (11 samples)
Injected flit rate average = 0.11279 (11 samples)
	minimum = 0.0795566 (11 samples)
	maximum = 0.155029 (11 samples)
Accepted flit rate average = 0.11279 (11 samples)
	minimum = 0.10138 (11 samples)
	maximum = 0.122318 (11 samples)
Injected packet size average = 1.85282 (11 samples)
Accepted packet size average = 1.85282 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 52 sec (2452 sec)
gpgpu_simulation_rate = 100924 (inst/sec)
gpgpu_simulation_rate = 1655 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 50833
gpu_sim_insn = 20973152
gpu_ipc =     412.5893
gpu_tot_sim_cycle = 4454052
gpu_tot_sim_insn = 268438980
gpu_tot_ipc =      60.2685
gpu_tot_issued_cta = 786432
max_total_param_size = 0
gpu_stall_dramfull = 343476
gpu_stall_icnt2sh    = 72619
partiton_reqs_in_parallel = 1118326
partiton_reqs_in_parallel_total    = 32531058
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.5548
partiton_reqs_in_parallel_util = 1118326
partiton_reqs_in_parallel_util_total    = 32531058
gpu_sim_cycle_parition_util = 50833
gpu_tot_sim_cycle_parition_util    = 1493578
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7878
partiton_replys_in_parallel = 65960
partiton_replys_in_parallel_total    = 1508101
L2_BW  =     122.9900 GB/Sec
L2_BW_total  =      33.4966 GB/Sec
gpu_total_sim_rate=104736

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9635748
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4784128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4782336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9629450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4784128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9635748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23112, 22674, 22820, 22559, 22847, 22597, 22893, 22597, 22711, 22418, 22760, 22399, 22661, 22248, 22578, 22041, 22547, 22039, 22361, 21997, 22440, 21884, 22293, 21718, 22123, 21886, 22051, 21650, 22102, 21612, 22133, 21459, 
gpgpu_n_tot_thrd_icount = 564260992
gpgpu_n_tot_w_icount = 17633156
gpgpu_n_stall_shd_mem = 435184
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1049332
gpgpu_n_mem_write_global = 524478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16777972
gpgpu_n_store_insn = 8388795
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76546048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198206
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1417314	W0_Idle:60891599	W0_Scoreboard:8708482	W1:3972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:17629175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8393648 {8:1049206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35659184 {40:65726,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62939760 {40:393846,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195824 {8:524478,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 464 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4451200 
mrq_lat_table:224255 	12531 	19063 	36253 	71652 	104931 	152507 	101828 	71306 	7951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	904858 	517596 	133309 	11486 	769 	1 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1271742 	130728 	13302 	4980 	87582 	42242 	16316 	530 	1 	769 	1 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	711772 	320292 	17265 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	32 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	761 	77 	158 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.814259  8.967557  7.130435  7.399356  7.406919  7.569024  9.215164  9.238193  7.340872  7.455738  6.849170  7.287320  8.474286  8.562620  6.921365  6.958271 
dram[1]:  8.737431  9.036469  7.273734  7.573311  7.609137  7.877408  9.140530  9.441176  7.235669  7.603679  6.976888  7.264847  8.901804  9.065306  6.899557  7.036145 
dram[2]:  8.853107  9.094961  7.105101  7.433657  7.541946  7.650766  9.152749  9.121704  7.263578  7.379870  6.946319  7.216560  8.444867  8.645914  6.793003  7.019549 
dram[3]:  8.754189  8.967557  7.070988  7.238546  7.490000  7.654174  9.024096  9.334024  7.143082  7.400651  7.281804  7.510779  8.412098  8.685547  6.770682  6.902511 
dram[4]:  8.849340  9.404810  7.021472  7.246446  7.596284  7.772021  8.730097  9.331950  7.275200  7.512397  7.246795  7.559266  8.662768  8.927711  6.837719  7.031579 
dram[5]:  8.724907  9.036538  6.714076  7.339744  7.405272  7.708405  8.833006  9.257201  7.456486  7.345719  7.086072  7.379479  8.337711  8.719608  6.724138  7.022522 
dram[6]:  8.751865  9.157895  6.922961  7.316294  7.414191  7.659285  9.136456  9.467368  7.320451  7.378247  7.135433  7.459638  8.511495  8.817460  6.850659  7.046687 
dram[7]:  8.832706  9.286561  6.995420  7.119565  7.533557  7.829268  8.627639  9.022088  7.282051  7.489292  7.056162  7.205414  8.450570  8.866267  6.565217  6.892330 
dram[8]:  8.695009  9.120155  7.100775  7.368167  7.690069  7.964602  8.958084  9.512712  7.009259  7.540630  7.097331  7.361564  8.334579  8.355805  6.814869  7.042169 
dram[9]:  8.821764  9.211764  6.831594  7.250000  7.698630  7.756896  8.838900  9.428572  6.883686  7.182965  7.114780  7.397059  8.313433  8.129091  6.892489  7.021021 
dram[10]:  8.879017  9.479838  6.995420  7.324800  7.452736  7.708405  8.779297  9.481012  7.107812  7.222222  7.220096  7.523256  8.348314  8.515267  6.767004  7.084848 
average row locality = 802362/103183 = 7.776106
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2636      2637      2576      2576      2530      2531      2529      2531      2530      2529      2516      2516      2485      2483      2610      2611 
dram[1]:      2636      2641      2580      2578      2529      2529      2528      2529      2529      2530      2511      2511      2481      2482      2612      2612 
dram[2]:      2638      2637      2578      2578      2529      2530      2528      2531      2529      2530      2515      2514      2482      2483      2611      2612 
dram[3]:      2637      2639      2571      2573      2530      2530      2529      2533      2528      2529      2511      2512      2485      2484      2610      2613 
dram[4]:      2638      2638      2571      2575      2530      2530      2530      2530      2528      2528      2511      2513      2482      2484      2618      2619 
dram[5]:      2636      2638      2572      2570      2529      2531      2531      2532      2528      2529      2514      2514      2481      2483      2620      2619 
dram[6]:      2638      2636      2572      2571      2531      2530      2528      2530      2529      2529      2514      2512      2482      2482      2622      2620 
dram[7]:      2636      2637      2572      2573      2530      2529      2530      2531      2529      2530      2511      2510      2483      2482      2620      2618 
dram[8]:      2639      2638      2570      2573      2530      2533      2528      2529      2532      2531      2511      2511      2488      2490      2617      2618 
dram[9]:      2636      2636      2573      2570      2530      2532      2531      2529      2531      2529      2511      2512      2488      2494      2620      2620 
dram[10]:      2639      2638      2571      2570      2530      2529      2530      2530      2529      2529      2513      2512      2489      2491      2619      2617 
total reads: 449098
bank skew: 2641/2481 = 1.06
chip skew: 40842/40814 = 1.00
number of total write accesses:
dram[0]:      2062      2062      2016      2019      1966      1965      1968      1968      2014      2019      2025      2024      1964      1961      2055      2058 
dram[1]:      2056      2067      2017      2019      1968      1969      1960      1965      2015      2017      2017      2015      1961      1960      2059      2060 
dram[2]:      2063      2056      2019      2016      1966      1961      1966      1966      2018      2016      2014      2018      1960      1961      2049      2056 
dram[3]:      2064      2060      2011      2009      1964      1963      1965      1966      2015      2015      2011      2017      1965      1963      2055      2060 
dram[4]:      2061      2055      2007      2012      1967      1970      1966      1968      2019      2017      2011      2015      1962      1962      2059      2057 
dram[5]:      2058      2061      2007      2010      1966      1963      1965      1967      2013      2018      2014      2017      1963      1964      2060      2058 
dram[6]:      2053      2062      2011      2009      1962      1966      1958      1967      2017      2016      2017      2016      1961      1962      2057      2059 
dram[7]:      2063      2062      2010      2012      1960      1965      1965      1962      2015      2016      2012      2015      1962      1960      2061      2055 
dram[8]:      2065      2068      2010      2010      1961      1967      1960      1961      2010      2016      2010      2009      1971      1972      2058      2058 
dram[9]:      2066      2062      2011      2012      1966      1967      1968      1959      2026      2025      2014      2015      1968      1977      2060      2056 
dram[10]:      2058      2064      2011      2008      1964      1965      1965      1964      2020      2021      2014      2017      1969      1971      2057      2059 
total reads: 353264
bank skew: 2068/1958 = 1.06
chip skew: 32152/32093 = 1.00
average mf latency per bank:
dram[0]:        982       992       653       666      1226      1235      1068      1082       697       710       987       992       922       930       696       709
dram[1]:        998      1007       657       665      1228      1225      1074      1080       700       696      1007      1008       917       923       700       710
dram[2]:        996      1004       653       660      1198      1206      1126      1131       693       697       991       998       993      1003       700       707
dram[3]:        997      1003       652       670      1190      1197      1128      1102       698       704       995      1001       989       998       701       708
dram[4]:        999      1003       661       662      1268      1270      1100      1106       700       701       998       996       964       886       717       718
dram[5]:        995      1001       654       663      1265      1269      1098      1103       697       703       941       943       879       885       711       718
dram[6]:        994      1003       656       662      1273      1277      1100      1103       697       703       935       944       876       884       712       715
dram[7]:       1012      1018       655       658      1274      1277      1168      1172       697       697       943       934       876       887       714       711
dram[8]:       1002       952       676       680      1267      1272      1148      1157       689       693       921       923       905       910       688       688
dram[9]:        951       958       674       685      1269      1277      1103      1056       706       713       924       928       910       913       701       710
dram[10]:        950       954       674       655      1231      1239      1048      1052       705       707       989       995       906       913       702       708
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599742 n_act=9403 n_pre=9387 n_req=72972 n_rd=163304 n_write=87227 bw_util=0.1746
n_activity=634179 dram_eff=0.7901
bk0: 10544a 2724917i bk1: 10548a 2720812i bk2: 10304a 2724921i bk3: 10304a 2719651i bk4: 10120a 2726608i bk5: 10124a 2722466i bk6: 10116a 2732661i bk7: 10124a 2728122i bk8: 10120a 2732271i bk9: 10116a 2727250i bk10: 10064a 2722734i bk11: 10064a 2720112i bk12: 9940a 2727180i bk13: 9932a 2721687i bk14: 10440a 2723350i bk15: 10444a 2717665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2600165 n_act=9254 n_pre=9238 n_req=72943 n_rd=163272 n_write=87134 bw_util=0.1746
n_activity=633480 dram_eff=0.7906
bk0: 10544a 2724838i bk1: 10564a 2718702i bk2: 10320a 2723118i bk3: 10312a 2719175i bk4: 10116a 2728993i bk5: 10116a 2723190i bk6: 10112a 2731757i bk7: 10116a 2726408i bk8: 10116a 2734637i bk9: 10120a 2730532i bk10: 10044a 2722200i bk11: 10044a 2718979i bk12: 9924a 2728367i bk13: 9928a 2723858i bk14: 10448a 2722400i bk15: 10448a 2716096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07932
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599843 n_act=9392 n_pre=9376 n_req=72930 n_rd=163300 n_write=87152 bw_util=0.1746
n_activity=635189 dram_eff=0.7886
bk0: 10552a 2723025i bk1: 10548a 2720003i bk2: 10312a 2724342i bk3: 10312a 2722445i bk4: 10116a 2728642i bk5: 10120a 2721918i bk6: 10112a 2734357i bk7: 10124a 2728046i bk8: 10116a 2730775i bk9: 10120a 2727583i bk10: 10060a 2722258i bk11: 10056a 2720633i bk12: 9928a 2729433i bk13: 9932a 2723292i bk14: 10444a 2724804i bk15: 10448a 2718556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04819
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599918 n_act=9390 n_pre=9374 n_req=72917 n_rd=163256 n_write=87125 bw_util=0.1745
n_activity=634540 dram_eff=0.7892
bk0: 10548a 2723537i bk1: 10556a 2720776i bk2: 10284a 2725707i bk3: 10292a 2720262i bk4: 10120a 2728359i bk5: 10120a 2722626i bk6: 10116a 2732664i bk7: 10132a 2729024i bk8: 10112a 2731972i bk9: 10116a 2728177i bk10: 10044a 2722845i bk11: 10048a 2719818i bk12: 9940a 2729084i bk13: 9936a 2723540i bk14: 10440a 2722242i bk15: 10452a 2717130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2600056 n_act=9296 n_pre=9280 n_req=72933 n_rd=163300 n_write=87131 bw_util=0.1746
n_activity=634964 dram_eff=0.7888
bk0: 10552a 2722337i bk1: 10552a 2721254i bk2: 10284a 2725693i bk3: 10300a 2717918i bk4: 10120a 2729323i bk5: 10120a 2722239i bk6: 10120a 2732040i bk7: 10120a 2727633i bk8: 10112a 2732775i bk9: 10112a 2728129i bk10: 10044a 2722309i bk11: 10052a 2719293i bk12: 9928a 2728043i bk13: 9936a 2721845i bk14: 10472a 2723510i bk15: 10476a 2718294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08309
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599775 n_act=9435 n_pre=9419 n_req=72931 n_rd=163308 n_write=87126 bw_util=0.1746
n_activity=635721 dram_eff=0.7879
bk0: 10544a 2723776i bk1: 10552a 2721039i bk2: 10288a 2723335i bk3: 10280a 2721662i bk4: 10116a 2726953i bk5: 10124a 2721561i bk6: 10124a 2733004i bk7: 10128a 2728294i bk8: 10112a 2734726i bk9: 10116a 2728089i bk10: 10056a 2721751i bk11: 10056a 2720505i bk12: 9924a 2728210i bk13: 9932a 2723484i bk14: 10480a 2721521i bk15: 10476a 2719525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599940 n_act=9348 n_pre=9332 n_req=72919 n_rd=163304 n_write=87139 bw_util=0.1746
n_activity=634593 dram_eff=0.7893
bk0: 10552a 2722930i bk1: 10544a 2718906i bk2: 10288a 2723650i bk3: 10284a 2719909i bk4: 10124a 2727905i bk5: 10120a 2721426i bk6: 10112a 2734136i bk7: 10120a 2729945i bk8: 10116a 2730347i bk9: 10116a 2725213i bk10: 10056a 2722641i bk11: 10048a 2719310i bk12: 9928a 2728403i bk13: 9928a 2722237i bk14: 10488a 2723834i bk15: 10480a 2719269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06738
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599780 n_act=9444 n_pre=9428 n_req=72916 n_rd=163284 n_write=87127 bw_util=0.1746
n_activity=634109 dram_eff=0.7898
bk0: 10544a 2724910i bk1: 10548a 2721178i bk2: 10288a 2723063i bk3: 10292a 2718661i bk4: 10120a 2729488i bk5: 10116a 2722186i bk6: 10120a 2730749i bk7: 10124a 2727439i bk8: 10116a 2732551i bk9: 10120a 2728190i bk10: 10044a 2722325i bk11: 10040a 2719680i bk12: 9932a 2728221i bk13: 9928a 2724155i bk14: 10480a 2721916i bk15: 10472a 2718384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599799 n_act=9367 n_pre=9351 n_req=72944 n_rd=163352 n_write=87194 bw_util=0.1747
n_activity=633947 dram_eff=0.7904
bk0: 10556a 2722711i bk1: 10552a 2719711i bk2: 10280a 2726142i bk3: 10292a 2721055i bk4: 10120a 2728289i bk5: 10132a 2722837i bk6: 10112a 2733746i bk7: 10116a 2728572i bk8: 10128a 2732395i bk9: 10124a 2729015i bk10: 10044a 2720944i bk11: 10044a 2718930i bk12: 9952a 2727861i bk13: 9960a 2723239i bk14: 10468a 2723297i bk15: 10472a 2719159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05342
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599550 n_act=9470 n_pre=9454 n_req=72994 n_rd=163368 n_write=87221 bw_util=0.1747
n_activity=635207 dram_eff=0.789
bk0: 10544a 2722658i bk1: 10544a 2719512i bk2: 10292a 2724157i bk3: 10280a 2720401i bk4: 10120a 2728317i bk5: 10128a 2722556i bk6: 10124a 2732420i bk7: 10116a 2727681i bk8: 10124a 2730360i bk9: 10116a 2727573i bk10: 10044a 2720875i bk11: 10048a 2718427i bk12: 9952a 2727657i bk13: 9976a 2721211i bk14: 10480a 2722823i bk15: 10480a 2717613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05795
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2869063 n_nop=2599830 n_act=9385 n_pre=9369 n_req=72963 n_rd=163344 n_write=87135 bw_util=0.1746
n_activity=633505 dram_eff=0.7908
bk0: 10556a 2724648i bk1: 10552a 2721437i bk2: 10284a 2724630i bk3: 10280a 2721292i bk4: 10120a 2730412i bk5: 10116a 2725024i bk6: 10120a 2730035i bk7: 10120a 2727976i bk8: 10116a 2731484i bk9: 10116a 2728389i bk10: 10052a 2721445i bk11: 10048a 2718016i bk12: 9956a 2726979i bk13: 9964a 2722278i bk14: 10476a 2723642i bk15: 10468a 2718502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71593, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35345, Reservation_fails = 136
L2_cache_bank[1]: Access = 71591, Miss = 20414, Miss_rate = 0.285, Pending_hits = 35316, Reservation_fails = 214
L2_cache_bank[2]: Access = 71508, Miss = 20406, Miss_rate = 0.285, Pending_hits = 35263, Reservation_fails = 190
L2_cache_bank[3]: Access = 71533, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35315, Reservation_fails = 196
L2_cache_bank[4]: Access = 71515, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35294, Reservation_fails = 164
L2_cache_bank[5]: Access = 71532, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35296, Reservation_fails = 181
L2_cache_bank[6]: Access = 71485, Miss = 20401, Miss_rate = 0.285, Pending_hits = 35302, Reservation_fails = 190
L2_cache_bank[7]: Access = 71515, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35349, Reservation_fails = 156
L2_cache_bank[8]: Access = 71533, Miss = 20408, Miss_rate = 0.285, Pending_hits = 35287, Reservation_fails = 211
L2_cache_bank[9]: Access = 71547, Miss = 20417, Miss_rate = 0.285, Pending_hits = 35336, Reservation_fails = 134
L2_cache_bank[10]: Access = 71539, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35303, Reservation_fails = 176
L2_cache_bank[11]: Access = 71552, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35336, Reservation_fails = 173
L2_cache_bank[12]: Access = 71531, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35263, Reservation_fails = 189
L2_cache_bank[13]: Access = 71549, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35330, Reservation_fails = 194
L2_cache_bank[14]: Access = 71533, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35308, Reservation_fails = 227
L2_cache_bank[15]: Access = 71541, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35327, Reservation_fails = 166
L2_cache_bank[16]: Access = 71562, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35322, Reservation_fails = 153
L2_cache_bank[17]: Access = 71586, Miss = 20423, Miss_rate = 0.285, Pending_hits = 35291, Reservation_fails = 136
L2_cache_bank[18]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35345, Reservation_fails = 144
L2_cache_bank[19]: Access = 71591, Miss = 20422, Miss_rate = 0.285, Pending_hits = 35351, Reservation_fails = 150
L2_cache_bank[20]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35309, Reservation_fails = 160
L2_cache_bank[21]: Access = 71565, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35375, Reservation_fails = 137
L2_total_cache_accesses = 1574061
L2_total_cache_misses = 449098
L2_total_cache_miss_rate = 0.2853
L2_total_cache_pending_hits = 776963
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 655651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1049332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524478
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=3279701
icnt_total_pkts_simt_to_mem=2557417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.58484
	minimum = 6
	maximum = 44
Network latency average = 9.343
	minimum = 6
	maximum = 34
Slowest packet = 3038132
Flit latency average = 9.3463
	minimum = 6
	maximum = 34
Slowest flit = 5671750
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259519
	minimum = 0.0230069 (at node 14)
	maximum = 0.0296267 (at node 45)
Accepted packet rate average = 0.0259519
	minimum = 0.0230069 (at node 14)
	maximum = 0.0296267 (at node 45)
Injected flit rate average = 0.0389452
	minimum = 0.0230069 (at node 14)
	maximum = 0.0592731 (at node 40)
Accepted flit rate average= 0.0389452
	minimum = 0.0294005 (at node 42)
	maximum = 0.0468204 (at node 1)
Injected packet length average = 1.50067
Accepted packet length average = 1.50067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3258 (12 samples)
	minimum = 6 (12 samples)
	maximum = 125.417 (12 samples)
Network latency average = 10.2652 (12 samples)
	minimum = 6 (12 samples)
	maximum = 115.083 (12 samples)
Flit latency average = 10.2539 (12 samples)
	minimum = 6 (12 samples)
	maximum = 114.083 (12 samples)
Fragmentation average = 0.0437938 (12 samples)
	minimum = 0 (12 samples)
	maximum = 50.9167 (12 samples)
Injected packet rate average = 0.0579643 (12 samples)
	minimum = 0.0515503 (12 samples)
	maximum = 0.0659935 (12 samples)
Accepted packet rate average = 0.0579643 (12 samples)
	minimum = 0.0515503 (12 samples)
	maximum = 0.0659935 (12 samples)
Injected flit rate average = 0.106636 (12 samples)
	minimum = 0.0748441 (12 samples)
	maximum = 0.14705 (12 samples)
Accepted flit rate average = 0.106636 (12 samples)
	minimum = 0.0953821 (12 samples)
	maximum = 0.116027 (12 samples)
Injected packet size average = 1.83968 (12 samples)
Accepted packet size average = 1.83968 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 43 sec (2563 sec)
gpgpu_simulation_rate = 104736 (inst/sec)
gpgpu_simulation_rate = 1737 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 41990
gpu_sim_insn = 23068992
gpu_ipc =     549.3925
gpu_tot_sim_cycle = 4718192
gpu_tot_sim_insn = 291507972
gpu_tot_ipc =      61.7838
gpu_tot_issued_cta = 851968
max_total_param_size = 0
gpu_stall_dramfull = 343606
gpu_stall_icnt2sh    = 87926
partiton_reqs_in_parallel = 923650
partiton_reqs_in_parallel_total    = 33649384
partiton_level_parallism =      21.9969
partiton_level_parallism_total  =       7.3276
partiton_reqs_in_parallel_util = 923650
partiton_reqs_in_parallel_util_total    = 33649384
gpu_sim_cycle_parition_util = 41990
gpu_tot_sim_cycle_parition_util    = 1544411
partiton_level_parallism_util =      21.9969
partiton_level_parallism_util_total  =      21.7934
partiton_replys_in_parallel = 196736
partiton_replys_in_parallel_total    = 1574061
L2_BW  =     444.0920 GB/Sec
L2_BW_total  =      35.5736 GB/Sec
gpu_total_sim_rate=104896

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10422372
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5046272
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5044480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10416074
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5046272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10422372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25110, 24672, 24791, 24530, 24845, 24568, 24891, 24568, 24682, 24389, 24737, 24376, 24632, 24246, 24576, 23991, 24518, 24010, 24359, 23941, 24390, 23855, 24264, 23689, 24121, 23857, 24049, 23621, 24046, 23583, 24131, 23430, 
gpgpu_n_tot_thrd_icount = 612507776
gpgpu_n_tot_w_icount = 19140868
gpgpu_n_stall_shd_mem = 435207
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1180404
gpgpu_n_mem_write_global = 590142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18875124
gpgpu_n_store_insn = 9437499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80740352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198229
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1467896	W0_Idle:60900171	W0_Scoreboard:9753817	W1:4356	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:19136503	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9442224 {8:1180278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40382896 {40:65854,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72376944 {40:393846,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721136 {8:590142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 440 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4718191 
mrq_lat_table:251501 	14322 	22051 	41720 	81473 	121312 	176166 	107957 	72021 	7951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1009446 	609070 	133983 	11486 	769 	1 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1444765 	153566 	14176 	4981 	87582 	42242 	16316 	530 	1 	769 	1 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	794179 	365451 	20769 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65696 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	835 	87 	158 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.577488  8.668863  6.986376  7.218003  7.164521  7.532331  8.636207  8.760489  7.302594  7.415205  6.689065  7.090782  8.040257  8.339465  6.777922  6.880105 
dram[1]:  8.486268  8.835570  7.063274  7.406927  7.461309  7.782609  8.397651  8.844523  7.135211  7.508148  6.777778  7.169971  8.449153  8.703316  6.650127  6.877632 
dram[2]:  8.446228  8.888325  6.899194  7.254597  7.444279  7.557402  8.645942  8.523809  7.120787  7.375546  6.762350  7.058496  8.187192  8.341137  6.668798  6.787013 
dram[3]:  8.461414  8.721393  6.875000  7.066298  7.276163  7.452381  8.434343  8.654577  7.064156  7.308802  7.075524  7.287770  7.963317  8.275290  6.574307  6.624842 
dram[4]:  8.429487  9.072539  6.842035  6.986357  7.370588  7.685583  8.303483  8.843034  7.112202  7.429619  7.095372  7.257880  8.163666  8.644714  6.666242  6.937666 
dram[5]:  8.303317  8.708610  6.626943  7.161065  7.226551  7.599393  8.198036  8.716521  7.337681  7.317461  6.828841  7.099440  7.870663  8.342810  6.469716  6.846859 
dram[6]:  8.361465  8.694215  6.684073  6.970027  7.317252  7.498503  8.632124  8.853357  7.181303  7.241428  6.961538  7.155367  8.214168  8.452542  6.661578  6.861075 
dram[7]:  8.444623  8.856902  6.820000  6.839787  7.467164  7.689708  8.143089  8.590052  7.117978  7.338640  6.931507  6.962861  8.150327  8.454237  6.462963  6.782101 
dram[8]:  8.112481  8.757071  6.800532  7.125348  7.591806  7.773643  8.424242  8.955277  6.722812  7.373547  6.828610  7.123944  8.069355  8.017629  6.669643  6.855832 
dram[9]:  8.315956  8.866779  6.628238  6.876344  7.600911  7.670751  8.423530  8.880995  6.746348  7.092179  6.922025  7.050069  8.012820  7.796268  6.773609  6.928477 
dram[10]:  8.506473  9.102077  6.875000  7.149651  7.343109  7.521021  8.144715  8.875887  6.957476  7.089386  7.093838  7.323699  8.019231  8.074194  6.571608  6.954787 
average row locality = 896559/119024 = 7.532590
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3020      3021      2952      2952      2897      2899      2897      2898      2898      2897      2884      2884      2854      2851      2989      2990 
dram[1]:      3020      3025      2956      2954      2899      2898      2898      2897      2897      2897      2879      2879      2849      2850      2991      2991 
dram[2]:      3023      3021      2954      2953      2898      2897      2896      2899      2897      2897      2882      2882      2850      2851      2990      2992 
dram[3]:      3021      3023      2946      2948      2897      2899      2898      2901      2896      2896      2879      2880      2853      2851      2989      2993 
dram[4]:      3022      3022      2946      2950      2899      2897      2897      2899      2896      2896      2879      2881      2850      2852      2998      2999 
dram[5]:      3021      3022      2948      2945      2897      2899      2899      2900      2896      2898      2882      2882      2850      2851      3001      2999 
dram[6]:      3022      3021      2948      2948      2899      2898      2896      2898      2897      2898      2882      2880      2850      2850      3003      3000 
dram[7]:      3021      3022      2947      2950      2898      2896      2898      2900      2897      2899      2879      2878      2851      2851      3000      2998 
dram[8]:      3023      3022      2945      2948      2898      2901      2897      2898      2902      2899      2880      2879      2856      2858      2996      2998 
dram[9]:      3020      3020      2947      2945      2898      2898      2899      2897      2898      2897      2878      2882      2856      2862      3000      3000 
dram[10]:      3023      3021      2946      2945      2898      2898      2899      2897      2897      2898      2881      2880      2858      2858      2999      2997 
total reads: 514655
bank skew: 3025/2849 = 1.06
chip skew: 46800/46770 = 1.00
number of total write accesses:
dram[0]:      2238      2241      2176      2180      2111      2110      2112      2113      2170      2175      2193      2193      2139      2136      2230      2232 
dram[1]:      2233      2241      2179      2179      2115      2114      2107      2109      2169      2171      2184      2183      2136      2137      2236      2236 
dram[2]:      2239      2232      2179      2176      2112      2106      2110      2113      2173      2170      2183      2186      2136      2137      2225      2234 
dram[3]:      2242      2236      2169      2168      2109      2109      2112      2110      2169      2169      2180      2185      2140      2139      2231      2234 
dram[4]:      2238      2231      2165      2171      2113      2114      2110      2115      2175      2171      2180      2185      2138      2136      2235      2232 
dram[5]:      2235      2238      2168      2168      2111      2109      2110      2112      2167      2173      2185      2187      2140      2138      2233      2232 
dram[6]:      2229      2239      2172      2168      2106      2111      2102      2113      2173      2171      2186      2186      2136      2137      2233      2235 
dram[7]:      2240      2239      2168      2173      2105      2110      2110      2108      2171      2172      2181      2184      2137      2137      2235      2231 
dram[8]:      2242      2241      2169      2168      2105      2113      2107      2108      2167      2174      2180      2179      2147      2145      2233      2233 
dram[9]:      2244      2238      2170      2171      2111      2111      2113      2103      2182      2181      2182      2187      2144      2151      2236      2231 
dram[10]:      2234      2240      2169      2167      2110      2111      2110      2109      2175      2178      2184      2188      2146      2148      2232      2233 
total reads: 381904
bank skew: 2244/2102 = 1.07
chip skew: 34755/34697 = 1.00
average mf latency per bank:
dram[0]:        932       941       637       649      1153      1163      1010      1023       676       689       936       941       875       883       675       687
dram[1]:        945       955       641       648      1153      1152      1015      1021       679       676       953       954       870       877       680       689
dram[2]:        943       952       637       643      1127      1135      1061      1067       673       679       939       945       938       947       679       685
dram[3]:        943       950       636       653      1120      1127      1063      1042       677       683       942       949       935       942       679       687
dram[4]:        946       951       644       647      1189      1193      1040      1044       679       681       946       945       913       843       694       695
dram[5]:        941       948       638       647      1187      1191      1037      1043       677       683       894       896       836       842       689       695
dram[6]:        941       950       638       645      1194      1198      1039      1042       676       682       889       898       833       841       690       693
dram[7]:        958       964       639       643      1194      1199      1100      1105       676       677       896       890       833       845       691       690
dram[8]:        950       903       657       662      1189      1193      1080      1090       670       673       875       878       860       866       669       669
dram[9]:        902       909       655       665      1190      1199      1041       999       684       691       879       882       863       869       679       688
dram[10]:        903       907       656       639      1156      1165       991       996       684       687       937       942       860       868       680       687
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640716 n_act=10783 n_pre=10767 n_req=81532 n_rd=187132 n_write=97633 bw_util=0.1933
n_activity=710128 dram_eff=0.802
bk0: 12080a 2785665i bk1: 12084a 2780459i bk2: 11808a 2785025i bk3: 11808a 2778653i bk4: 11588a 2786457i bk5: 11596a 2782297i bk6: 11588a 2795159i bk7: 11592a 2789230i bk8: 11592a 2795364i bk9: 11588a 2789199i bk10: 11536a 2782963i bk11: 11536a 2780142i bk12: 11416a 2786231i bk13: 11404a 2780421i bk14: 11956a 2784006i bk15: 11960a 2778424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23348
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2641072 n_act=10660 n_pre=10644 n_req=81509 n_rd=187120 n_write=97535 bw_util=0.1932
n_activity=709548 dram_eff=0.8024
bk0: 12080a 2784741i bk1: 12100a 2777877i bk2: 11824a 2783152i bk3: 11816a 2778843i bk4: 11596a 2788286i bk5: 11592a 2782266i bk6: 11592a 2792348i bk7: 11588a 2787469i bk8: 11588a 2796914i bk9: 11588a 2792205i bk10: 11516a 2781598i bk11: 11516a 2779175i bk12: 11396a 2788344i bk13: 11400a 2783345i bk14: 11964a 2781236i bk15: 11964a 2774955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640768 n_act=10792 n_pre=10776 n_req=81493 n_rd=187128 n_write=97567 bw_util=0.1932
n_activity=711145 dram_eff=0.8007
bk0: 12092a 2782611i bk1: 12084a 2779888i bk2: 11816a 2783904i bk3: 11812a 2781109i bk4: 11592a 2789281i bk5: 11588a 2781863i bk6: 11584a 2797168i bk7: 11596a 2788739i bk8: 11588a 2792426i bk9: 11588a 2789634i bk10: 11528a 2781744i bk11: 11528a 2780279i bk12: 11400a 2789754i bk13: 11404a 2782606i bk14: 11960a 2785906i bk15: 11968a 2777075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640737 n_act=10859 n_pre=10843 n_req=81472 n_rd=187080 n_write=97512 bw_util=0.1931
n_activity=710610 dram_eff=0.801
bk0: 12084a 2784631i bk1: 12092a 2781252i bk2: 11784a 2785913i bk3: 11792a 2779561i bk4: 11588a 2789230i bk5: 11596a 2781767i bk6: 11592a 2794910i bk7: 11604a 2789772i bk8: 11584a 2795052i bk9: 11584a 2790602i bk10: 11516a 2782623i bk11: 11520a 2778427i bk12: 11412a 2789003i bk13: 11404a 2782896i bk14: 11956a 2782365i bk15: 11972a 2775647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20156
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640953 n_act=10718 n_pre=10702 n_req=81492 n_rd=187132 n_write=97526 bw_util=0.1932
n_activity=711120 dram_eff=0.8006
bk0: 12088a 2782483i bk1: 12088a 2780744i bk2: 11784a 2786033i bk3: 11800a 2775652i bk4: 11596a 2789655i bk5: 11588a 2782418i bk6: 11588a 2794455i bk7: 11596a 2788876i bk8: 11584a 2795116i bk9: 11584a 2789675i bk10: 11516a 2782872i bk11: 11524a 2778244i bk12: 11400a 2786773i bk13: 11408a 2781064i bk14: 11992a 2783231i bk15: 11996a 2778810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23344
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640561 n_act=10905 n_pre=10889 n_req=81496 n_rd=187160 n_write=97516 bw_util=0.1932
n_activity=711717 dram_eff=0.8
bk0: 12084a 2784604i bk1: 12088a 2781035i bk2: 11792a 2783379i bk3: 11780a 2781383i bk4: 11588a 2788145i bk5: 11596a 2781985i bk6: 11596a 2793784i bk7: 11600a 2788947i bk8: 11584a 2796930i bk9: 11592a 2789764i bk10: 11528a 2781155i bk11: 11528a 2779582i bk12: 11400a 2787806i bk13: 11404a 2782946i bk14: 12004a 2780716i bk15: 11996a 2778888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19003
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640714 n_act=10818 n_pre=10802 n_req=81487 n_rd=187160 n_write=97537 bw_util=0.1932
n_activity=710807 dram_eff=0.8011
bk0: 12088a 2782725i bk1: 12084a 2777793i bk2: 11792a 2783344i bk3: 11792a 2777805i bk4: 11596a 2789894i bk5: 11592a 2782145i bk6: 11584a 2795686i bk7: 11592a 2790357i bk8: 11588a 2792615i bk9: 11592a 2786594i bk10: 11528a 2780833i bk11: 11520a 2776395i bk12: 11400a 2789307i bk13: 11400a 2781678i bk14: 12012a 2783305i bk15: 12000a 2778097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21619
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640621 n_act=10878 n_pre=10862 n_req=81486 n_rd=187140 n_write=97530 bw_util=0.1932
n_activity=710278 dram_eff=0.8016
bk0: 12084a 2785086i bk1: 12088a 2780000i bk2: 11788a 2783932i bk3: 11800a 2776341i bk4: 11592a 2791196i bk5: 11584a 2782348i bk6: 11592a 2792807i bk7: 11600a 2788492i bk8: 11588a 2794963i bk9: 11596a 2789685i bk10: 11516a 2782112i bk11: 11512a 2778110i bk12: 11404a 2788891i bk13: 11404a 2783795i bk14: 12000a 2782423i bk15: 11992a 2777577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2034
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640526 n_act=10861 n_pre=10845 n_req=81511 n_rd=187200 n_write=97599 bw_util=0.1933
n_activity=710130 dram_eff=0.8021
bk0: 12092a 2780964i bk1: 12088a 2779479i bk2: 11780a 2786552i bk3: 11792a 2780792i bk4: 11592a 2789345i bk5: 11604a 2782897i bk6: 11588a 2795713i bk7: 11592a 2789177i bk8: 11608a 2791802i bk9: 11596a 2790630i bk10: 11520a 2780570i bk11: 11516a 2778461i bk12: 11424a 2788679i bk13: 11432a 2782976i bk14: 11984a 2783606i bk15: 11992a 2778139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19412
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640380 n_act=10926 n_pre=10910 n_req=81552 n_rd=187188 n_write=97627 bw_util=0.1933
n_activity=711188 dram_eff=0.801
bk0: 12080a 2782685i bk1: 12080a 2780580i bk2: 11788a 2784162i bk3: 11780a 2779226i bk4: 11592a 2789704i bk5: 11592a 2782788i bk6: 11596a 2794634i bk7: 11588a 2789798i bk8: 11592a 2792896i bk9: 11588a 2790247i bk10: 11512a 2781147i bk11: 11528a 2777495i bk12: 11424a 2787577i bk13: 11448a 2779675i bk14: 12000a 2783282i bk15: 12000a 2777773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19092
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2947031 n_nop=2640669 n_act=10825 n_pre=10809 n_req=81529 n_rd=187180 n_write=97548 bw_util=0.1932
n_activity=709537 dram_eff=0.8026
bk0: 12092a 2784699i bk1: 12084a 2780769i bk2: 11784a 2785131i bk3: 11780a 2780646i bk4: 11592a 2791202i bk5: 11592a 2783608i bk6: 11596a 2791431i bk7: 11588a 2789776i bk8: 11588a 2793265i bk9: 11592a 2789174i bk10: 11524a 2780191i bk11: 11520a 2776753i bk12: 11432a 2787207i bk13: 11432a 2780933i bk14: 11996a 2784588i bk15: 11988a 2778634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80533, Miss = 23391, Miss_rate = 0.290, Pending_hits = 38323, Reservation_fails = 136
L2_cache_bank[1]: Access = 80535, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38293, Reservation_fails = 214
L2_cache_bank[2]: Access = 80453, Miss = 23389, Miss_rate = 0.291, Pending_hits = 38242, Reservation_fails = 190
L2_cache_bank[3]: Access = 80474, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38293, Reservation_fails = 196
L2_cache_bank[4]: Access = 80456, Miss = 23390, Miss_rate = 0.291, Pending_hits = 38272, Reservation_fails = 164
L2_cache_bank[5]: Access = 80478, Miss = 23392, Miss_rate = 0.291, Pending_hits = 38272, Reservation_fails = 181
L2_cache_bank[6]: Access = 80425, Miss = 23379, Miss_rate = 0.291, Pending_hits = 38279, Reservation_fails = 190
L2_cache_bank[7]: Access = 80457, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38325, Reservation_fails = 156
L2_cache_bank[8]: Access = 80476, Miss = 23387, Miss_rate = 0.291, Pending_hits = 38265, Reservation_fails = 211
L2_cache_bank[9]: Access = 80490, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38313, Reservation_fails = 134
L2_cache_bank[10]: Access = 80482, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38281, Reservation_fails = 176
L2_cache_bank[11]: Access = 80492, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38315, Reservation_fails = 173
L2_cache_bank[12]: Access = 80471, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38242, Reservation_fails = 189
L2_cache_bank[13]: Access = 80494, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38309, Reservation_fails = 194
L2_cache_bank[14]: Access = 80472, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38287, Reservation_fails = 227
L2_cache_bank[15]: Access = 80484, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38305, Reservation_fails = 166
L2_cache_bank[16]: Access = 80507, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38300, Reservation_fails = 153
L2_cache_bank[17]: Access = 80526, Miss = 23403, Miss_rate = 0.291, Pending_hits = 38270, Reservation_fails = 136
L2_cache_bank[18]: Access = 80524, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38321, Reservation_fails = 144
L2_cache_bank[19]: Access = 80534, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38328, Reservation_fails = 150
L2_cache_bank[20]: Access = 80524, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38287, Reservation_fails = 160
L2_cache_bank[21]: Access = 80510, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38351, Reservation_fails = 137
L2_total_cache_accesses = 1770797
L2_total_cache_misses = 514655
L2_total_cache_miss_rate = 0.2906
L2_total_cache_pending_hits = 842473
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 721161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590142
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=3738581
icnt_total_pkts_simt_to_mem=2885353
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7613
	minimum = 6
	maximum = 65
Network latency average = 9.97357
	minimum = 6
	maximum = 60
Slowest packet = 3149078
Flit latency average = 9.10468
	minimum = 6
	maximum = 60
Slowest flit = 6231847
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937084
	minimum = 0.0834266 (at node 13)
	maximum = 0.106528 (at node 33)
Accepted packet rate average = 0.0937084
	minimum = 0.0834266 (at node 13)
	maximum = 0.106528 (at node 33)
Injected flit rate average = 0.187386
	minimum = 0.13906 (at node 13)
	maximum = 0.248422 (at node 33)
Accepted flit rate average= 0.187386
	minimum = 0.177404 (at node 42)
	maximum = 0.195908 (at node 1)
Injected packet length average = 1.99967
Accepted packet length average = 1.99967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2824 (13 samples)
	minimum = 6 (13 samples)
	maximum = 120.769 (13 samples)
Network latency average = 10.2428 (13 samples)
	minimum = 6 (13 samples)
	maximum = 110.846 (13 samples)
Flit latency average = 10.1655 (13 samples)
	minimum = 6 (13 samples)
	maximum = 109.923 (13 samples)
Fragmentation average = 0.0404251 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47 (13 samples)
Injected packet rate average = 0.0607138 (13 samples)
	minimum = 0.0540023 (13 samples)
	maximum = 0.0691115 (13 samples)
Accepted packet rate average = 0.0607138 (13 samples)
	minimum = 0.0540023 (13 samples)
	maximum = 0.0691115 (13 samples)
Injected flit rate average = 0.112847 (13 samples)
	minimum = 0.0797838 (13 samples)
	maximum = 0.154848 (13 samples)
Accepted flit rate average = 0.112847 (13 samples)
	minimum = 0.101691 (13 samples)
	maximum = 0.122172 (13 samples)
Injected packet size average = 1.85868 (13 samples)
Accepted packet size average = 1.85868 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 19 sec (2779 sec)
gpgpu_simulation_rate = 104896 (inst/sec)
gpgpu_simulation_rate = 1697 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 151262
gpu_sim_insn = 20974784
gpu_ipc =     138.6653
gpu_tot_sim_cycle = 5091604
gpu_tot_sim_insn = 312482756
gpu_tot_ipc =      61.3722
gpu_tot_issued_cta = 917504
max_total_param_size = 0
gpu_stall_dramfull = 343606
gpu_stall_icnt2sh    = 88346
partiton_reqs_in_parallel = 3327764
partiton_reqs_in_parallel_total    = 34573034
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.4438
partiton_reqs_in_parallel_util = 3327764
partiton_reqs_in_parallel_util_total    = 34573034
gpu_sim_cycle_parition_util = 151262
gpu_tot_sim_cycle_parition_util    = 1586401
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8114
partiton_replys_in_parallel = 66369
partiton_replys_in_parallel_total    = 1770797
L2_BW  =      41.5882 GB/Sec
L2_BW_total  =      34.2002 GB/Sec
gpu_total_sim_rate=104965

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11210596
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5570560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5568768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11204297
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5570560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11210596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27134, 26489, 26677, 26393, 26731, 26362, 26751, 26339, 26476, 26160, 26531, 26101, 26403, 25948, 26298, 25693, 26312, 25597, 26084, 25505, 26092, 25465, 25874, 25253, 25708, 25352, 25636, 25093, 25633, 25032, 25672, 24787, 
gpgpu_n_tot_thrd_icount = 656664704
gpgpu_n_tot_w_icount = 20520772
gpgpu_n_stall_shd_mem = 435207
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1246708
gpgpu_n_mem_write_global = 590206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19924468
gpgpu_n_store_insn = 9437563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 89128960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198229
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1658200	W0_Idle:66756234	W0_Scoreboard:10873416	W1:8004	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:20512759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9971632 {8:1246454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40385456 {40:65918,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75023984 {40:460022,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721648 {8:590206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 432 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5088594 
mrq_lat_table:261541 	14790 	22343 	42200 	83027 	121366 	176166 	107957 	72021 	7951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1063555 	621073 	134174 	11500 	777 	18 	1777 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1503518 	160909 	14193 	4981 	87582 	42242 	16449 	597 	6 	777 	18 	1777 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	841604 	384210 	20889 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65760 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	934 	120 	176 	2 	20 	9 	21 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.413902  8.567524  6.782269  7.016172  6.931880  7.332853  8.686007  8.653650  7.064472  7.078297  6.461731  6.864181  7.873832  8.226753  6.607500  6.726810 
dram[1]:  8.427893  8.712419  6.835958  7.173554  7.266762  7.525849  8.325696  8.831597  6.861333  7.233146  6.590501  6.948579  8.292763  8.510962  6.507371  6.737914 
dram[2]:  8.338028  8.737274  6.742228  7.037889  7.209632  7.315108  8.694017  8.477537  6.868000  7.072802  6.545223  6.859813  8.052715  8.240196  6.516646  6.655779 
dram[3]:  8.364207  8.576489  6.669666  6.812336  7.068056  7.211048  8.427153  8.628814  6.841755  7.068681  6.904441  7.093923  7.872274  8.034976  6.424058  6.481028 
dram[4]:  8.192012  8.843854  6.631713  6.748052  7.173239  7.435037  8.224556  8.857391  6.935397  7.192738  6.911051  7.066025  8.023848  8.491583  6.513514  6.745547 
dram[5]:  8.222566  8.591935  6.470075  6.920000  7.013774  7.295129  8.145600  8.650254  7.093793  7.009524  6.568327  6.875669  7.696646  8.166667  6.334129  6.707595 
dram[6]:  8.224112  8.552167  6.493750  6.746424  7.111888  7.212465  8.496655  8.852174  6.916779  6.979675  6.769433  6.940540  8.067200  8.221498  6.506732  6.696970 
dram[7]:  8.236476  8.732787  6.642766  6.628827  7.262857  7.449488  8.168539  8.551261  6.894244  7.063100  6.766491  6.778071  7.960568  8.337190  6.316667  6.646173 
dram[8]:  7.925706  8.629450  6.608917  6.910786  7.366667  7.580357  8.363487  8.893356  6.538071  7.071331  6.612113  6.901750  7.923318  7.834365  6.516605  6.693182 
dram[9]:  8.225308  8.754934  6.458955  6.656410  7.440059  7.453880  8.433775  8.943662  6.523388  6.790790  6.709804  6.852000  7.816074  7.640060  6.635795  6.765007 
dram[10]:  8.385827  9.018613  6.685567  6.923899  7.196605  7.343434  8.119617  8.833333  6.660207  6.789474  6.892617  7.071527  7.874028  7.962264  6.444039  6.814910 
average row locality = 909447/123690 = 7.352632
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3071      3070      3002      3002      2946      2947      2946      2952      2948      2947      2931      2935      2898      2891      3038      3039 
dram[1]:      3068      3074      3006      3004      2948      2949      2948      2946      2946      2947      2926      2926      2890      2892      3041      3041 
dram[2]:      3072      3071      3002      3001      2947      2946      2945      2951      2946      2947      2930      2928      2889      2890      3040      3042 
dram[3]:      3070      3073      2995      2997      2948      2951      2947      2949      2944      2945      2926      2928      2895      2895      3038      3043 
dram[4]:      3076      3074      2996      2999      2948      2948      2949      2947      2946      2947      2924      2928      2891      2891      3047      3050 
dram[5]:      3069      3071      2997      2996      2948      2951      2949      2951      2944      2947      2931      2930      2892      2891      3053      3048 
dram[6]:      3073      3071      2999      2995      2947      2949      2947      2946      2948      2948      2928      2927      2890      2893      3057      3050 
dram[7]:      3071      3071      2995      2999      2947      2947      2947      2949      2948      2946      2925      2923      2893      2890      3051      3047 
dram[8]:      3074      3072      2994      2997      2946      2949      2947      2948      2953      2949      2926      2925      2898      2899      3045      3048 
dram[9]:      3070      3068      2998      2997      2946      2948      2949      2945      2946      2948      2925      2927      2898      2904      3048      3049 
dram[10]:      3073      3071      2994      2994      2946      2946      2949      2947      2948      2950      2927      2928      2900      2899      3047      3048 
total reads: 523155
bank skew: 3076/2889 = 1.06
chip skew: 47570/47544 = 1.00
number of total write accesses:
dram[0]:      2255      2259      2200      2204      2142      2142      2144      2145      2202      2206      2219      2220      2157      2152      2248      2255 
dram[1]:      2250      2258      2203      2204      2146      2146      2139      2141      2200      2203      2208      2209      2152      2155      2256      2255 
dram[2]:      2256      2250      2203      2200      2143      2138      2141      2144      2205      2202      2208      2210      2152      2153      2245      2256 
dram[3]:      2258      2253      2194      2194      2141      2140      2143      2142      2201      2201      2204      2208      2159      2159      2249      2252 
dram[4]:      2257      2250      2190      2197      2145      2145      2142      2146      2207      2203      2204      2209      2156      2153      2255      2252 
dram[5]:      2251      2256      2192      2194      2144      2141      2142      2144      2199      2205      2212      2213      2157      2156      2255      2251 
dram[6]:      2248      2257      2196      2193      2138      2143      2134      2144      2205      2203      2210      2209      2152      2155      2259      2254 
dram[7]:      2258      2256      2193      2198      2137      2141      2142      2139      2202      2203      2204      2208      2154      2154      2255      2250 
dram[8]:      2260      2261      2194      2193      2137      2145      2138      2139      2199      2206      2205      2203      2165      2162      2253      2253 
dram[9]:      2260      2255      2195      2195      2143      2143      2145      2135      2214      2213      2208      2212      2159      2169      2254      2248 
dram[10]:      2252      2259      2194      2192      2142      2143      2142      2141      2207      2210      2208      2213      2163      2165      2250      2254 
total reads: 386292
bank skew: 2261/2134 = 1.06
chip skew: 35150/35094 = 1.00
average mf latency per bank:
dram[0]:        936       946       647       657      1153      1162      1011      1024       683       696       939       947       879       887       683       695
dram[1]:        950       960       649       656      1153      1152      1019      1022       685       683       957       958       874       881       688       698
dram[2]:        949       957       645       652      1128      1135      1062      1067       680       686       942       953       942       951       687       693
dram[3]:        948       955       644       660      1120      1127      1063      1043       684       690       947       957       939       946       687       695
dram[4]:        951       955       652       655      1188      1194      1040      1045       686       688       949       948       918       848       702       703
dram[5]:        947       953       646       655      1186      1195      1038      1048       684       693       898       901       841       847       697       703
dram[6]:        946       955       646       653      1192      1196      1040      1042       691       689       894       903       838       846       699       703
dram[7]:        964       968       647       651      1193      1198      1099      1113       684       684       901       894       838       850       699       700
dram[8]:        954       909       665       670      1188      1192      1084      1090       678       681       880       883       864       871       677       677
dram[9]:        908       915       663       678      1189      1197      1045      1001       691       698       883       887       869       874       687       696
dram[10]:        908       914       663       647      1155      1164       992       997       691       699       941       946       865       873       688       695
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2915998 n_act=11215 n_pre=11199 n_req=82713 n_rd=190252 n_write=99237 bw_util=0.1794
n_activity=732787 dram_eff=0.7901
bk0: 12284a 3065302i bk1: 12280a 3060042i bk2: 12008a 3064205i bk3: 12008a 3058000i bk4: 11784a 3065352i bk5: 11788a 3061244i bk6: 11784a 3074641i bk7: 11808a 3068246i bk8: 11792a 3074368i bk9: 11788a 3067966i bk10: 11724a 3062076i bk11: 11740a 3059180i bk12: 11592a 3065850i bk13: 11564a 3060054i bk14: 12152a 3063422i bk15: 12156a 3057601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2916436 n_act=11077 n_pre=11061 n_req=82677 n_rd=190208 n_write=99119 bw_util=0.1793
n_activity=731829 dram_eff=0.7907
bk0: 12272a 3064565i bk1: 12296a 3057556i bk2: 12024a 3062346i bk3: 12016a 3058049i bk4: 11792a 3067336i bk5: 11796a 3061121i bk6: 11792a 3071711i bk7: 11784a 3066724i bk8: 11784a 3075877i bk9: 11788a 3071089i bk10: 11704a 3060806i bk11: 11704a 3058259i bk12: 11560a 3068171i bk13: 11568a 3062971i bk14: 12164a 3060641i bk15: 12164a 3054293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2916176 n_act=11203 n_pre=11187 n_req=82653 n_rd=190188 n_write=99147 bw_util=0.1793
n_activity=733428 dram_eff=0.789
bk0: 12288a 3062270i bk1: 12284a 3059427i bk2: 12008a 3063262i bk3: 12004a 3060274i bk4: 11788a 3068343i bk5: 11784a 3060732i bk6: 11780a 3076717i bk7: 11804a 3067943i bk8: 11784a 3071332i bk9: 11788a 3068437i bk10: 11720a 3060934i bk11: 11712a 3059508i bk12: 11556a 3069585i bk13: 11560a 3062460i bk14: 12160a 3065229i bk15: 12168a 3056265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2916093 n_act=11276 n_pre=11260 n_req=82642 n_rd=190176 n_write=99096 bw_util=0.1792
n_activity=732847 dram_eff=0.7894
bk0: 12280a 3064281i bk1: 12292a 3060677i bk2: 11980a 3065149i bk3: 11988a 3058621i bk4: 11792a 3068322i bk5: 11804a 3060639i bk6: 11788a 3074331i bk7: 11796a 3069012i bk8: 11776a 3074184i bk9: 11780a 3069510i bk10: 11704a 3061973i bk11: 11712a 3057707i bk12: 11580a 3068802i bk13: 11580a 3062330i bk14: 12152a 3061804i bk15: 12172a 3054866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83804
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2916249 n_act=11145 n_pre=11129 n_req=82672 n_rd=190244 n_write=99134 bw_util=0.1793
n_activity=734049 dram_eff=0.7884
bk0: 12304a 3061770i bk1: 12296a 3060122i bk2: 11984a 3065187i bk3: 11996a 3054740i bk4: 11792a 3068641i bk5: 11792a 3061211i bk6: 11796a 3073698i bk7: 11788a 3068273i bk8: 11784a 3074323i bk9: 11788a 3068631i bk10: 11696a 3062205i bk11: 11712a 3057501i bk12: 11564a 3066461i bk13: 11564a 3060754i bk14: 12188a 3062679i bk15: 12200a 3058001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2915805 n_act=11350 n_pre=11334 n_req=82680 n_rd=190272 n_write=99140 bw_util=0.1793
n_activity=735257 dram_eff=0.7872
bk0: 12276a 3064412i bk1: 12284a 3060653i bk2: 11988a 3062645i bk3: 11984a 3060433i bk4: 11792a 3067146i bk5: 11804a 3060737i bk6: 11796a 3073165i bk7: 11804a 3068109i bk8: 11776a 3075953i bk9: 11788a 3068464i bk10: 11724a 3060189i bk11: 11720a 3058708i bk12: 11568a 3067509i bk13: 11564a 3062511i bk14: 12212a 3060026i bk15: 12192a 3058229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82752
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2915970 n_act=11263 n_pre=11247 n_req=82668 n_rd=190272 n_write=99149 bw_util=0.1793
n_activity=734162 dram_eff=0.7884
bk0: 12292a 3062316i bk1: 12284a 3057310i bk2: 11996a 3062572i bk3: 11980a 3056982i bk4: 11788a 3068975i bk5: 11796a 3060993i bk6: 11788a 3074923i bk7: 11784a 3069606i bk8: 11792a 3071549i bk9: 11792a 3065458i bk10: 11712a 3060090i bk11: 11708a 3055619i bk12: 11560a 3069024i bk13: 11572a 3061199i bk14: 12228a 3062375i bk15: 12200a 3057387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85124
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2916039 n_act=11290 n_pre=11274 n_req=82643 n_rd=190196 n_write=99102 bw_util=0.1792
n_activity=732653 dram_eff=0.7897
bk0: 12284a 3064559i bk1: 12284a 3059640i bk2: 11980a 3063183i bk3: 11996a 3055579i bk4: 11788a 3070290i bk5: 11788a 3061238i bk6: 11788a 3072299i bk7: 11796a 3067871i bk8: 11792a 3074062i bk9: 11784a 3068671i bk10: 11700a 3061501i bk11: 11692a 3057315i bk12: 11572a 3068607i bk13: 11560a 3063543i bk14: 12204a 3061695i bk15: 12188a 3056901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83958
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2915840 n_act=11295 n_pre=11279 n_req=82683 n_rd=190280 n_write=99207 bw_util=0.1794
n_activity=732785 dram_eff=0.7901
bk0: 12296a 3060520i bk1: 12288a 3058920i bk2: 11976a 3065778i bk3: 11988a 3059947i bk4: 11784a 3068317i bk5: 11796a 3061922i bk6: 11788a 3075036i bk7: 11792a 3068356i bk8: 11812a 3070812i bk9: 11796a 3069325i bk10: 11704a 3059762i bk11: 11700a 3057656i bk12: 11592a 3068450i bk13: 11596a 3062675i bk14: 12180a 3062984i bk15: 12192a 3057426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83118
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2915778 n_act=11338 n_pre=11322 n_req=82714 n_rd=190264 n_write=99199 bw_util=0.1794
n_activity=733457 dram_eff=0.7893
bk0: 12280a 3062437i bk1: 12272a 3060164i bk2: 11992a 3063425i bk3: 11988a 3058309i bk4: 11784a 3068899i bk5: 11792a 3061654i bk6: 11796a 3074055i bk7: 11780a 3069079i bk8: 11784a 3071826i bk9: 11792a 3068986i bk10: 11700a 3060422i bk11: 11708a 3056717i bk12: 11592a 3067230i bk13: 11616a 3059360i bk14: 12192a 3062685i bk15: 12196a 3057069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82833
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3227901 n_nop=2916019 n_act=11239 n_pre=11223 n_req=82702 n_rd=190268 n_write=99152 bw_util=0.1793
n_activity=731899 dram_eff=0.7909
bk0: 12292a 3064336i bk1: 12284a 3060359i bk2: 11976a 3064366i bk3: 11976a 3059772i bk4: 11784a 3070403i bk5: 11784a 3062579i bk6: 11796a 3070740i bk7: 11788a 3069004i bk8: 11792a 3072043i bk9: 11800a 3067832i bk10: 11708a 3059492i bk11: 11712a 3055893i bk12: 11600a 3066858i bk13: 11596a 3060585i bk14: 12188a 3064140i bk15: 12192a 3057974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83552, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40913, Reservation_fails = 136
L2_cache_bank[1]: Access = 83565, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40866, Reservation_fails = 214
L2_cache_bank[2]: Access = 83461, Miss = 23773, Miss_rate = 0.285, Pending_hits = 40830, Reservation_fails = 190
L2_cache_bank[3]: Access = 83489, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40870, Reservation_fails = 196
L2_cache_bank[4]: Access = 83458, Miss = 23771, Miss_rate = 0.285, Pending_hits = 40838, Reservation_fails = 164
L2_cache_bank[5]: Access = 83489, Miss = 23776, Miss_rate = 0.285, Pending_hits = 40852, Reservation_fails = 181
L2_cache_bank[6]: Access = 83441, Miss = 23763, Miss_rate = 0.285, Pending_hits = 40853, Reservation_fails = 190
L2_cache_bank[7]: Access = 83477, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40912, Reservation_fails = 156
L2_cache_bank[8]: Access = 83495, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40856, Reservation_fails = 211
L2_cache_bank[9]: Access = 83516, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40896, Reservation_fails = 134
L2_cache_bank[10]: Access = 83501, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40849, Reservation_fails = 176
L2_cache_bank[11]: Access = 83511, Miss = 23785, Miss_rate = 0.285, Pending_hits = 40905, Reservation_fails = 173
L2_cache_bank[12]: Access = 83496, Miss = 23789, Miss_rate = 0.285, Pending_hits = 40819, Reservation_fails = 189
L2_cache_bank[13]: Access = 83517, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40873, Reservation_fails = 194
L2_cache_bank[14]: Access = 83485, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40869, Reservation_fails = 227
L2_cache_bank[15]: Access = 83488, Miss = 23772, Miss_rate = 0.285, Pending_hits = 40865, Reservation_fails = 166
L2_cache_bank[16]: Access = 83525, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40888, Reservation_fails = 153
L2_cache_bank[17]: Access = 83537, Miss = 23787, Miss_rate = 0.285, Pending_hits = 40857, Reservation_fails = 136
L2_cache_bank[18]: Access = 83536, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40912, Reservation_fails = 144
L2_cache_bank[19]: Access = 83556, Miss = 23786, Miss_rate = 0.285, Pending_hits = 40909, Reservation_fails = 150
L2_cache_bank[20]: Access = 83537, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40872, Reservation_fails = 160
L2_cache_bank[21]: Access = 83534, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40933, Reservation_fails = 137
L2_total_cache_accesses = 1837166
L2_total_cache_misses = 523155
L2_total_cache_miss_rate = 0.2848
L2_total_cache_pending_hits = 899237
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 777925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1246708
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=3871258
icnt_total_pkts_simt_to_mem=2951914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.91889
	minimum = 6
	maximum = 38
Network latency average = 9.65665
	minimum = 6
	maximum = 34
Slowest packet = 3541898
Flit latency average = 9.54166
	minimum = 6
	maximum = 34
Slowest flit = 6721550
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00877543
	minimum = 0.00773828 (at node 6)
	maximum = 0.0100158 (at node 29)
Accepted packet rate average = 0.00877543
	minimum = 0.00773828 (at node 6)
	maximum = 0.0100158 (at node 29)
Injected flit rate average = 0.0131718
	minimum = 0.00774159 (at node 22)
	maximum = 0.020025 (at node 29)
Accepted flit rate average= 0.0131718
	minimum = 0.00994969 (at node 32)
	maximum = 0.016022 (at node 3)
Injected packet length average = 1.50099
Accepted packet length average = 1.50099
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.185 (14 samples)
	minimum = 6 (14 samples)
	maximum = 114.857 (14 samples)
Network latency average = 10.2009 (14 samples)
	minimum = 6 (14 samples)
	maximum = 105.357 (14 samples)
Flit latency average = 10.1209 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.5 (14 samples)
Fragmentation average = 0.0375376 (14 samples)
	minimum = 0 (14 samples)
	maximum = 43.6429 (14 samples)
Injected packet rate average = 0.0570039 (14 samples)
	minimum = 0.0506977 (14 samples)
	maximum = 0.0648904 (14 samples)
Accepted packet rate average = 0.0570039 (14 samples)
	minimum = 0.0506977 (14 samples)
	maximum = 0.0648904 (14 samples)
Injected flit rate average = 0.105728 (14 samples)
	minimum = 0.074638 (14 samples)
	maximum = 0.145217 (14 samples)
Accepted flit rate average = 0.105728 (14 samples)
	minimum = 0.0951385 (14 samples)
	maximum = 0.114589 (14 samples)
Injected packet size average = 1.85475 (14 samples)
Accepted packet size average = 1.85475 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 37 sec (2977 sec)
gpgpu_simulation_rate = 104965 (inst/sec)
gpgpu_simulation_rate = 1710 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 41860
gpu_sim_insn = 23069312
gpu_ipc =     551.1064
gpu_tot_sim_cycle = 5355614
gpu_tot_sim_insn = 335552068
gpu_tot_ipc =      62.6543
gpu_tot_issued_cta = 983040
max_total_param_size = 0
gpu_stall_dramfull = 343614
gpu_stall_icnt2sh    = 101843
partiton_reqs_in_parallel = 920912
partiton_reqs_in_parallel_total    = 37900798
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =       7.2488
partiton_reqs_in_parallel_util = 920912
partiton_reqs_in_parallel_util_total    = 37900798
gpu_sim_cycle_parition_util = 41860
gpu_tot_sim_cycle_parition_util    = 1737663
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      21.8158
partiton_replys_in_parallel = 196864
partiton_replys_in_parallel_total    = 1837166
L2_BW  =     445.7610 GB/Sec
L2_BW_total  =      35.9984 GB/Sec
gpu_total_sim_rate=104925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11997412
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5832704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5830912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11991113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5832704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11997412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
29105, 28460, 28621, 28391, 28729, 28360, 28749, 28283, 28474, 28131, 28529, 28072, 28401, 27892, 28269, 27637, 28283, 27595, 28055, 27449, 28063, 27436, 27845, 27203, 27679, 27296, 27607, 27064, 27604, 27009, 27643, 26758, 
gpgpu_n_tot_thrd_icount = 704923776
gpgpu_n_tot_w_icount = 22028868
gpgpu_n_stall_shd_mem = 435224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1377780
gpgpu_n_mem_write_global = 655998
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22021620
gpgpu_n_store_insn = 10486395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93323264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708607	W0_Idle:66764762	W0_Scoreboard:11911222	W1:8772	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:22020087	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11020208 {8:1377526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45114288 {40:66174,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84461168 {40:460022,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5247984 {8:655998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 414 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5355613 
mrq_lat_table:287835 	16670 	25403 	47886 	93337 	138904 	199968 	113197 	72532 	7951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1166904 	714124 	134638 	11500 	777 	18 	1777 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	1676892 	183545 	15044 	4981 	87582 	42242 	16449 	597 	6 	777 	18 	1777 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	923731 	430235 	23808 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131552 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1012 	126 	176 	2 	20 	9 	21 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.127071  8.201950  6.629330  6.886091  6.671429  7.164962  8.288462  8.176385  6.911084  6.852835  6.322581  6.705536  7.444149  7.926241  6.447020  6.539150 
dram[1]:  8.053425  8.381224  6.638568  7.033048  7.070529  7.363517  7.978632  8.367165  6.706856  7.128141  6.494845  6.813702  7.937500  8.172515  6.343818  6.507230 
dram[2]:  7.888889  8.521739  6.576174  6.889556  7.121982  7.227097  8.224669  8.053084  6.637427  6.960736  6.411299  6.726303  7.769124  8.017217  6.311351  6.519509 
dram[3]:  8.132597  8.420601  6.513083  6.654651  6.661520  6.990025  7.883263  8.007143  6.788024  7.040994  6.704142  6.880000  7.245796  7.614966  6.189619  6.239872 
dram[4]:  8.038199  8.588321  6.491487  6.580942  6.729017  7.242894  7.826816  8.300296  6.888350  7.165404  6.721234  6.834940  7.371542  8.088278  6.296774  6.508889 
dram[5]:  7.936572  8.279887  6.290110  6.773964  6.942999  7.087231  7.719008  8.177842  6.985203  6.885922  6.373737  6.733096  7.469960  7.849719  6.118998  6.480620 
dram[6]:  7.893960  8.271068  6.222343  6.552631  6.997500  6.950434  8.063400  8.541159  6.737841  6.891990  6.554273  6.770883  7.753121  7.746537  6.350649  6.576880 
dram[7]:  7.856000  8.447633  6.434832  6.451068  7.122138  7.379447  7.829609  8.250368  6.708038  7.002469  6.551445  6.613769  7.689134  8.147230  6.231915  6.573034 
dram[8]:  7.690600  8.402283  6.424242  6.718310  7.105330  7.367454  7.844538  8.409910  6.476625  7.024753  6.450512  6.677268  7.575675  7.605156  6.320735  6.518931 
dram[9]:  8.025886  8.443329  6.308370  6.532497  7.283485  7.361367  8.032951  8.363229  6.533333  6.735782  6.513203  6.672151  7.503347  7.466755  6.460860  6.522272 
dram[10]:  8.064384  8.646109  6.426487  6.754427  7.065574  7.276623  7.772538  8.436747  6.565318  6.676056  6.657277  6.881212  7.596206  7.831006  6.339112  6.704467 
average row locality = 1003768/140739 = 7.132124
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3454      3454      3379      3378      3315      3316      3314      3319      3316      3316      3298      3304      3265      3259      3417      3419 
dram[1]:      3453      3458      3382      3381      3317      3317      3316      3316      3314      3315      3294      3293      3258      3260      3420      3420 
dram[2]:      3458      3455      3378      3378      3315      3315      3314      3320      3315      3315      3298      3297      3257      3258      3419      3420 
dram[3]:      3454      3457      3371      3371      3316      3319      3315      3317      3312      3313      3293      3297      3265      3264      3418      3424 
dram[4]:      3459      3458      3371      3374      3317      3315      3317      3316      3314      3316      3293      3295      3262      3260      3427      3431 
dram[5]:      3453      3456      3371      3371      3315      3319      3316      3319      3312      3314      3300      3297      3260      3258      3434      3428 
dram[6]:      3458      3455      3375      3371      3315      3318      3315      3314      3317      3317      3297      3295      3259      3261      3438      3430 
dram[7]:      3457      3455      3372      3374      3315      3315      3316      3317      3317      3314      3293      3291      3261      3258      3431      3427 
dram[8]:      3456      3456      3369      3372      3315      3320      3315      3315      3323      3316      3295      3295      3266      3267      3426      3428 
dram[9]:      3454      3453      3373      3372      3314      3315      3317      3313      3314      3316      3295      3296      3267      3272      3429      3431 
dram[10]:      3458      3455      3371      3369      3314      3314      3316      3314      3316      3320      3295      3296      3266      3267      3427      3428 
total reads: 588742
bank skew: 3459/3257 = 1.06
chip skew: 53535/53506 = 1.00
number of total write accesses:
dram[0]:      2430      2435      2362      2365      2289      2287      2289      2290      2358      2365      2386      2389      2333      2329      2424      2427 
dram[1]:      2426      2434      2367      2365      2297      2294      2285      2290      2360      2359      2376      2376      2330      2330      2429      2430 
dram[2]:      2435      2425      2363      2361      2290      2286      2287      2293      2360      2358      2376      2380      2329      2330      2419      2428 
dram[3]:      2434      2429      2354      2352      2293      2287      2290      2288      2356      2355      2372      2379      2336      2333      2425      2429 
dram[4]:      2433      2425      2348      2358      2295      2291      2287      2295      2362      2359      2373      2378      2333      2329      2429      2427 
dram[5]:      2428      2431      2353      2353      2288      2287      2288      2291      2353      2360      2379      2379      2335      2331      2428      2424 
dram[6]:      2423      2434      2362      2356      2283      2291      2281      2289      2363      2362      2379      2379      2331      2332      2430      2430 
dram[7]:      2435      2433      2355      2361      2283      2286      2290      2285      2358      2358      2374      2377      2329      2331      2427      2423 
dram[8]:      2435      2434      2355      2352      2284      2294      2286      2286      2357      2360      2375      2374      2340      2338      2427      2426 
dram[9]:      2437      2432      2355      2357      2287      2287      2290      2282      2370      2369      2378      2382      2338      2343      2431      2426 
dram[10]:      2429      2433      2355      2352      2289      2289      2288      2288      2363      2368      2377      2381      2340      2340      2424      2425 
total reads: 415026
bank skew: 2437/2281 = 1.07
chip skew: 37764/37705 = 1.00
average mf latency per bank:
dram[0]:        895       904       632       642      1093      1102       964       977       665       677       897       905       842       849       664       678
dram[1]:        906       916       634       643      1093      1093       971       976       668       666       914       915       837       844       670       680
dram[2]:        905       914       631       638      1070      1077      1010      1015       663       668       900       909       897       907       669       675
dram[3]:        905       913       631       647      1063      1070      1012       995       666       673       905       914       895       903       670       677
dram[4]:        908       914       638       641      1125      1132       991       996       669       672       906       906       876       814       683       684
dram[5]:        903       911       633       641      1124      1132       989       999       666       676       860       864       806       813       679       685
dram[6]:        903       912       632       639      1129      1132       990       994       673       671       856       864       803       813       681       685
dram[7]:        919       923       632       637      1130      1135      1044      1057       666       667       862       857       805       815       681       680
dram[8]:        912       870       649       654      1124      1128      1030      1036       661       664       843       846       828       835       660       660
dram[9]:        869       876       648       663      1126      1135       995       956       673       680       847       851       832       838       668       678
dram[10]:        868       875       647       633      1095      1104       947       953       673       680       898       903       828       837       670       677
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956343 n_act=12782 n_pre=12766 n_req=91281 n_rd=214092 n_write=109645 bw_util=0.1959
n_activity=808900 dram_eff=0.8004
bk0: 13816a 3125135i bk1: 13816a 3118418i bk2: 13516a 3124194i bk3: 13512a 3116147i bk4: 13260a 3125862i bk5: 13264a 3120887i bk6: 13256a 3136891i bk7: 13276a 3128921i bk8: 13264a 3136543i bk9: 13264a 3127459i bk10: 13192a 3121892i bk11: 13216a 3117633i bk12: 13060a 3124900i bk13: 13036a 3118354i bk14: 13668a 3123489i bk15: 13676a 3115625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956801 n_act=12600 n_pre=12584 n_req=91262 n_rd=214056 n_write=109587 bw_util=0.1958
n_activity=807954 dram_eff=0.8011
bk0: 13812a 3124512i bk1: 13832a 3116055i bk2: 13528a 3120767i bk3: 13524a 3117531i bk4: 13268a 3127287i bk5: 13268a 3120327i bk6: 13264a 3132934i bk7: 13264a 3126118i bk8: 13256a 3135754i bk9: 13260a 3131368i bk10: 13176a 3120370i bk11: 13172a 3117748i bk12: 13032a 3127321i bk13: 13040a 3121462i bk14: 13680a 3120036i bk15: 13680a 3111872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956583 n_act=12720 n_pre=12704 n_req=91232 n_rd=214048 n_write=109573 bw_util=0.1958
n_activity=809545 dram_eff=0.7995
bk0: 13832a 3120634i bk1: 13820a 3119097i bk2: 13512a 3122906i bk3: 13512a 3119263i bk4: 13260a 3128952i bk5: 13260a 3119835i bk6: 13256a 3138178i bk7: 13280a 3128306i bk8: 13260a 3132405i bk9: 13260a 3129656i bk10: 13192a 3119898i bk11: 13188a 3118679i bk12: 13028a 3128659i bk13: 13032a 3120820i bk14: 13676a 3124009i bk15: 13680a 3114651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956264 n_act=12917 n_pre=12901 n_req=91218 n_rd=214024 n_write=109522 bw_util=0.1958
n_activity=808906 dram_eff=0.8
bk0: 13816a 3124171i bk1: 13828a 3120245i bk2: 13484a 3124217i bk3: 13484a 3117157i bk4: 13264a 3126335i bk5: 13276a 3120569i bk6: 13260a 3133217i bk7: 13268a 3128546i bk8: 13248a 3136107i bk9: 13252a 3130772i bk10: 13172a 3121191i bk11: 13188a 3116529i bk12: 13060a 3125387i bk13: 13056a 3120373i bk14: 13672a 3119448i bk15: 13696a 3112893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956521 n_act=12739 n_pre=12723 n_req=91247 n_rd=214100 n_write=109545 bw_util=0.1958
n_activity=810174 dram_eff=0.799
bk0: 13836a 3121227i bk1: 13832a 3118846i bk2: 13484a 3124832i bk3: 13496a 3113375i bk4: 13268a 3127183i bk5: 13260a 3120532i bk6: 13268a 3134415i bk7: 13264a 3127473i bk8: 13256a 3135244i bk9: 13264a 3128360i bk10: 13172a 3122817i bk11: 13180a 3116870i bk12: 13048a 3123765i bk13: 13040a 3118537i bk14: 13708a 3121907i bk15: 13724a 3116743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99469
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956227 n_act=12908 n_pre=12892 n_req=91231 n_rd=214092 n_write=109509 bw_util=0.1958
n_activity=811388 dram_eff=0.7976
bk0: 13812a 3124968i bk1: 13824a 3120225i bk2: 13484a 3121555i bk3: 13484a 3119577i bk4: 13260a 3128881i bk5: 13276a 3119921i bk6: 13264a 3134074i bk7: 13276a 3128185i bk8: 13248a 3138064i bk9: 13256a 3130052i bk10: 13200a 3119538i bk11: 13188a 3117554i bk12: 13040a 3126965i bk13: 13032a 3121080i bk14: 13736a 3118209i bk15: 13712a 3116418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95095
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956219 n_act=12839 n_pre=12823 n_req=91260 n_rd=214140 n_write=109607 bw_util=0.1959
n_activity=810360 dram_eff=0.799
bk0: 13832a 3121326i bk1: 13820a 3115289i bk2: 13500a 3120868i bk3: 13484a 3114801i bk4: 13260a 3129520i bk5: 13272a 3119669i bk6: 13260a 3135966i bk7: 13256a 3130423i bk8: 13268a 3132993i bk9: 13268a 3126041i bk10: 13188a 3118916i bk11: 13180a 3114584i bk12: 13036a 3128796i bk13: 13044a 3118658i bk14: 13752a 3120119i bk15: 13720a 3115259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956493 n_act=12787 n_pre=12771 n_req=91218 n_rd=214052 n_write=109525 bw_util=0.1958
n_activity=808708 dram_eff=0.8002
bk0: 13828a 3123179i bk1: 13820a 3119349i bk2: 13488a 3122639i bk3: 13496a 3114157i bk4: 13260a 3130737i bk5: 13260a 3121321i bk6: 13264a 3133022i bk7: 13268a 3129293i bk8: 13268a 3134595i bk9: 13256a 3129910i bk10: 13172a 3121553i bk11: 13164a 3116800i bk12: 13044a 3127117i bk13: 13032a 3122021i bk14: 13724a 3121868i bk15: 13708a 3116673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96436
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956189 n_act=12854 n_pre=12838 n_req=91257 n_rd=214136 n_write=109611 bw_util=0.1959
n_activity=808902 dram_eff=0.8005
bk0: 13824a 3119667i bk1: 13824a 3118672i bk2: 13476a 3126070i bk3: 13488a 3118990i bk4: 13260a 3128769i bk5: 13280a 3120514i bk6: 13260a 3135202i bk7: 13260a 3129035i bk8: 13292a 3131335i bk9: 13264a 3131008i bk10: 13180a 3120125i bk11: 13180a 3117263i bk12: 13064a 3127000i bk13: 13068a 3120939i bk14: 13704a 3121541i bk15: 13712a 3115793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.951
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0x800ff280, atomic=0 1 entries : 0x7f0d92dec6c0 :  mf: uid=20283805, sid13:w02, part=9, addr=0x800ff280, load , size=32, unknown  status = IN_PARTITION_DRAM (5355613), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956179 n_act=12853 n_pre=12837 n_req=91295 n_rd=214123 n_write=109636 bw_util=0.1959
n_activity=809705 dram_eff=0.7997
bk0: 13816a 3122012i bk1: 13812a 3118968i bk2: 13492a 3122034i bk3: 13488a 3115762i bk4: 13256a 3129995i bk5: 13260a 3122035i bk6: 13268a 3135252i bk7: 13252a 3128598i bk8: 13256a 3134045i bk9: 13264a 3130207i bk10: 13180a 3119188i bk11: 13183a 3115438i bk12: 13068a 3126586i bk13: 13088a 3118206i bk14: 13716a 3121673i bk15: 13724a 3115277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9698
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3305628 n_nop=2956497 n_act=12741 n_pre=12725 n_req=91267 n_rd=214104 n_write=109561 bw_util=0.1958
n_activity=808054 dram_eff=0.8011
bk0: 13832a 3123965i bk1: 13820a 3118891i bk2: 13484a 3123758i bk3: 13476a 3119074i bk4: 13256a 3130457i bk5: 13256a 3122548i bk6: 13264a 3132438i bk7: 13256a 3129671i bk8: 13264a 3132434i bk9: 13280a 3128195i bk10: 13180a 3119273i bk11: 13184a 3115024i bk12: 13064a 3125640i bk13: 13068a 3119785i bk14: 13708a 3124623i bk15: 13712a 3116533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95804

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92499, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43888, Reservation_fails = 136
L2_cache_bank[1]: Access = 92518, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43843, Reservation_fails = 214
L2_cache_bank[2]: Access = 92413, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43807, Reservation_fails = 190
L2_cache_bank[3]: Access = 92441, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43847, Reservation_fails = 196
L2_cache_bank[4]: Access = 92406, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43816, Reservation_fails = 164
L2_cache_bank[5]: Access = 92434, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43829, Reservation_fails = 181
L2_cache_bank[6]: Access = 92387, Miss = 26744, Miss_rate = 0.289, Pending_hits = 43828, Reservation_fails = 190
L2_cache_bank[7]: Access = 92419, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43889, Reservation_fails = 156
L2_cache_bank[8]: Access = 92442, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43833, Reservation_fails = 211
L2_cache_bank[9]: Access = 92465, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43872, Reservation_fails = 134
L2_cache_bank[10]: Access = 92448, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43825, Reservation_fails = 176
L2_cache_bank[11]: Access = 92456, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43879, Reservation_fails = 173
L2_cache_bank[12]: Access = 92447, Miss = 26774, Miss_rate = 0.290, Pending_hits = 43797, Reservation_fails = 189
L2_cache_bank[13]: Access = 92468, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43848, Reservation_fails = 194
L2_cache_bank[14]: Access = 92432, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43848, Reservation_fails = 227
L2_cache_bank[15]: Access = 92433, Miss = 26751, Miss_rate = 0.289, Pending_hits = 43843, Reservation_fails = 166
L2_cache_bank[16]: Access = 92475, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43863, Reservation_fails = 153
L2_cache_bank[17]: Access = 92483, Miss = 26769, Miss_rate = 0.289, Pending_hits = 43834, Reservation_fails = 136
L2_cache_bank[18]: Access = 92487, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43891, Reservation_fails = 144
L2_cache_bank[19]: Access = 92507, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43886, Reservation_fails = 150
L2_cache_bank[20]: Access = 92486, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43848, Reservation_fails = 160
L2_cache_bank[21]: Access = 92484, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43911, Reservation_fails = 137
L2_total_cache_accesses = 2034030
L2_total_cache_misses = 588742
L2_total_cache_miss_rate = 0.2894
L2_total_cache_pending_hits = 964725
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 843413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1377780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=4330266
icnt_total_pkts_simt_to_mem=3280106
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.726
	minimum = 6
	maximum = 61
Network latency average = 9.95257
	minimum = 6
	maximum = 60
Slowest packet = 3679787
Flit latency average = 9.09076
	minimum = 6
	maximum = 60
Slowest flit = 7569783
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0940605
	minimum = 0.0836977 (at node 19)
	maximum = 0.106942 (at node 29)
Accepted packet rate average = 0.0940605
	minimum = 0.0836977 (at node 19)
	maximum = 0.106942 (at node 29)
Injected flit rate average = 0.18806
	minimum = 0.139504 (at node 19)
	maximum = 0.249277 (at node 29)
Accepted flit rate average= 0.18806
	minimum = 0.17805 (at node 35)
	maximum = 0.196541 (at node 25)
Injected packet length average = 1.99935
Accepted packet length average = 1.99935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1544 (15 samples)
	minimum = 6 (15 samples)
	maximum = 111.267 (15 samples)
Network latency average = 10.1844 (15 samples)
	minimum = 6 (15 samples)
	maximum = 102.333 (15 samples)
Flit latency average = 10.0522 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.533 (15 samples)
Fragmentation average = 0.035035 (15 samples)
	minimum = 0 (15 samples)
	maximum = 40.7333 (15 samples)
Injected packet rate average = 0.0594744 (15 samples)
	minimum = 0.0528977 (15 samples)
	maximum = 0.0676938 (15 samples)
Accepted packet rate average = 0.0594744 (15 samples)
	minimum = 0.0528977 (15 samples)
	maximum = 0.0676938 (15 samples)
Injected flit rate average = 0.111217 (15 samples)
	minimum = 0.0789624 (15 samples)
	maximum = 0.152155 (15 samples)
Accepted flit rate average = 0.111217 (15 samples)
	minimum = 0.100666 (15 samples)
	maximum = 0.120053 (15 samples)
Injected packet size average = 1.86999 (15 samples)
Accepted packet size average = 1.86999 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 18 sec (3198 sec)
gpgpu_simulation_rate = 104925 (inst/sec)
gpgpu_simulation_rate = 1674 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 580041
gpu_sim_insn = 20978048
gpu_ipc =      36.1665
gpu_tot_sim_cycle = 6157805
gpu_tot_sim_insn = 356530116
gpu_tot_ipc =      57.8989
gpu_tot_issued_cta = 1048576
max_total_param_size = 0
gpu_stall_dramfull = 343614
gpu_stall_icnt2sh    = 102355
partiton_reqs_in_parallel = 12760902
partiton_reqs_in_parallel_total    = 38821710
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3768
partiton_reqs_in_parallel_util = 12760902
partiton_reqs_in_parallel_util_total    = 38821710
gpu_sim_cycle_parition_util = 580041
gpu_tot_sim_cycle_parition_util    = 1779523
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8611
partiton_replys_in_parallel = 67200
partiton_replys_in_parallel_total    = 2034030
L2_BW  =      10.9811 GB/Sec
L2_BW_total  =      32.3432 GB/Sec
gpu_total_sim_rate=94948

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12787428
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6356992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6355200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12781129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6356992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12787428
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31129, 30369, 30599, 30300, 30661, 30269, 30658, 30123, 30357, 29879, 30369, 29774, 30195, 29571, 30063, 29270, 29985, 29159, 29757, 28990, 29673, 28931, 29409, 28675, 29220, 28768, 29148, 28536, 29122, 28458, 29184, 28184, 
gpgpu_n_tot_thrd_icount = 749197440
gpgpu_n_tot_w_icount = 23412420
gpgpu_n_stall_shd_mem = 435224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1444852
gpgpu_n_mem_write_global = 656126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23071732
gpgpu_n_store_insn = 10486523
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 101711872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1889909	W0_Idle:95731143	W0_Scoreboard:13856655	W1:16068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:23396343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11554736 {8:1444342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45119408 {40:66302,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87133808 {40:526838,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5249008 {8:656126,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 408 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6155100 
mrq_lat_table:298414 	17282 	25701 	48296 	94747 	138936 	199968 	113197 	72532 	7951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1222750 	725184 	134809 	11565 	784 	45 	1787 	1805 	908 	1114 	255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55 	1738220 	188894 	15052 	4981 	87800 	42242 	16542 	703 	43 	784 	45 	1787 	1805 	908 	1114 	255 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	972112 	448795 	23939 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1139 	171 	201 	3 	28 	14 	24 	9 	13 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    273109    279623    250842    251215    251029    250851    249288    249272    249254    269133    250971    263193    281348    264220 
dram[1]:    250893    250996    279607    279632    251216    251243    250982    251095    249274    249303    249328    249306    278347    263108    251129    264261 
dram[2]:    267738    263244    277730    266940    251091    251163    250990    251002    249086    249224    249226    249320    262938    250889    279045    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    254917    251119    281358 
dram[4]:    273396    274419    279632    273299    250896    250937    250950    250984    249240    249241    249235    249268    263123    250919    252012    251140 
dram[5]:    264096    280998    270443    267504    250948    250945    250996    250958    249242    249261    249328    255892    249731    275644    261659    252038 
dram[6]:    251050    273483    250941    279624    251135    250893    250879    250920    249273    249265    255122    249332    250506    249762    251012    264229 
dram[7]:    272010    258880    263801    279641    250841    251178    251005    250915    249205    248392    249320    249343    263112    271930    251118    264239 
dram[8]:    250933    277952    273534    251035    250977    251152    251055    250941    249234    249291    249460    249416    249358    250853    274799    251148 
dram[9]:    270030    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    271177    263119    263142    260065    264248 
dram[10]:    271605    280814    279641    279641    250935    250929    250980    250943    249260    249304    249311    271415    263140    249677    251104    251226 
average row accesses per activate:
dram[0]:  7.994631  8.054054  6.511758  6.679678  6.515464  6.935366  8.311403  8.197407  6.657804  6.636364  6.133121  6.533409  7.250960  7.803867  6.308431  6.401515 
dram[1]:  7.955883  8.248962  6.491639  6.868949  6.887545  7.135338  7.917827  8.312865  6.466891  6.914663  6.362528  6.630485  7.805249  8.071428  6.158004  6.334402 
dram[2]:  7.732814  8.377465  6.441861  6.691599  6.925700  6.977887  8.191643  7.919333  6.426339  6.746776  6.208423  6.515289  7.588710  7.942335  6.162670  6.395248 
dram[3]:  8.026955  8.293872  6.334061  6.510662  6.464245  6.756532  7.854972  7.987360  6.547836  6.811611  6.580275  6.644342  7.087609  7.457181  6.060451  6.099794 
dram[4]:  7.874505  8.441134  6.314815  6.428097  6.537313  7.102372  7.752044  8.203170  6.725467  6.951691  6.567506  6.673635  7.298065  7.904895  6.180208  6.371644 
dram[5]:  7.843215  8.167353  6.126716  6.568516  6.747331  6.877872  7.715061  8.176724  6.771496  6.687572  6.236443  6.543800  7.318241  7.721312  5.986882  6.342612 
dram[6]:  7.817346  8.000000  6.072025  6.373216  6.793062  6.780691  8.085470  8.548872  6.500564  6.743560  6.328933  6.606896  7.606998  7.564171  6.202505  6.429501 
dram[7]:  7.734111  8.293463  6.238709  6.321001  6.870773  7.060794  7.821183  8.147565  6.469663  6.803782  6.390434  6.446689  7.501326  7.963380  6.075819  6.386437 
dram[8]:  7.522068  8.300836  6.250000  6.601367  6.895631  7.139098  7.786301  8.312865  6.290393  6.766158  6.316832  6.473506  7.406005  7.448095  6.201047  6.342246 
dram[9]:  7.946667  8.272223  6.129747  6.428571  7.094882  7.080946  7.987360  8.311859  6.342134  6.538549  6.349171  6.460157  7.361039  7.372727  6.306057  6.401728 
dram[10]:  7.955941  8.465909  6.225322  6.550282  6.851807  7.082192  7.699594  8.366177  6.295852  6.445810  6.509626  6.702797  7.448095  7.640162  6.181439  6.551991 
average row locality = 1017109/145922 = 6.970224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3505      3506      3428      3428      3367      3368      3364      3368      3369      3370      3348      3354      3310      3301      3468      3469 
dram[1]:      3503      3511      3433      3430      3368      3368      3367      3367      3371      3363      3339      3341      3300      3301      3474      3473 
dram[2]:      3508      3506      3429      3428      3365      3364      3366      3370      3366      3365      3347      3348      3300      3298      3470      3472 
dram[3]:      3504      3507      3423      3424      3371      3371      3365      3368      3361      3363      3341      3347      3306      3306      3469      3477 
dram[4]:      3511      3508      3422      3426      3369      3367      3371      3367      3364      3365      3342      3343      3303      3304      3479      3483 
dram[5]:      3505      3505      3424      3422      3368      3369      3366      3368      3364      3366      3346      3347      3303      3301      3485      3480 
dram[6]:      3506      3507      3430      3424      3365      3367      3364      3364      3372      3365      3347      3344      3302      3306      3491      3479 
dram[7]:      3507      3510      3424      3423      3374      3372      3365      3368      3368      3366      3343      3342      3304      3302      3483      3483 
dram[8]:      3510      3507      3420      3421      3366      3372      3368      3368      3373      3366      3342      3343      3311      3310      3475      3481 
dram[9]:      3505      3505      3430      3424      3364      3366      3367      3364      3364      3366      3343      3345      3311      3315      3482      3481 
dram[10]:      3508      3507      3422      3419      3366      3366      3370      3368      3372      3370      3345      3345      3310      3310      3480      3477 
total reads: 597547
bank skew: 3511/3298 = 1.06
chip skew: 54335/54302 = 1.00
number of total write accesses:
dram[0]:      2451      2454      2387      2390      2321      2319      2321      2321      2390      2397      2411      2415      2353      2349      2443      2446 
dram[1]:      2448      2453      2390      2388      2328      2326      2318      2319      2391      2390      2400      2401      2351      2349      2450      2456 
dram[2]:      2454      2442      2388      2387      2321      2316      2319      2324      2392      2390      2402      2405      2346      2349      2440      2450 
dram[3]:      2452      2448      2379      2377      2324      2318      2322      2319      2388      2386      2397      2407      2357      2354      2446      2452 
dram[4]:      2450      2443      2375      2385      2325      2322      2319      2326      2393      2391      2398      2403      2353      2348      2454      2449 
dram[5]:      2448      2449      2378      2378      2320      2319      2320      2323      2385      2392      2404      2405      2354      2351      2448      2444 
dram[6]:      2443      2453      2387      2382      2314      2322      2312      2321      2394      2394      2406      2404      2350      2352      2451      2449 
dram[7]:      2456      2453      2378      2386      2315      2319      2321      2319      2390      2390      2402      2402      2352      2352      2447      2450 
dram[8]:      2455      2453      2380      2375      2316      2325      2316      2318      2389      2392      2400      2399      2362      2358      2447      2449 
dram[9]:      2455      2451      2381      2381      2319      2320      2320      2313      2401      2401      2403      2411      2357      2362      2452      2447 
dram[10]:      2451      2453      2380      2378      2321      2321      2320      2321      2395      2399      2403      2406      2358      2359      2448      2446 
total reads: 419562
bank skew: 2456/2312 = 1.06
chip skew: 38174/38118 = 1.00
average mf latency per bank:
dram[0]:        935       908       640       650      1094      1104       966       979       672       683       901       909       847       853       673       685
dram[1]:        910       921       642       659      1093      1093       972       978       676       673       917       918       841       848       687       687
dram[2]:        910       920       639       646      1070      1078      1011      1016       669       674       903       913       900       911       676       695
dram[3]:        909       917       638       654      1063      1070      1013       997       672       679       911       921       898       906       679       684
dram[4]:        913       943       645       649      1129      1131       994       997       675       678       910       909       880       818       689       691
dram[5]:        907       916       641       648      1123      1132       990      1000       673       682       864       867       810       817       686       692
dram[6]:        907       917       639       647      1129      1136       991       995       679       677       859       869       808       817       699       692
dram[7]:        923       927       639       644      1130      1134      1045      1058       672       675       865       861       809       819       688       687
dram[8]:        952       875       657       666      1128      1129      1054      1037       668       670       846       851       832       838       667       667
dram[9]:        874       880       655       670      1126      1134       997       958       679       687       851       854       836       843       676       685
dram[10]:        874       881       655       640      1096      1106       949       956       679       687       901       907       833       842       680       684
maximum mf latency per bank:
dram[0]:     215199    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     76451
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     209694    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027631 n_act=13243 n_pre=13227 n_req=92491 n_rd=217292 n_write=111285 bw_util=0.1499
n_activity=833393 dram_eff=0.7885
bk0: 14020a 4200881i bk1: 14024a 4193969i bk2: 13712a 4199723i bk3: 13712a 4191450i bk4: 13468a 4201004i bk5: 13472a 4195861i bk6: 13456a 4212562i bk7: 13472a 4204531i bk8: 13476a 4211534i bk9: 13480a 4202424i bk10: 13392a 4197111i bk11: 13416a 4192901i bk12: 13240a 4200532i bk13: 13204a 4194006i bk14: 13872a 4199016i bk15: 13876a 4190951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4028121 n_act=13055 n_pre=13039 n_req=92467 n_rd=217236 n_write=111227 bw_util=0.1499
n_activity=832366 dram_eff=0.7892
bk0: 14012a 4200167i bk1: 14044a 4191714i bk2: 13732a 4196238i bk3: 13720a 4193000i bk4: 13472a 4202350i bk5: 13472a 4195296i bk6: 13468a 4208484i bk7: 13468a 4201628i bk8: 13484a 4210787i bk9: 13452a 4206498i bk10: 13356a 4195920i bk11: 13364a 4193067i bk12: 13200a 4203126i bk13: 13204a 4197348i bk14: 13896a 4195362i bk15: 13892a 4186931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02052
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027895 n_act=13199 n_pre=13183 n_req=92427 n_rd=217208 n_write=111193 bw_util=0.1499
n_activity=834138 dram_eff=0.7874
bk0: 14032a 4196297i bk1: 14024a 4194853i bk2: 13716a 4198293i bk3: 13712a 4194514i bk4: 13460a 4204140i bk5: 13456a 4194959i bk6: 13464a 4213533i bk7: 13480a 4203706i bk8: 13464a 4207489i bk9: 13460a 4204593i bk10: 13388a 4195104i bk11: 13392a 4193815i bk12: 13200a 4204445i bk13: 13192a 4196685i bk14: 13880a 4199469i bk15: 13888a 4190040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027520 n_act=13392 n_pre=13376 n_req=92429 n_rd=217212 n_write=111178 bw_util=0.1499
n_activity=833665 dram_eff=0.7878
bk0: 14016a 4199901i bk1: 14028a 4196039i bk2: 13692a 4199536i bk3: 13696a 4192521i bk4: 13484a 4201178i bk5: 13484a 4195528i bk6: 13460a 4208698i bk7: 13472a 4204035i bk8: 13444a 4211178i bk9: 13452a 4205788i bk10: 13364a 4196596i bk11: 13388a 4191692i bk12: 13224a 4201079i bk13: 13224a 4195943i bk14: 13876a 4194952i bk15: 13908a 4188260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027837 n_act=13184 n_pre=13168 n_req=92458 n_rd=217296 n_write=111193 bw_util=0.1499
n_activity=834384 dram_eff=0.7874
bk0: 14044a 4196941i bk1: 14032a 4194510i bk2: 13688a 4200065i bk3: 13704a 4188561i bk4: 13476a 4202238i bk5: 13468a 4195620i bk6: 13484a 4209810i bk7: 13468a 4202782i bk8: 13456a 4210545i bk9: 13460a 4203446i bk10: 13368a 4198216i bk11: 13372a 4192288i bk12: 13212a 4199647i bk13: 13216a 4194214i bk14: 13916a 4197344i bk15: 13932a 4192061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01431
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027545 n_act=13362 n_pre=13346 n_req=92437 n_rd=217276 n_write=111149 bw_util=0.1499
n_activity=835317 dram_eff=0.7863
bk0: 14020a 4200700i bk1: 14020a 4196011i bk2: 13696a 4196845i bk3: 13688a 4194798i bk4: 13472a 4203947i bk5: 13476a 4195032i bk6: 13464a 4209642i bk7: 13472a 4203601i bk8: 13456a 4213167i bk9: 13464a 4205073i bk10: 13384a 4194955i bk11: 13388a 4192808i bk12: 13212a 4202603i bk13: 13204a 4196753i bk14: 13940a 4193715i bk15: 13920a 4191855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98132
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027503 n_act=13308 n_pre=13292 n_req=92467 n_rd=217332 n_write=111243 bw_util=0.1499
n_activity=835178 dram_eff=0.7868
bk0: 14024a 4197127i bk1: 14028a 4190703i bk2: 13720a 4196087i bk3: 13696a 4189998i bk4: 13460a 4204653i bk5: 13468a 4194773i bk6: 13456a 4211718i bk7: 13456a 4205997i bk8: 13488a 4207976i bk9: 13460a 4201280i bk10: 13388a 4194126i bk11: 13376a 4189875i bk12: 13208a 4204560i bk13: 13224a 4194228i bk14: 13964a 4195405i bk15: 13916a 4190703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99868
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027539 n_act=13293 n_pre=13277 n_req=92466 n_rd=217336 n_write=111233 bw_util=0.1499
n_activity=835013 dram_eff=0.787
bk0: 14028a 4198880i bk1: 14040a 4195012i bk2: 13696a 4197963i bk3: 13692a 4189680i bk4: 13496a 4205777i bk5: 13488a 4196007i bk6: 13460a 4208725i bk7: 13472a 4204659i bk8: 13472a 4209669i bk9: 13464a 4204975i bk10: 13372a 4196874i bk11: 13368a 4192062i bk12: 13216a 4202709i bk13: 13208a 4197725i bk14: 13932a 4197187i bk15: 13932a 4191670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99141
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027441 n_act=13333 n_pre=13317 n_req=92467 n_rd=217332 n_write=111255 bw_util=0.1499
n_activity=833356 dram_eff=0.7886
bk0: 14040a 4195234i bk1: 14028a 4194332i bk2: 13680a 4201349i bk3: 13684a 4194422i bk4: 13464a 4203857i bk5: 13488a 4195543i bk6: 13472a 4210754i bk7: 13472a 4204287i bk8: 13492a 4206418i bk9: 13464a 4205987i bk10: 13368a 4195559i bk11: 13372a 4192568i bk12: 13244a 4202644i bk13: 13240a 4196569i bk14: 13900a 4197082i bk15: 13924a 4191117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98143
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027462 n_act=13314 n_pre=13298 n_req=92506 n_rd=217328 n_write=111276 bw_util=0.15
n_activity=834462 dram_eff=0.7876
bk0: 14020a 4197902i bk1: 14020a 4194652i bk2: 13720a 4197294i bk3: 13696a 4191286i bk4: 13456a 4205192i bk5: 13464a 4196961i bk6: 13468a 4210897i bk7: 13456a 4203987i bk8: 13456a 4209249i bk9: 13464a 4205284i bk10: 13372a 4194528i bk11: 13380a 4190517i bk12: 13244a 4202382i bk13: 13260a 4194015i bk14: 13928a 4197073i bk15: 13924a 4190652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.99548
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4382678 n_nop=4027641 n_act=13240 n_pre=13224 n_req=92494 n_rd=217340 n_write=111233 bw_util=0.1499
n_activity=834077 dram_eff=0.7879
bk0: 14032a 4199665i bk1: 14028a 4194600i bk2: 13688a 4199050i bk3: 13676a 4194226i bk4: 13464a 4205583i bk5: 13464a 4197618i bk6: 13480a 4207911i bk7: 13472a 4204986i bk8: 13488a 4207154i bk9: 13480a 4203184i bk10: 13380a 4194676i bk11: 13380a 4190391i bk12: 13240a 4201383i bk13: 13240a 4195290i bk14: 13920a 4199840i bk15: 13908a 4191848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95551, Miss = 27159, Miss_rate = 0.284, Pending_hits = 46466, Reservation_fails = 136
L2_cache_bank[1]: Access = 95578, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46435, Reservation_fails = 214
L2_cache_bank[2]: Access = 95466, Miss = 27155, Miss_rate = 0.284, Pending_hits = 46376, Reservation_fails = 190
L2_cache_bank[3]: Access = 95484, Miss = 27154, Miss_rate = 0.284, Pending_hits = 46418, Reservation_fails = 196
L2_cache_bank[4]: Access = 95456, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46394, Reservation_fails = 164
L2_cache_bank[5]: Access = 95473, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46389, Reservation_fails = 181
L2_cache_bank[6]: Access = 95419, Miss = 27140, Miss_rate = 0.284, Pending_hits = 46413, Reservation_fails = 190
L2_cache_bank[7]: Access = 95464, Miss = 27163, Miss_rate = 0.285, Pending_hits = 46466, Reservation_fails = 156
L2_cache_bank[8]: Access = 95506, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46419, Reservation_fails = 211
L2_cache_bank[9]: Access = 95515, Miss = 27163, Miss_rate = 0.284, Pending_hits = 46453, Reservation_fails = 134
L2_cache_bank[10]: Access = 95495, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46414, Reservation_fails = 176
L2_cache_bank[11]: Access = 95498, Miss = 27158, Miss_rate = 0.284, Pending_hits = 46451, Reservation_fails = 173
L2_cache_bank[12]: Access = 95505, Miss = 27177, Miss_rate = 0.285, Pending_hits = 46373, Reservation_fails = 189
L2_cache_bank[13]: Access = 95519, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46395, Reservation_fails = 194
L2_cache_bank[14]: Access = 95502, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46395, Reservation_fails = 227
L2_cache_bank[15]: Access = 95510, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46429, Reservation_fails = 166
L2_cache_bank[16]: Access = 95537, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46435, Reservation_fails = 153
L2_cache_bank[17]: Access = 95535, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46417, Reservation_fails = 136
L2_cache_bank[18]: Access = 95554, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46470, Reservation_fails = 144
L2_cache_bank[19]: Access = 95561, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46482, Reservation_fails = 150
L2_cache_bank[20]: Access = 95559, Miss = 27173, Miss_rate = 0.284, Pending_hits = 46426, Reservation_fails = 160
L2_cache_bank[21]: Access = 95543, Miss = 27162, Miss_rate = 0.284, Pending_hits = 46494, Reservation_fails = 137
L2_total_cache_accesses = 2101230
L2_total_cache_misses = 597547
L2_total_cache_miss_rate = 0.2844
L2_total_cache_pending_hits = 1021410
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 900098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1444852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 656126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=4464538
icnt_total_pkts_simt_to_mem=3347690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.63408
	minimum = 6
	maximum = 43
Network latency average = 9.38988
	minimum = 6
	maximum = 35
Slowest packet = 4068290
Flit latency average = 9.34174
	minimum = 6
	maximum = 34
Slowest flit = 7646772
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00231708
	minimum = 0.00202658 (at node 17)
	maximum = 0.0026524 (at node 43)
Accepted packet rate average = 0.00231708
	minimum = 0.00202658 (at node 17)
	maximum = 0.0026524 (at node 43)
Injected flit rate average = 0.00348004
	minimum = 0.00202745 (at node 2)
	maximum = 0.00530394 (at node 43)
Accepted flit rate average= 0.00348004
	minimum = 0.00262827 (at node 34)
	maximum = 0.00421954 (at node 24)
Injected packet length average = 1.5019
Accepted packet length average = 1.5019
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0593 (16 samples)
	minimum = 6 (16 samples)
	maximum = 107 (16 samples)
Network latency average = 10.1347 (16 samples)
	minimum = 6 (16 samples)
	maximum = 98.125 (16 samples)
Flit latency average = 10.0078 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.3125 (16 samples)
Fragmentation average = 0.0328454 (16 samples)
	minimum = 0 (16 samples)
	maximum = 38.1875 (16 samples)
Injected packet rate average = 0.055902 (16 samples)
	minimum = 0.0497183 (16 samples)
	maximum = 0.0636287 (16 samples)
Accepted packet rate average = 0.055902 (16 samples)
	minimum = 0.0497183 (16 samples)
	maximum = 0.0636287 (16 samples)
Injected flit rate average = 0.104483 (16 samples)
	minimum = 0.0741539 (16 samples)
	maximum = 0.142977 (16 samples)
Accepted flit rate average = 0.104483 (16 samples)
	minimum = 0.0945386 (16 samples)
	maximum = 0.112813 (16 samples)
Injected packet size average = 1.86904 (16 samples)
Accepted packet size average = 1.86904 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 35 sec (3755 sec)
gpgpu_simulation_rate = 94948 (inst/sec)
gpgpu_simulation_rate = 1639 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 41926
gpu_sim_insn = 23069952
gpu_ipc =     550.2541
gpu_tot_sim_cycle = 6421881
gpu_tot_sim_insn = 379600068
gpu_tot_ipc =      59.1104
gpu_tot_issued_cta = 1114112
max_total_param_size = 0
gpu_stall_dramfull = 343700
gpu_stall_icnt2sh    = 118635
partiton_reqs_in_parallel = 922286
partiton_reqs_in_parallel_total    = 51582612
partiton_level_parallism =      21.9979
partiton_level_parallism_total  =       8.1759
partiton_reqs_in_parallel_util = 922286
partiton_reqs_in_parallel_util_total    = 51582612
gpu_sim_cycle_parition_util = 41926
gpu_tot_sim_cycle_parition_util    = 2359564
partiton_level_parallism_util =      21.9979
partiton_level_parallism_util_total  =      21.8635
partiton_replys_in_parallel = 197120
partiton_replys_in_parallel_total    = 2101230
L2_BW  =     445.6381 GB/Sec
L2_BW_total  =      33.9226 GB/Sec
gpu_total_sim_rate=95641

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13574628
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6619136
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6617344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13568329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6619136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13574628
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
33154, 32373, 32576, 32277, 32632, 32267, 32629, 32121, 32355, 31850, 32367, 31751, 32193, 31569, 32061, 31241, 31968, 31110, 31728, 30961, 31671, 30935, 31353, 30646, 31197, 30712, 31119, 30507, 31120, 30402, 31182, 30128, 
gpgpu_n_tot_thrd_icount = 797481088
gpgpu_n_tot_w_icount = 24921284
gpgpu_n_stall_shd_mem = 435235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1575924
gpgpu_n_mem_write_global = 722174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25168884
gpgpu_n_store_insn = 11535611
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105906176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1940315	W0_Idle:95740050	W0_Scoreboard:14894166	W1:17604	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:24903671	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12603312 {8:1575414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49858480 {40:66814,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96570992 {40:526838,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5777392 {8:722174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 394 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6421880 
mrq_lat_table:323894 	19283 	28826 	54184 	105472 	157466 	223653 	117846 	73026 	7954 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1324075 	820476 	135312 	11565 	784 	45 	1787 	1805 	908 	1114 	255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	1912761 	210796 	15722 	4981 	87800 	42242 	16542 	703 	43 	784 	45 	1787 	1805 	908 	1114 	255 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1053803 	494886 	27226 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197728 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1217 	177 	201 	3 	28 	14 	24 	9 	13 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    273109    279623    250842    251215    251029    250851    249288    249272    249254    269133    250971    263193    281348    264220 
dram[1]:    250893    250996    279607    279632    251216    251243    250982    251095    249274    249303    249328    249306    278347    263108    251129    264261 
dram[2]:    267738    263244    277730    266940    251091    251163    250990    251002    249086    249224    249226    249320    262938    250889    279045    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    254917    251119    281358 
dram[4]:    273396    274419    279632    273299    250896    250937    250950    250984    249240    249241    249235    249268    263123    250919    252012    251140 
dram[5]:    264096    280998    270443    267504    250948    250945    250996    250958    249242    249261    249328    255892    249731    275644    261659    252038 
dram[6]:    251050    273483    250941    279624    251135    250893    250879    250920    249273    249265    255122    249332    250506    249762    251012    264229 
dram[7]:    272010    258880    263801    279641    250841    251178    251005    250915    249205    248392    249320    249343    263112    271930    251118    264239 
dram[8]:    250933    277952    273534    251035    250977    251152    251055    250941    249234    249291    249460    249416    249358    250853    274799    251148 
dram[9]:    270030    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    271177    263119    263142    260065    264248 
dram[10]:    271605    280814    279641    279641    250935    250929    250980    250943    249260    249304    249311    271415    263140    249677    251104    251226 
average row accesses per activate:
dram[0]:  7.764005  7.801435  6.409687  6.515369  6.456816  6.831498  7.905733  7.894402  6.520747  6.531672  6.030652  6.315315  7.051136  7.531630  6.176695  6.282524 
dram[1]:  7.608645  7.935523  6.384152  6.712025  6.672395  6.859823  7.458484  7.725124  6.370821  6.751613  6.231380  6.514523  7.353919  7.510303  5.941338  6.202107 
dram[2]:  7.422071  8.001228  6.226249  6.559340  6.770742  6.774863  7.609068  7.616422  6.278721  6.663482  5.943343  6.354546  7.298349  7.570905  5.937557  6.332681 
dram[3]:  7.850603  7.991411  6.178362  6.358074  6.264113  6.538948  7.447779  7.648582  6.541189  6.648305  6.406123  6.476828  6.774017  7.102975  5.935721  6.017642 
dram[4]:  7.544508  8.128590  6.156615  6.126326  6.292510  6.902113  7.522424  7.600245  6.508282  6.837867  6.352227  6.306921  6.840132  7.370987  6.078725  6.157495 
dram[5]:  7.607477  7.739905  5.924299  6.360080  6.591924  6.814286  7.402148  7.859494  6.622363  6.502585  6.043228  6.384771  7.006780  7.489722  5.823318  6.282250 
dram[6]:  7.433790  7.642857  5.930906  6.144380  6.683927  6.540569  7.691926  8.169960  6.339375  6.560543  6.188791  6.345106  7.383790  7.175926  6.054054  6.299320 
dram[7]:  7.420933  7.973105  6.045758  6.120540  6.695793  6.852097  7.518788  7.885496  6.345455  6.705443  6.184055  6.199408  7.083428  7.553658  5.976037  6.302235 
dram[8]:  7.214365  7.905455  5.983962  6.519053  6.693305  7.013544  7.465704  7.981982  6.133528  6.649735  6.081316  6.369168  7.079727  7.220930  6.069353  6.266924 
dram[9]:  7.647128  7.905455  6.093180  6.251232  6.802631  6.959596  7.685254  7.876590  6.253479  6.458462  6.267199  6.254220  6.996622  7.094641  6.176190  6.198853 
dram[10]:  7.623392  8.129676  6.112825  6.400000  6.612354  6.919733  7.400477  8.024580  6.229476  6.387424  6.297297  6.536383  7.097032  7.376484  6.059869  6.362475 
average row locality = 1111689/164554 = 6.755770
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3890      3890      3804      3805      3735      3736      3734      3737      3737      3735      3715      3722      3678      3668      3848      3848 
dram[1]:      3888      3894      3809      3808      3736      3738      3735      3735      3739      3732      3707      3710      3668      3671      3855      3851 
dram[2]:      3892      3891      3806      3806      3732      3732      3736      3739      3734      3732      3719      3716      3666      3668      3850      3850 
dram[3]:      3888      3891      3797      3799      3739      3740      3733      3736      3729      3732      3711      3715      3674      3677      3846      3856 
dram[4]:      3897      3892      3796      3805      3738      3735      3739      3737      3734      3734      3709      3713      3673      3672      3859      3866 
dram[5]:      3889      3889      3799      3799      3735      3736      3735      3736      3733      3737      3716      3715      3671      3668      3866      3860 
dram[6]:      3892      3892      3804      3799      3734      3736      3732      3732      3741      3734      3717      3713      3670      3673      3871      3858 
dram[7]:      3892      3893      3798      3800      3743      3741      3733      3735      3735      3736      3713      3709      3673      3669      3862      3864 
dram[8]:      3897      3891      3797      3796      3734      3739      3739      3736      3743      3735      3710      3711      3679      3677      3855      3860 
dram[9]:      3890      3890      3804      3801      3734      3735      3735      3730      3732      3736      3711      3715      3679      3684      3861      3862 
dram[10]:      3893      3891      3796      3795      3735      3736      3740      3736      3741      3739      3715      3712      3679      3678      3860      3858 
total reads: 663169
bank skew: 3897/3666 = 1.06
chip skew: 60304/60263 = 1.00
number of total write accesses:
dram[0]:      2624      2632      2548      2554      2470      2467      2472      2468      2549      2555      2581      2587      2527      2523      2619      2623 
dram[1]:      2625      2629      2556      2555      2476      2477      2463      2476      2549      2547      2568      2570      2524      2525      2627      2624 
dram[2]:      2632      2622      2551      2550      2470      2467      2473      2476      2551      2545      2575      2575      2523      2525      2616      2622 
dram[3]:      2628      2622      2542      2540      2475      2472      2471      2467      2544      2544      2567      2574      2531      2531      2618      2625 
dram[4]:      2629      2619      2533      2548      2479      2470      2467      2480      2553      2550      2567      2575      2531      2527      2627      2624 
dram[5]:      2623      2628      2540      2542      2468      2465      2468      2473      2545      2551      2575      2574      2530      2526      2627      2617 
dram[6]:      2620      2635      2548      2542      2462      2471      2460      2469      2554      2551      2577      2575      2525      2527      2625      2624 
dram[7]:      2631      2629      2544      2547      2464      2467      2470      2463      2547      2547      2570      2571      2525      2525      2622      2621 
dram[8]:      2632      2631      2546      2534      2464      2475      2465      2466      2550      2549      2572      2569      2537      2533      2621      2620 
dram[9]:      2633      2632      2539      2544      2470      2466      2467      2461      2559      2561      2575      2583      2534      2538      2624      2622 
dram[10]:      2625      2629      2543      2541      2474      2471      2469      2467      2557      2559      2576      2576      2538      2533      2618      2619 
total reads: 448520
bank skew: 2635/2460 = 1.07
chip skew: 40808/40743 = 1.00
average mf latency per bank:
dram[0]:        897       874       627       637      1045      1055       926       939       657       668       866       874       816       822       657       669
dram[1]:        874       885       629       644      1044      1044       933       938       660       658       881       882       810       816       671       672
dram[2]:        875       884       627       634      1023      1030       969       974       655       660       869       878       864       874       661       680
dram[3]:        873       883       626       641      1017      1023       970       956       657       665       875       886       863       870       663       668
dram[4]:        877       905       633       636      1075      1080       952       957       660       664       874       875       845       789       672       676
dram[5]:        872       880       629       636      1072      1081       950       960       658       667       833       836       783       790       669       677
dram[6]:        872       881       627       634      1076      1084       950       955       663       662       828       837       780       789       682       676
dram[7]:        887       890       627       632      1078      1082       999      1013       657       660       833       831       781       791       671       671
dram[8]:        913       843       643       653      1076      1078      1007       993       653       656       817       821       802       809       653       653
dram[9]:        842       848       642       656      1074      1082       955       921       665       671       820       824       807       812       661       669
dram[10]:        843       849       641       629      1046      1056       911       919       663       672       867       873       803       812       664       669
maximum mf latency per bank:
dram[0]:     215199    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     76451
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     209694    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067981 n_act=14832 n_pre=14816 n_req=101081 n_rd=241128 n_write=121770 bw_util=0.1627
n_activity=909769 dram_eff=0.7978
bk0: 15560a 4259802i bk1: 15560a 4251773i bk2: 15216a 4259756i bk3: 15220a 4248040i bk4: 14940a 4261467i bk5: 14944a 4254964i bk6: 14936a 4272410i bk7: 14948a 4265343i bk8: 14948a 4271736i bk9: 14940a 4261715i bk10: 14860a 4256887i bk11: 14888a 4251597i bk12: 14712a 4259773i bk13: 14672a 4252209i bk14: 15392a 4258379i bk15: 15392a 4249314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f0d96dd3010 :  mf: uid=22945267, sid09:w28, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (6421880), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4068171 n_act=14785 n_pre=14769 n_req=101067 n_rd=241100 n_write=121702 bw_util=0.1627
n_activity=908732 dram_eff=0.7985
bk0: 15552a 4258350i bk1: 15576a 4249671i bk2: 15236a 4255816i bk3: 15232a 4251174i bk4: 14944a 4262524i bk5: 14952a 4253985i bk6: 14940a 4268390i bk7: 14940a 4259043i bk8: 14956a 4270902i bk9: 14928a 4265902i bk10: 14828a 4256064i bk11: 14836a 4252482i bk12: 14672a 4262632i bk13: 14684a 4255323i bk14: 15420a 4252751i bk15: 15404a 4244290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067909 n_act=14915 n_pre=14899 n_req=101042 n_rd=241076 n_write=121728 bw_util=0.1627
n_activity=910479 dram_eff=0.797
bk0: 15568a 4253106i bk1: 15564a 4252498i bk2: 15224a 4256230i bk3: 15224a 4251243i bk4: 14928a 4263617i bk5: 14928a 4253388i bk6: 14944a 4270267i bk7: 14956a 4262829i bk8: 14936a 4267504i bk9: 14928a 4264548i bk10: 14876a 4252051i bk11: 14864a 4251565i bk12: 14664a 4264216i bk13: 14672a 4254782i bk14: 15400a 4256147i bk15: 15400a 4247546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067730 n_act=15064 n_pre=15048 n_req=101014 n_rd=241052 n_write=121633 bw_util=0.1626
n_activity=909916 dram_eff=0.7972
bk0: 15552a 4259314i bk1: 15564a 4253682i bk2: 15188a 4258878i bk3: 15196a 4250933i bk4: 14956a 4259509i bk5: 14960a 4253592i bk6: 14932a 4268977i bk7: 14944a 4264013i bk8: 14916a 4272757i bk9: 14928a 4265745i bk10: 14844a 4256326i bk11: 14860a 4250051i bk12: 14696a 4259962i bk13: 14708a 4252982i bk14: 15384a 4254509i bk15: 15424a 4247232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067655 n_act=15000 n_pre=14984 n_req=101078 n_rd=241196 n_write=121692 bw_util=0.1627
n_activity=910689 dram_eff=0.797
bk0: 15588a 4254458i bk1: 15568a 4252267i bk2: 15184a 4259789i bk3: 15220a 4244833i bk4: 14952a 4259746i bk5: 14940a 4254621i bk6: 14956a 4270586i bk7: 14948a 4261190i bk8: 14936a 4269486i bk9: 14936a 4263025i bk10: 14836a 4256974i bk11: 14852a 4248328i bk12: 14692a 4257122i bk13: 14688a 4251760i bk14: 15436a 4256152i bk15: 15464a 4248435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067690 n_act=15043 n_pre=15027 n_req=101036 n_rd=241136 n_write=121631 bw_util=0.1627
n_activity=911656 dram_eff=0.7958
bk0: 15556a 4259378i bk1: 15556a 4253623i bk2: 15196a 4255049i bk3: 15196a 4251633i bk4: 14940a 4264175i bk5: 14944a 4254437i bk6: 14940a 4270229i bk7: 14944a 4263150i bk8: 14932a 4273167i bk9: 14948a 4264394i bk10: 14864a 4252183i bk11: 14860a 4250249i bk12: 14684a 4260940i bk13: 14672a 4254718i bk14: 15464a 4251087i bk15: 15440a 4250400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09218
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067561 n_act=15037 n_pre=15021 n_req=101063 n_rd=241192 n_write=121716 bw_util=0.1627
n_activity=911590 dram_eff=0.7962
bk0: 15568a 4254153i bk1: 15568a 4247010i bk2: 15216a 4255277i bk3: 15196a 4247821i bk4: 14936a 4264559i bk5: 14944a 4252771i bk6: 14928a 4272424i bk7: 14928a 4266318i bk8: 14964a 4268209i bk9: 14936a 4260252i bk10: 14868a 4252341i bk11: 14852a 4247746i bk12: 14680a 4263736i bk13: 14692a 4251819i bk14: 15484a 4253871i bk15: 15432a 4248927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09962
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067749 n_act=14992 n_pre=14976 n_req=101039 n_rd=241184 n_write=121626 bw_util=0.1627
n_activity=911381 dram_eff=0.7962
bk0: 15568a 4257262i bk1: 15572a 4252697i bk2: 15192a 4256649i bk3: 15200a 4246231i bk4: 14972a 4265725i bk5: 14964a 4255388i bk6: 14932a 4268964i bk7: 14940a 4264373i bk8: 14940a 4271239i bk9: 14944a 4265029i bk10: 14852a 4255799i bk11: 14836a 4249092i bk12: 14692a 4261293i bk13: 14676a 4256096i bk14: 15448a 4256510i bk15: 15456a 4250094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09202
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067600 n_act=15010 n_pre=14994 n_req=101063 n_rd=241196 n_write=121727 bw_util=0.1627
n_activity=909690 dram_eff=0.7979
bk0: 15588a 4253048i bk1: 15564a 4251914i bk2: 15188a 4257032i bk3: 15184a 4251955i bk4: 14936a 4263377i bk5: 14956a 4255016i bk6: 14956a 4271049i bk7: 14944a 4263755i bk8: 14972a 4265977i bk9: 14940a 4265619i bk10: 14840a 4253536i bk11: 14844a 4251154i bk12: 14716a 4261450i bk13: 14708a 4254820i bk14: 15420a 4255949i bk15: 15440a 4249488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08808
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067625 n_act=14982 n_pre=14966 n_req=101107 n_rd=241196 n_write=121758 bw_util=0.1627
n_activity=910730 dram_eff=0.7971
bk0: 15560a 4255244i bk1: 15560a 4251944i bk2: 15216a 4256757i bk3: 15204a 4248392i bk4: 14936a 4264268i bk5: 14940a 4256136i bk6: 14940a 4272559i bk7: 14920a 4263907i bk8: 14928a 4268884i bk9: 14944a 4265025i bk10: 14844a 4253448i bk11: 14860a 4246897i bk12: 14716a 4260787i bk13: 14736a 4251928i bk14: 15444a 4256885i bk15: 15448a 4248410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10281
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4460527 n_nop=4067817 n_act=14895 n_pre=14879 n_req=101099 n_rd=241216 n_write=121720 bw_util=0.1627
n_activity=910430 dram_eff=0.7973
bk0: 15572a 4257669i bk1: 15564a 4251523i bk2: 15184a 4256723i bk3: 15180a 4252755i bk4: 14940a 4265107i bk5: 14944a 4256903i bk6: 14960a 4267247i bk7: 14944a 4264592i bk8: 14964a 4266935i bk9: 14956a 4262963i bk10: 14860a 4251267i bk11: 14848a 4248615i bk12: 14716a 4259043i bk13: 14712a 4253588i bk14: 15440a 4259081i bk15: 15432a 4249743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104511, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49440, Reservation_fails = 136
L2_cache_bank[1]: Access = 104538, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49407, Reservation_fails = 214
L2_cache_bank[2]: Access = 104426, Miss = 30137, Miss_rate = 0.289, Pending_hits = 49350, Reservation_fails = 190
L2_cache_bank[3]: Access = 104450, Miss = 30139, Miss_rate = 0.289, Pending_hits = 49394, Reservation_fails = 196
L2_cache_bank[4]: Access = 104428, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49366, Reservation_fails = 164
L2_cache_bank[5]: Access = 104440, Miss = 30134, Miss_rate = 0.289, Pending_hits = 49365, Reservation_fails = 181
L2_cache_bank[6]: Access = 104371, Miss = 30117, Miss_rate = 0.289, Pending_hits = 49384, Reservation_fails = 190
L2_cache_bank[7]: Access = 104421, Miss = 30146, Miss_rate = 0.289, Pending_hits = 49440, Reservation_fails = 156
L2_cache_bank[8]: Access = 104463, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49392, Reservation_fails = 211
L2_cache_bank[9]: Access = 104479, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49428, Reservation_fails = 134
L2_cache_bank[10]: Access = 104456, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49388, Reservation_fails = 176
L2_cache_bank[11]: Access = 104457, Miss = 30140, Miss_rate = 0.289, Pending_hits = 49424, Reservation_fails = 173
L2_cache_bank[12]: Access = 104458, Miss = 30161, Miss_rate = 0.289, Pending_hits = 49348, Reservation_fails = 189
L2_cache_bank[13]: Access = 104479, Miss = 30137, Miss_rate = 0.288, Pending_hits = 49368, Reservation_fails = 194
L2_cache_bank[14]: Access = 104456, Miss = 30149, Miss_rate = 0.289, Pending_hits = 49368, Reservation_fails = 227
L2_cache_bank[15]: Access = 104460, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49401, Reservation_fails = 166
L2_cache_bank[16]: Access = 104504, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49411, Reservation_fails = 153
L2_cache_bank[17]: Access = 104486, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49391, Reservation_fails = 136
L2_cache_bank[18]: Access = 104509, Miss = 30146, Miss_rate = 0.288, Pending_hits = 49446, Reservation_fails = 144
L2_cache_bank[19]: Access = 104525, Miss = 30153, Miss_rate = 0.288, Pending_hits = 49459, Reservation_fails = 151
L2_cache_bank[20]: Access = 104534, Miss = 30159, Miss_rate = 0.289, Pending_hits = 49401, Reservation_fails = 160
L2_cache_bank[21]: Access = 104499, Miss = 30145, Miss_rate = 0.288, Pending_hits = 49469, Reservation_fails = 137
L2_total_cache_accesses = 2298350
L2_total_cache_misses = 663169
L2_total_cache_miss_rate = 0.2885
L2_total_cache_pending_hits = 1086840
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 965525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=4923802
icnt_total_pkts_simt_to_mem=3676394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7198
	minimum = 6
	maximum = 66
Network latency average = 9.93059
	minimum = 6
	maximum = 52
Slowest packet = 4206433
Flit latency average = 9.06842
	minimum = 6
	maximum = 51
Slowest flit = 8001131
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0940346
	minimum = 0.0836374 (at node 20)
	maximum = 0.107036 (at node 48)
Accepted packet rate average = 0.0940346
	minimum = 0.0836374 (at node 20)
	maximum = 0.107036 (at node 48)
Injected flit rate average = 0.187947
	minimum = 0.139499 (at node 20)
	maximum = 0.249147 (at node 48)
Accepted flit rate average= 0.187947
	minimum = 0.177937 (at node 43)
	maximum = 0.196231 (at node 19)
Injected packet length average = 1.9987
Accepted packet length average = 1.9987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0394 (17 samples)
	minimum = 6 (17 samples)
	maximum = 104.588 (17 samples)
Network latency average = 10.1227 (17 samples)
	minimum = 6 (17 samples)
	maximum = 95.4118 (17 samples)
Flit latency average = 9.95257 (17 samples)
	minimum = 6 (17 samples)
	maximum = 94.5882 (17 samples)
Fragmentation average = 0.0309133 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35.9412 (17 samples)
Injected packet rate average = 0.0581451 (17 samples)
	minimum = 0.0517135 (17 samples)
	maximum = 0.0661821 (17 samples)
Accepted packet rate average = 0.0581451 (17 samples)
	minimum = 0.0517135 (17 samples)
	maximum = 0.0661821 (17 samples)
Injected flit rate average = 0.109393 (17 samples)
	minimum = 0.0779978 (17 samples)
	maximum = 0.149222 (17 samples)
Accepted flit rate average = 0.109393 (17 samples)
	minimum = 0.0994444 (17 samples)
	maximum = 0.11772 (17 samples)
Injected packet size average = 1.88137 (17 samples)
Accepted packet size average = 1.88137 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 9 sec (3969 sec)
gpgpu_simulation_rate = 95641 (inst/sec)
gpgpu_simulation_rate = 1618 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 1770239
gpu_sim_insn = 20984576
gpu_ipc =      11.8541
gpu_tot_sim_cycle = 8414270
gpu_tot_sim_insn = 400584644
gpu_tot_ipc =      47.6078
gpu_tot_issued_cta = 1179648
max_total_param_size = 0
gpu_stall_dramfull = 343700
gpu_stall_icnt2sh    = 118948
partiton_reqs_in_parallel = 38945258
partiton_reqs_in_parallel_total    = 52504898
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8685
partiton_reqs_in_parallel_util = 38945258
partiton_reqs_in_parallel_util_total    = 52504898
gpu_sim_cycle_parition_util = 1770239
gpu_tot_sim_cycle_parition_util    = 2401490
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9214
partiton_replys_in_parallel = 68864
partiton_replys_in_parallel_total    = 2298350
L2_BW  =       3.6872 GB/Sec
L2_BW_total  =      26.6659 GB/Sec
gpu_total_sim_rate=73420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14368228
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7143424
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7141632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14361929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7143424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14368228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
35155, 34325, 34577, 34186, 34564, 34107, 34561, 33938, 34241, 33644, 34230, 33499, 34056, 33294, 33832, 32940, 33693, 32651, 33473, 32479, 33304, 32430, 32986, 32164, 32761, 32161, 32614, 31979, 32638, 31851, 32631, 31577, 
gpgpu_n_tot_thrd_icount = 841988224
gpgpu_n_tot_w_icount = 26312132
gpgpu_n_stall_shd_mem = 435235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1644532
gpgpu_n_mem_write_global = 722430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26220532
gpgpu_n_store_insn = 11535867
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114294784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2112233	W0_Idle:185876557	W0_Scoreboard:22379483	W1:32196	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:26279927	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13148080 {8:1643510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49868720 {40:67070,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99294832 {40:594934,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5779440 {8:722430,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 392 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8381279 
mrq_lat_table:335452 	20036 	29082 	54455 	106952 	157482 	223653 	117846 	73026 	7954 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1379547 	833404 	135423 	11651 	827 	93 	1867 	1876 	912 	1114 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	1975008 	216387 	15730 	4981 	88354 	42242 	16595 	793 	101 	824 	101 	1858 	1877 	911 	1114 	276 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1105178 	512046 	27299 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1499 	255 	228 	18 	49 	52 	58 	33 	14 	15 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    508632    672092    518408    462225    575565    707797    653673    666688    738013    467864    494877    480480    761161    429643    723756    689232 
dram[1]:    425852    507609    469298    453436    607042    423992    810782    709691    451007    650464    465235    793498    665291    709181    462432    668503 
dram[2]:    462810    365358    463822    480647    761728    661664    771497    709254    716709    758875    761200    450222    709138    514298    498177    414607 
dram[3]:    716294    716777    415991    480743    723816    660400    619261    781757    716797    507568    494036    480742    683566    423586    462974    414634 
dram[4]:    507904    464206    461224    518256    824354    606067    811164    709711    716794    716022    464972    518334    724160    606222    656015    722811 
dram[5]:    507732    618871    517965    462603    660517    472425    811162    709714    464850    415165    767768    628592    423961    507213    490376    753354 
dram[6]:    507022    365143    623706    573197    414073    428920    709755    460988    461767    656134    494780    653982    424026    698782    608119    757661 
dram[7]:    507675    451171    494469    452617    733767    608278    628391    709685    416653    666714    419679    480725    482830    760898    417039    722282 
dram[8]:    462740    715943    460851    470058    575741    650982    619198    654540    507597    835067    463016    416751    661870    659859    680732    511849 
dram[9]:    623522    641504    625513    518281    816650    641067    511089    376995    447987    758272    791794    437206    665913    810514    455337    511390 
dram[10]:    618678    588828    494364    493597    606356    707877    709641    608348    759688    859500    386502    437976    611467    722040    511214    680769 
average row accesses per activate:
dram[0]:  7.667055  7.585057  6.259981  6.331041  6.206114  6.577406  7.667479  7.739237  6.330020  6.363908  5.916435  6.135317  6.941372  7.403550  6.017447  6.132022 
dram[1]:  7.455883  7.796930  6.248302  6.530902  6.484037  6.666667  7.360656  7.589157  6.203308  6.490316  6.060114  6.271203  7.219146  7.357227  5.780617  6.034039 
dram[2]:  7.219672  7.822064  6.055503  6.379584  6.534787  6.579498  7.444445  7.403756  6.055081  6.447822  5.793636  6.163443  7.063134  7.365882  5.762533  6.142322 
dram[3]:  7.621965  7.862769  5.996265  6.199807  6.152493  6.349798  7.299304  7.544364  6.318769  6.418769  6.226249  6.249264  6.601053  6.912996  5.808341  5.865058 
dram[4]:  7.327414  7.973366  5.982293  5.982326  6.105722  6.658201  7.420990  7.479810  6.401005  6.647182  6.166990  6.170708  6.775135  7.151826  5.913669  6.035846 
dram[5]:  7.417793  7.545766  5.762332  6.138623  6.423902  6.574713  7.291183  7.758323  6.416331  6.285996  5.913649  6.243137  6.854645  7.311552  5.693772  6.130963 
dram[6]:  7.345982  7.467797  5.792793  6.004677  6.450719  6.335010  7.560241  7.930730  6.181201  6.341293  6.010377  6.206628  7.184633  7.007830  5.916367  6.173095 
dram[7]:  7.164859  7.685681  5.889194  5.961039  6.486598  6.647307  7.339557  7.766378  6.109195  6.550412  5.979343  6.032258  6.925967  7.317757  5.840889  6.143259 
dram[8]:  7.012725  7.679070  5.800541  6.368787  6.483505  6.784715  7.381455  7.765432  5.964453  6.423387  5.935634  6.194932  6.872131  7.061798  5.946413  6.129907 
dram[9]:  7.423595  7.700117  5.950000  6.091082  6.614090  6.725134  7.592995  7.723247  6.109195  6.284729  6.078244  6.047393  6.818872  6.951381  6.010979  6.046041 
dram[10]:  7.409652  7.900599  5.968372  6.189971  6.378542  6.691489  7.269053  7.898241  6.016007  6.253673  6.133782  6.339303  6.812770  7.225547  5.905490  6.230038 
average row locality = 1126023/171125 = 6.580120
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3941      3945      3856      3865      3791      3788      3791      3791      3788      3795      3765      3776      3725      3713      3906      3902 
dram[1]:      3943      3949      3862      3867      3788      3792      3789      3791      3796      3789      3756      3759      3714      3714      3911      3907 
dram[2]:      3949      3948      3860      3860      3791      3791      3793      3798      3793      3787      3770      3770      3715      3713      3908      3910 
dram[3]:      3943      3947      3854      3857      3788      3797      3788      3790      3787      3785      3762      3764      3721      3724      3902      3913 
dram[4]:      3952      3947      3859      3858      3787      3790      3794      3789      3786      3787      3758      3761      3715      3717      3917      3919 
dram[5]:      3942      3945      3855      3851      3789      3793      3786      3788      3789      3791      3769      3768      3719      3716      3926      3913 
dram[6]:      3942      3950      3857      3851      3789      3794      3784      3791      3794      3790      3767      3765      3717      3716      3929      3913 
dram[7]:      3950      3952      3857      3853      3797      3794      3788      3788      3797      3788      3770      3761      3722      3719      3921      3917 
dram[8]:      3955      3949      3854      3848      3792      3796      3791      3793      3796      3790      3761      3761      3728      3726      3906      3913 
dram[9]:      3950      3945      3859      3851      3789      3791      3788      3785      3786      3788      3768      3769      3729      3730      3920      3917 
dram[10]:      3954      3948      3848      3852      3795      3789      3794      3789      3799      3793      3769      3766      3729      3724      3916      3911 
total reads: 672642
bank skew: 3955/3713 = 1.07
chip skew: 61176/61122 = 1.00
number of total write accesses:
dram[0]:      2645      2654      2573      2580      2502      2500      2504      2501      2580      2588      2607      2617      2550      2543      2647      2647 
dram[1]:      2648      2655      2580      2579      2508      2508      2497      2508      2581      2578      2595      2600      2545      2547      2650      2652 
dram[2]:      2657      2646      2577      2577      2502      2499      2505      2510      2583      2577      2603      2603      2550      2548      2644      2650 
dram[3]:      2650      2642      2568      2566      2506      2502      2504      2502      2576      2576      2595      2604      2550      2553      2644      2650 
dram[4]:      2650      2639      2560      2573      2508      2502      2499      2509      2583      2581      2594      2601      2552      2548      2659      2648 
dram[5]:      2645      2650      2570      2570      2500      2499      2499      2504      2576      2583      2600      2600      2553      2550      2656      2641 
dram[6]:      2640      2659      2573      2568      2494      2503      2491      2506      2585      2583      2604      2603      2548      2549      2650      2649 
dram[7]:      2656      2650      2574      2573      2495      2501      2502      2495      2581      2579      2598      2597      2546      2545      2650      2644 
dram[8]:      2658      2655      2573      2559      2497      2507      2498      2497      2580      2582      2602      2595      2560      2559      2641      2646 
dram[9]:      2657      2654      2567      2569      2501      2497      2499      2494      2592      2591      2602      2611      2558      2561      2650      2649 
dram[10]:      2648      2649      2568      2567      2507      2501      2501      2498      2590      2592      2604      2605      2566      2555      2645      2643 
total reads: 453381
bank skew: 2659/2491 = 1.07
chip skew: 41252/41186 = 1.00
average mf latency per bank:
dram[0]:        901       884       634       644      1050      1058       952       943       663       708       870       877       826       828       667       679
dram[1]:        878       891       637       686      1046      1050       935       943       671       700       884       888       816       820       677       679
dram[2]:        882       889       642       643      1025      1034      1003       979       668       668       872       883       871       877       700       698
dram[3]:        879       893       635       652      1019      1027       973       958       670       673       918       892       870       875       678       678
dram[4]:        910       909       653       644      1077      1080       959       961       670       674       881       881       849       796       683       684
dram[5]:        877       887       641       643      1076      1088       952       962       663       702       842       842       818       797       685       683
dram[6]:        877       892       641       641      1080      1116       955       957       670       672       835       846       784       798       697       685
dram[7]:        894       900       638       639      1079      1083      1005      1017       693       668       840       838       785       796       683       678
dram[8]:        919       853       650       659      1109      1081      1008       998       659       665       820       829       810       812       693       665
dram[9]:        849       857       648       664      1076      1086       957       925       670       677       855       831       846       820       699       679
dram[10]:        853       856       652       636      1046      1060       913       923       704       712       903       877       842       819       670       676
maximum mf latency per bank:
dram[0]:     215199    127184     63711     63730    247678    247651    247680    247633     22051    185229    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    182817    247658    247650    247618    247591     22102    206744    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     29707     22003    123970    124023    127174    127187    206742     76451
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    198820    124021    127175    127163     36925     36930
dram[4]:     185229    127173     63690     63721    247683    247711    247602    247612     29008     29707    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081    185229    123996    123955    175964    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    185229     22059    123978    123968    127122    127158     36927     36897
dram[8]:     209694    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151    206742     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    198760    124003    206738    127149    206747     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    198976    206744    198799    124031    206744    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348712 n_act=15413 n_pre=15397 n_req=102376 n_rd=244552 n_write=123526 bw_util=0.09502
n_activity=939068 dram_eff=0.7839
bk0: 15764a 7545420i bk1: 15780a 7537186i bk2: 15424a 7545129i bk3: 15460a 7533021i bk4: 15164a 7546268i bk5: 15152a 7539717i bk6: 15164a 7557509i bk7: 15164a 7550459i bk8: 15152a 7556849i bk9: 15180a 7546584i bk10: 15060a 7542310i bk11: 15104a 7536699i bk12: 14900a 7545381i bk13: 14852a 7537984i bk14: 15624a 7543413i bk15: 15608a 7534623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348926 n_act=15360 n_pre=15344 n_req=102358 n_rd=244508 n_write=123462 bw_util=0.09499
n_activity=937285 dram_eff=0.7852
bk0: 15772a 7543771i bk1: 15796a 7535030i bk2: 15448a 7541268i bk3: 15468a 7536371i bk4: 15152a 7547623i bk5: 15168a 7538912i bk6: 15156a 7553689i bk7: 15164a 7544178i bk8: 15184a 7555956i bk9: 15156a 7550746i bk10: 15024a 7541220i bk11: 15036a 7537477i bk12: 14856a 7548295i bk13: 14856a 7540958i bk14: 15644a 7537956i bk15: 15628a 7529317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348306 n_act=15563 n_pre=15547 n_req=102387 n_rd=244624 n_write=123560 bw_util=0.09504
n_activity=941218 dram_eff=0.7824
bk0: 15796a 7538263i bk1: 15792a 7537895i bk2: 15440a 7541431i bk3: 15440a 7536430i bk4: 15164a 7548498i bk5: 15164a 7538177i bk6: 15172a 7555605i bk7: 15192a 7547840i bk8: 15172a 7552333i bk9: 15148a 7549480i bk10: 15080a 7537232i bk11: 15080a 7536475i bk12: 14860a 7549359i bk13: 14852a 7540298i bk14: 15632a 7541105i bk15: 15640a 7532358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348421 n_act=15663 n_pre=15647 n_req=102310 n_rd=244488 n_write=123381 bw_util=0.09496
n_activity=939214 dram_eff=0.7834
bk0: 15772a 7544738i bk1: 15788a 7539301i bk2: 15416a 7543985i bk3: 15428a 7536065i bk4: 15152a 7544802i bk5: 15188a 7538620i bk6: 15152a 7554186i bk7: 15160a 7549182i bk8: 15148a 7557617i bk9: 15140a 7550680i bk10: 15048a 7541444i bk11: 15056a 7535084i bk12: 14884a 7545434i bk13: 14896a 7538419i bk14: 15608a 7539722i bk15: 15652a 7532399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348560 n_act=15556 n_pre=15540 n_req=102342 n_rd=244544 n_write=123400 bw_util=0.09498
n_activity=938891 dram_eff=0.7838
bk0: 15808a 7539939i bk1: 15788a 7537841i bk2: 15436a 7544802i bk3: 15432a 7530055i bk4: 15148a 7544860i bk5: 15160a 7539426i bk6: 15176a 7555802i bk7: 15156a 7546474i bk8: 15144a 7554796i bk9: 15148a 7548217i bk10: 15032a 7542193i bk11: 15044a 7533638i bk12: 14860a 7542902i bk13: 14868a 7537247i bk14: 15668a 7541165i bk15: 15676a 7533733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348385 n_act=15632 n_pre=15616 n_req=102336 n_rd=244560 n_write=123407 bw_util=0.09499
n_activity=941018 dram_eff=0.7821
bk0: 15768a 7544878i bk1: 15780a 7539030i bk2: 15420a 7540018i bk3: 15404a 7536666i bk4: 15156a 7549219i bk5: 15172a 7539165i bk6: 15144a 7555730i bk7: 15152a 7548510i bk8: 15156a 7558128i bk9: 15164a 7549296i bk10: 15076a 7537542i bk11: 15072a 7535597i bk12: 14876a 7546510i bk13: 14864a 7540048i bk14: 15704a 7536156i bk15: 15652a 7535591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78103
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348312 n_act=15616 n_pre=15600 n_req=102354 n_rd=244596 n_write=123476 bw_util=0.09502
n_activity=940269 dram_eff=0.7829
bk0: 15768a 7539869i bk1: 15800a 7532287i bk2: 15428a 7540545i bk3: 15404a 7533110i bk4: 15156a 7549464i bk5: 15176a 7537527i bk6: 15136a 7557746i bk7: 15164a 7551167i bk8: 15176a 7553430i bk9: 15160a 7545100i bk10: 15068a 7537493i bk11: 15060a 7532955i bk12: 14868a 7549227i bk13: 14864a 7537340i bk14: 15716a 7539058i bk15: 15652a 7534207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78525
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348276 n_act=15623 n_pre=15607 n_req=102360 n_rd=244696 n_write=123398 bw_util=0.09502
n_activity=941715 dram_eff=0.7818
bk0: 15800a 7542406i bk1: 15808a 7537872i bk2: 15428a 7541520i bk3: 15412a 7531339i bk4: 15188a 7550791i bk5: 15176a 7540373i bk6: 15152a 7554100i bk7: 15152a 7549648i bk8: 15188a 7555994i bk9: 15152a 7550211i bk10: 15080a 7540846i bk11: 15044a 7534240i bk12: 14888a 7546880i bk13: 14876a 7541453i bk14: 15684a 7541633i bk15: 15668a 7535255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78091
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348247 n_act=15613 n_pre=15597 n_req=102368 n_rd=244636 n_write=123507 bw_util=0.09503
n_activity=939113 dram_eff=0.784
bk0: 15820a 7538298i bk1: 15796a 7537180i bk2: 15416a 7542020i bk3: 15392a 7537304i bk4: 15168a 7548333i bk5: 15184a 7539929i bk6: 15164a 7556474i bk7: 15172a 7548972i bk8: 15184a 7551056i bk9: 15160a 7550482i bk10: 15044a 7538627i bk11: 15044a 7536282i bk12: 14912a 7546764i bk13: 14904a 7540233i bk14: 15624a 7541366i bk15: 15652a 7534657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348270 n_act=15576 n_pre=15560 n_req=102417 n_rd=244660 n_write=123534 bw_util=0.09505
n_activity=940330 dram_eff=0.7831
bk0: 15800a 7540440i bk1: 15780a 7537210i bk2: 15436a 7541945i bk3: 15404a 7533697i bk4: 15156a 7549235i bk5: 15164a 7541023i bk6: 15152a 7557992i bk7: 15140a 7549089i bk8: 15144a 7553990i bk9: 15152a 7550111i bk10: 15072a 7538501i bk11: 15076a 7531891i bk12: 14916a 7546222i bk13: 14920a 7537412i bk14: 15680a 7542008i bk15: 15668a 7533418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78706
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7747600 n_nop=7348394 n_act=15511 n_pre=15495 n_req=102415 n_rd=244704 n_write=123496 bw_util=0.09505
n_activity=940792 dram_eff=0.7827
bk0: 15816a 7542917i bk1: 15792a 7536880i bk2: 15392a 7542027i bk3: 15408a 7537664i bk4: 15180a 7549912i bk5: 15156a 7541788i bk6: 15176a 7552525i bk7: 15156a 7549853i bk8: 15196a 7551823i bk9: 15172a 7548015i bk10: 15076a 7536464i bk11: 15064a 7533706i bk12: 14916a 7544063i bk13: 14896a 7539213i bk14: 15664a 7544150i bk15: 15644a 7535015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107618, Miss = 30563, Miss_rate = 0.284, Pending_hits = 52017, Reservation_fails = 136
L2_cache_bank[1]: Access = 107674, Miss = 30575, Miss_rate = 0.284, Pending_hits = 51994, Reservation_fails = 214
L2_cache_bank[2]: Access = 107535, Miss = 30559, Miss_rate = 0.284, Pending_hits = 51933, Reservation_fails = 190
L2_cache_bank[3]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51969, Reservation_fails = 196
L2_cache_bank[4]: Access = 107593, Miss = 30579, Miss_rate = 0.284, Pending_hits = 51959, Reservation_fails = 164
L2_cache_bank[5]: Access = 107590, Miss = 30577, Miss_rate = 0.284, Pending_hits = 51962, Reservation_fails = 181
L2_cache_bank[6]: Access = 107489, Miss = 30545, Miss_rate = 0.284, Pending_hits = 51975, Reservation_fails = 190
L2_cache_bank[7]: Access = 107554, Miss = 30577, Miss_rate = 0.284, Pending_hits = 52026, Reservation_fails = 156
L2_cache_bank[8]: Access = 107576, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51972, Reservation_fails = 211
L2_cache_bank[9]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51987, Reservation_fails = 134
L2_cache_bank[10]: Access = 107588, Miss = 30575, Miss_rate = 0.284, Pending_hits = 51975, Reservation_fails = 176
L2_cache_bank[11]: Access = 107584, Miss = 30565, Miss_rate = 0.284, Pending_hits = 51990, Reservation_fails = 173
L2_cache_bank[12]: Access = 107553, Miss = 30579, Miss_rate = 0.284, Pending_hits = 51927, Reservation_fails = 189
L2_cache_bank[13]: Access = 107609, Miss = 30570, Miss_rate = 0.284, Pending_hits = 51970, Reservation_fails = 194
L2_cache_bank[14]: Access = 107637, Miss = 30602, Miss_rate = 0.284, Pending_hits = 51957, Reservation_fails = 227
L2_cache_bank[15]: Access = 107571, Miss = 30572, Miss_rate = 0.284, Pending_hits = 51983, Reservation_fails = 166
L2_cache_bank[16]: Access = 107643, Miss = 30583, Miss_rate = 0.284, Pending_hits = 51987, Reservation_fails = 153
L2_cache_bank[17]: Access = 107608, Miss = 30576, Miss_rate = 0.284, Pending_hits = 51995, Reservation_fails = 136
L2_cache_bank[18]: Access = 107649, Miss = 30589, Miss_rate = 0.284, Pending_hits = 52045, Reservation_fails = 144
L2_cache_bank[19]: Access = 107648, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52019, Reservation_fails = 151
L2_cache_bank[20]: Access = 107700, Miss = 30604, Miss_rate = 0.284, Pending_hits = 51988, Reservation_fails = 160
L2_cache_bank[21]: Access = 107623, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52059, Reservation_fails = 137
L2_total_cache_accesses = 2367214
L2_total_cache_misses = 672642
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1143689
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1022374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722430
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=5061274
icnt_total_pkts_simt_to_mem=3746026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.47693
	minimum = 6
	maximum = 39
Network latency average = 9.28659
	minimum = 6
	maximum = 36
Slowest packet = 4596943
Flit latency average = 9.19079
	minimum = 6
	maximum = 36
Slowest flit = 8600439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00077802
	minimum = 0.000676463 (at node 0)
	maximum = 0.000898467 (at node 42)
Accepted packet rate average = 0.00077802
	minimum = 0.000676463 (at node 0)
	maximum = 0.000898467 (at node 42)
Injected flit rate average = 0.00116992
	minimum = 0.000679005 (at node 0)
	maximum = 0.00179439 (at node 42)
Accepted flit rate average= 0.00116992
	minimum = 0.000881802 (at node 40)
	maximum = 0.00141845 (at node 10)
Injected packet length average = 1.50372
Accepted packet length average = 1.50372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9526 (18 samples)
	minimum = 6 (18 samples)
	maximum = 100.944 (18 samples)
Network latency average = 10.0763 (18 samples)
	minimum = 6 (18 samples)
	maximum = 92.1111 (18 samples)
Flit latency average = 9.91025 (18 samples)
	minimum = 6 (18 samples)
	maximum = 91.3333 (18 samples)
Fragmentation average = 0.0291959 (18 samples)
	minimum = 0 (18 samples)
	maximum = 33.9444 (18 samples)
Injected packet rate average = 0.0549581 (18 samples)
	minimum = 0.0488781 (18 samples)
	maximum = 0.0625553 (18 samples)
Accepted packet rate average = 0.0549581 (18 samples)
	minimum = 0.0488781 (18 samples)
	maximum = 0.0625553 (18 samples)
Injected flit rate average = 0.10338 (18 samples)
	minimum = 0.0737023 (18 samples)
	maximum = 0.141031 (18 samples)
Accepted flit rate average = 0.10338 (18 samples)
	minimum = 0.0939687 (18 samples)
	maximum = 0.111259 (18 samples)
Injected packet size average = 1.88108 (18 samples)
Accepted packet size average = 1.88108 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 56 sec (5456 sec)
gpgpu_simulation_rate = 73420 (inst/sec)
gpgpu_simulation_rate = 1542 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 42173
gpu_sim_insn = 23071232
gpu_ipc =     547.0616
gpu_tot_sim_cycle = 8678593
gpu_tot_sim_insn = 423655876
gpu_tot_ipc =      48.8162
gpu_tot_issued_cta = 1245184
max_total_param_size = 0
gpu_stall_dramfull = 343843
gpu_stall_icnt2sh    = 135247
partiton_reqs_in_parallel = 927663
partiton_reqs_in_parallel_total    = 91450156
partiton_level_parallism =      21.9966
partiton_level_parallism_total  =      10.6443
partiton_reqs_in_parallel_util = 927663
partiton_reqs_in_parallel_util_total    = 91450156
gpu_sim_cycle_parition_util = 42173
gpu_tot_sim_cycle_parition_util    = 4171729
partiton_level_parallism_util =      21.9966
partiton_level_parallism_util_total  =      21.9222
partiton_replys_in_parallel = 197632
partiton_replys_in_parallel_total    = 2367214
L2_BW  =     444.1788 GB/Sec
L2_BW_total  =      28.0122 GB/Sec
gpu_total_sim_rate=74718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15156196
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7405568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7403776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15149897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7405568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15156196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
37153, 36296, 36581, 36157, 36535, 36078, 36559, 35909, 36218, 35615, 36207, 35443, 36054, 35238, 35803, 34917, 35664, 34649, 35444, 34450, 35254, 34380, 34969, 34135, 34759, 34138, 34612, 33923, 34663, 33822, 34608, 33560, 
gpgpu_n_tot_thrd_icount = 890321024
gpgpu_n_tot_w_icount = 27822532
gpgpu_n_stall_shd_mem = 435531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1775604
gpgpu_n_mem_write_global = 788990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28317684
gpgpu_n_store_insn = 12585467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118489088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198553
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2162166	W0_Idle:185885543	W0_Scoreboard:23426666	W1:35268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:27787255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14196656 {8:1774582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54628272 {40:68094,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108732016 {40:594934,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6311920 {8:788990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 381 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8678592 
mrq_lat_table:359102 	22157 	32604 	60515 	118352 	177078 	246740 	123046 	73536 	7960 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1477680 	932207 	136119 	11651 	827 	93 	1867 	1876 	912 	1114 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	64 	2151274 	237021 	16432 	5009 	88354 	42242 	16595 	793 	101 	824 	101 	1858 	1877 	911 	1114 	276 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1186915 	558198 	30481 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	66560 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1580 	259 	228 	18 	49 	52 	58 	33 	14 	15 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    508632    672092    518408    462225    575565    707797    653673    666688    738013    467864    494877    480480    761161    429643    723756    689232 
dram[1]:    425852    507609    469298    453436    607042    423992    810782    709691    451007    650464    465235    793498    665291    709181    462432    668503 
dram[2]:    462810    365358    463822    480647    761728    661664    771497    709254    716709    758875    761200    450222    709138    514298    498177    414607 
dram[3]:    716294    716777    415991    480743    723816    660400    619261    781757    716797    507568    494036    480742    683566    423586    462974    414634 
dram[4]:    507904    464206    461224    518256    824354    606067    811164    709711    716794    716022    464972    518334    724160    606222    656015    722811 
dram[5]:    507732    618871    517965    462603    660517    472425    811162    709714    464850    415165    767768    628592    423961    507213    490376    753354 
dram[6]:    507022    365143    623706    573197    414073    428920    709755    460988    461767    656134    494780    653982    424026    698782    608119    757661 
dram[7]:    507675    451171    494469    452617    733767    608278    628391    709685    416653    666714    419679    480725    482830    760898    417039    722282 
dram[8]:    462740    715943    460851    470058    575741    650982    619198    654540    507597    835067    463016    416751    661870    659859    680732    511849 
dram[9]:    623522    641504    625513    518281    816650    641067    511089    376995    447987    758272    791794    437206    665913    810514    455337    511390 
dram[10]:    618678    588828    494364    493597    606356    707877    709641    608348    759688    859500    386502    437976    611467    722040    511214    680769 
average row accesses per activate:
dram[0]:  7.489518  7.260385  6.106830  6.138718  6.032773  6.281106  7.200846  7.293362  6.264305  6.200897  5.794635  5.946781  6.621359  6.968270  5.880066  5.945652 
dram[1]:  6.967867  7.372811  5.970111  6.323077  6.290859  6.496191  6.972364  7.249734  6.013937  6.275455  5.843220  6.120567  6.872727  7.040331  5.558502  5.868920 
dram[2]:  6.776937  7.398760  5.854149  6.213523  6.325603  6.329619  6.947101  7.100832  5.830523  6.287409  5.590468  5.994801  6.769154  6.921669  5.548009  6.008453 
dram[3]:  7.202417  7.549102  5.817726  6.018150  6.070410  6.135791  6.954082  7.267876  6.088261  6.194070  5.964563  6.077465  6.426956  6.548944  5.673861  5.698959 
dram[4]:  6.911368  7.763043  5.797500  5.805486  5.890328  6.430595  7.103125  7.073575  6.170688  6.585482  5.932072  5.994792  6.457386  6.814000  5.736122  5.868204 
dram[5]:  7.197381  7.142572  5.644769  6.024242  6.202186  6.392120  7.091762  7.331539  6.325987  6.089947  5.691358  6.093474  6.540307  7.029959  5.617323  5.943980 
dram[6]:  6.976562  7.139304  5.651540  5.874261  6.247015  6.187840  7.156842  7.436681  5.974935  6.193722  5.750623  6.049080  6.817818  6.787637  5.732315  5.980689 
dram[7]:  6.850861  7.408480  5.733333  5.685971  6.264463  6.455924  7.030992  7.349189  5.980952  6.341912  5.817340  5.800840  6.486204  6.874874  5.715891  5.950710 
dram[8]:  6.740602  7.250000  5.642626  6.178667  6.248852  6.569778  7.010288  7.497797  5.783264  6.257480  5.751041  6.052678  6.540670  6.836673  5.763179  6.082121 
dram[9]:  7.039254  7.413043  5.906621  6.007765  6.412041  6.587609  7.122257  7.272436  5.939003  6.164139  5.967213  5.936535  6.599034  6.738659  5.798210  5.825838 
dram[10]:  6.948594  7.504712  5.838926  5.938619  6.178604  6.471035  6.894949  7.624860  5.766223  6.049869  5.961174  6.021777  6.504753  6.934959  5.677831  6.093402 
average row locality = 1221175/192349 = 6.348746
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4325      4333      4233      4243      4158      4159      4157      4159      4157      4163      4135      4143      4094      4084      4286      4285 
dram[1]:      4328      4333      4239      4242      4156      4160      4161      4160      4164      4158      4127      4131      4083      4084      4293      4291 
dram[2]:      4336      4334      4239      4238      4161      4164      4165      4169      4163      4156      4142      4141      4082      4080      4288      4287 
dram[3]:      4327      4331      4229      4233      4156      4168      4158      4158      4158      4154      4131      4133      4090      4092      4283      4293 
dram[4]:      4336      4327      4232      4237      4156      4157      4163      4160      4156      4155      4132      4131      4086      4086      4299      4301 
dram[5]:      4327      4331      4231      4225      4159      4163      4153      4154      4155      4161      4137      4137      4086      4082      4305      4294 
dram[6]:      4326      4337      4234      4226      4156      4164      4155      4158      4165      4160      4138      4133      4086      4084      4308      4296 
dram[7]:      4335      4337      4232      4232      4167      4162      4155      4156      4167      4158      4140      4131      4092      4087      4300      4301 
dram[8]:      4338      4332      4226      4224      4160      4165      4162      4161      4166      4160      4133      4129      4097      4095      4286      4294 
dram[9]:      4335      4330      4232      4229      4159      4158      4159      4156      4157      4156      4138      4137      4098      4098      4302      4300 
dram[10]:      4338      4337      4226      4230      4159      4160      4165      4159      4171      4162      4136      4136      4102      4095      4300      4292 
total reads: 738395
bank skew: 4338/4080 = 1.06
chip skew: 67168/67094 = 1.00
number of total write accesses:
dram[0]:      2820      2833      2741      2749      2653      2656      2655      2653      2740      2751      2778      2785      2726      2724      2823      2826 
dram[1]:      2828      2826      2752      2745      2657      2661      2651      2662      2740      2745      2768      2773      2721      2724      2833      2828 
dram[2]:      2834      2828      2745      2746      2658      2653      2664      2662      2752      2735      2779      2777      2721      2724      2819      2821 
dram[3]:      2825      2818      2729      2730      2655      2655      2657      2652      2740      2740      2770      2771      2729      2732      2815      2825 
dram[4]:      2838      2815      2725      2747      2665      2653      2656      2666      2749      2740      2767      2775      2733      2728      2831      2823 
dram[5]:      2820      2833      2729      2733      2651      2651      2648      2657      2734      2745      2778      2773      2729      2723      2829      2815 
dram[6]:      2818      2838      2740      2735      2647      2655      2644      2654      2748      2746      2780      2769      2725      2724      2823      2827 
dram[7]:      2831      2827      2734      2739      2655      2649      2651      2642      2741      2742      2771      2772      2725      2726      2822      2822 
dram[8]:      2834      2831      2737      2727      2645      2661      2652      2647      2745      2742      2774      2765      2738      2728      2820      2816 
dram[9]:      2838      2831      2726      2734      2657      2647      2657      2651      2756      2754      2778      2785      2732      2735      2824      2825 
dram[10]:      2826      2830      2734      2736      2656      2654      2661      2650      2760      2753      2773      2777      2741      2729      2820      2819 
total reads: 482780
bank skew: 2838/2642 = 1.07
chip skew: 43930/43843 = 1.00
average mf latency per bank:
dram[0]:        871       855       624       634      1009      1015       918       910       650       693       840       849       799       801       654       665
dram[1]:        848       861       626       671      1005      1009       902       910       657       685       854       858       790       794       663       664
dram[2]:        853       860       631       632       986       995       965       943       655       656       842       853       842       847       685       683
dram[3]:        849       862       624       640       980       988       937       924       657       660       885       862       839       845       664       664
dram[4]:        877       878       641       632      1033      1037       924       926       656       661       850       851       820       772       668       670
dram[5]:        847       857       630       631      1032      1043       917       927       650       687       814       815       792       773       670       668
dram[6]:        847       862       630       630      1036      1069       920       924       656       658       809       820       762       774       682       671
dram[7]:        863       869       627       628      1034      1041       967       979       678       655       812       811       762       773       669       665
dram[8]:        887       825       639       646      1064      1037       969       960       646       653       794       803       784       788       678       652
dram[9]:        822       830       637       651      1031      1043       921       892       657       663       826       806       818       794       683       664
dram[10]:        826       828       639       625      1007      1019       881       891       689       697       871       848       814       794       658       662
maximum mf latency per bank:
dram[0]:     215199    127184     63711     63730    247678    247651    247680    247633     22051    185229    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    182817    247658    247650    247618    247591     22102    206744    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     29707     22003    123970    124023    127174    127187    206742     76451
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    198820    124021    127175    127163     36925     36930
dram[4]:     185229    127173     63690     63721    247683    247711    247602    247612     29008     29707    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081    185229    123996    123955    175964    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587    185229     22059    123978    123968    127122    127158     36927     36897
dram[8]:     209694    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151    206742     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    198760    124003    206738    127149    206747     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    198976    206744    198799    124031    206744    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388747 n_act=17303 n_pre=17287 n_req=111027 n_rd=268456 n_write=134115 bw_util=0.1029
n_activity=1015729 dram_eff=0.7927
bk0: 17300a 7603948i bk1: 17332a 7592277i bk2: 16932a 7603777i bk3: 16972a 7588331i bk4: 16632a 7605023i bk5: 16636a 7595985i bk6: 16628a 7615071i bk7: 16636a 7608162i bk8: 16628a 7616635i bk9: 16652a 7604045i bk10: 16540a 7600659i bk11: 16572a 7593344i bk12: 16376a 7602481i bk13: 16336a 7593120i bk14: 17144a 7597630i bk15: 17140a 7589136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87546
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388744 n_act=17333 n_pre=17317 n_req=111024 n_rd=268440 n_write=134074 bw_util=0.1029
n_activity=1014116 dram_eff=0.7938
bk0: 17312a 7601015i bk1: 17332a 7591373i bk2: 16956a 7596911i bk3: 16968a 7593808i bk4: 16624a 7607466i bk5: 16640a 7597706i bk6: 16644a 7611313i bk7: 16640a 7601843i bk8: 16656a 7614246i bk9: 16632a 7607241i bk10: 16508a 7597347i bk11: 16524a 7594974i bk12: 16332a 7606162i bk13: 16336a 7598563i bk14: 17172a 7593155i bk15: 17164a 7585723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87043
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388048 n_act=17569 n_pre=17553 n_req=111063 n_rd=268580 n_write=134158 bw_util=0.1029
n_activity=1017965 dram_eff=0.7913
bk0: 17344a 7592575i bk1: 17336a 7592101i bk2: 16956a 7597114i bk3: 16952a 7591901i bk4: 16644a 7606102i bk5: 16656a 7594823i bk6: 16660a 7611144i bk7: 16676a 7604382i bk8: 16652a 7607052i bk9: 16624a 7606642i bk10: 16568a 7593000i bk11: 16564a 7593353i bk12: 16328a 7607665i bk13: 16320a 7596766i bk14: 17152a 7597180i bk15: 17148a 7588714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388474 n_act=17586 n_pre=17570 n_req=110937 n_rd=268376 n_write=133902 bw_util=0.1028
n_activity=1015920 dram_eff=0.7919
bk0: 17308a 7601310i bk1: 17324a 7597333i bk2: 16916a 7601530i bk3: 16932a 7593490i bk4: 16624a 7604464i bk5: 16672a 7595944i bk6: 16632a 7612434i bk7: 16632a 7608569i bk8: 16632a 7615757i bk9: 16616a 7609432i bk10: 16524a 7598278i bk11: 16532a 7592760i bk12: 16360a 7604145i bk13: 16368a 7595367i bk14: 17132a 7597522i bk15: 17172a 7590126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388365 n_act=17497 n_pre=17481 n_req=111025 n_rd=268456 n_write=134109 bw_util=0.1029
n_activity=1015628 dram_eff=0.7927
bk0: 17344a 7594329i bk1: 17308a 7595432i bk2: 16928a 7602331i bk3: 16948a 7585587i bk4: 16624a 7603269i bk5: 16628a 7598058i bk6: 16652a 7613530i bk7: 16640a 7603295i bk8: 16624a 7612201i bk9: 16620a 7607288i bk10: 16528a 7599025i bk11: 16524a 7592030i bk12: 16344a 7601026i bk13: 16344a 7594273i bk14: 17196a 7597792i bk15: 17204a 7590105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388610 n_act=17484 n_pre=17468 n_req=110948 n_rd=268400 n_write=133946 bw_util=0.1028
n_activity=1017770 dram_eff=0.7906
bk0: 17308a 7603333i bk1: 17324a 7593492i bk2: 16924a 7599312i bk3: 16900a 7594438i bk4: 16636a 7609090i bk5: 16652a 7597440i bk6: 16612a 7615862i bk7: 16616a 7607266i bk8: 16620a 7617782i bk9: 16644a 7607331i bk10: 16548a 7596311i bk11: 16548a 7593262i bk12: 16344a 7605285i bk13: 16328a 7597442i bk14: 17220a 7594228i bk15: 17176a 7593309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84645
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388264 n_act=17558 n_pre=17542 n_req=110999 n_rd=268504 n_write=134040 bw_util=0.1029
n_activity=1017030 dram_eff=0.7916
bk0: 17304a 7596670i bk1: 17348a 7587505i bk2: 16936a 7597354i bk3: 16904a 7590075i bk4: 16624a 7608077i bk5: 16656a 7595811i bk6: 16620a 7615663i bk7: 16632a 7609643i bk8: 16660a 7611748i bk9: 16640a 7603410i bk10: 16552a 7593303i bk11: 16532a 7591291i bk12: 16344a 7606951i bk13: 16336a 7595187i bk14: 17232a 7596315i bk15: 17184a 7590707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86205
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388183 n_act=17597 n_pre=17581 n_req=111001 n_rd=268608 n_write=133939 bw_util=0.1029
n_activity=1018512 dram_eff=0.7905
bk0: 17340a 7598981i bk1: 17348a 7595665i bk2: 16928a 7600047i bk3: 16928a 7586905i bk4: 16668a 7608467i bk5: 16648a 7599372i bk6: 16620a 7612752i bk7: 16624a 7608036i bk8: 16668a 7614472i bk9: 16632a 7608714i bk10: 16560a 7598773i bk11: 16524a 7590372i bk12: 16368a 7603152i bk13: 16348a 7598356i bk14: 17200a 7599289i bk15: 17204a 7591412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388370 n_act=17502 n_pre=17486 n_req=110990 n_rd=268512 n_write=134038 bw_util=0.1029
n_activity=1016014 dram_eff=0.7924
bk0: 17352a 7595921i bk1: 17328a 7594429i bk2: 16904a 7599852i bk3: 16896a 7594645i bk4: 16640a 7605996i bk5: 16660a 7599952i bk6: 16648a 7615912i bk7: 16644a 7607400i bk8: 16664a 7609339i bk9: 16640a 7609130i bk10: 16532a 7596243i bk11: 16516a 7594861i bk12: 16388a 7605124i bk13: 16380a 7599655i bk14: 17144a 7599574i bk15: 17176a 7592976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84923
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388366 n_act=17422 n_pre=17406 n_req=111074 n_rd=268576 n_write=134138 bw_util=0.1029
n_activity=1017135 dram_eff=0.7919
bk0: 17340a 7595632i bk1: 17320a 7592919i bk2: 16928a 7599953i bk3: 16916a 7589820i bk4: 16636a 7607838i bk5: 16632a 7600797i bk6: 16636a 7615502i bk7: 16624a 7606399i bk8: 16628a 7610861i bk9: 16624a 7608334i bk10: 16552a 7595700i bk11: 16548a 7588386i bk12: 16392a 7605224i bk13: 16392a 7596043i bk14: 17208a 7598953i bk15: 17200a 7589754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86366
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7f0d8e406c90 :  mf: uid=25614023, sid11:w09, part=10, addr=0x800ffe80, load , size=32, unknown  status = IN_PARTITION_DRAM (8678592), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7825908 n_nop=7388195 n_act=17499 n_pre=17483 n_req=111087 n_rd=268671 n_write=134060 bw_util=0.1029
n_activity=1017631 dram_eff=0.7915
bk0: 17352a 7597764i bk1: 17348a 7591915i bk2: 16904a 7599348i bk3: 16920a 7592485i bk4: 16636a 7608277i bk5: 16640a 7599073i bk6: 16660a 7610142i bk7: 16636a 7608322i bk8: 16684a 7607437i bk9: 16648a 7604183i bk10: 16544a 7593788i bk11: 16543a 7589659i bk12: 16408a 7600802i bk13: 16380a 7597242i bk14: 17200a 7599376i bk15: 17168a 7592771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116600, Miss = 33545, Miss_rate = 0.288, Pending_hits = 54986, Reservation_fails = 136
L2_cache_bank[1]: Access = 116673, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54965, Reservation_fails = 214
L2_cache_bank[2]: Access = 116516, Miss = 33551, Miss_rate = 0.288, Pending_hits = 54909, Reservation_fails = 190
L2_cache_bank[3]: Access = 116570, Miss = 33559, Miss_rate = 0.288, Pending_hits = 54942, Reservation_fails = 196
L2_cache_bank[4]: Access = 116596, Miss = 33576, Miss_rate = 0.288, Pending_hits = 54930, Reservation_fails = 164
L2_cache_bank[5]: Access = 116582, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54932, Reservation_fails = 181
L2_cache_bank[6]: Access = 116466, Miss = 33532, Miss_rate = 0.288, Pending_hits = 54946, Reservation_fails = 190
L2_cache_bank[7]: Access = 116529, Miss = 33562, Miss_rate = 0.288, Pending_hits = 54998, Reservation_fails = 156
L2_cache_bank[8]: Access = 116571, Miss = 33560, Miss_rate = 0.288, Pending_hits = 54943, Reservation_fails = 211
L2_cache_bank[9]: Access = 116561, Miss = 33554, Miss_rate = 0.288, Pending_hits = 54957, Reservation_fails = 134
L2_cache_bank[10]: Access = 116554, Miss = 33553, Miss_rate = 0.288, Pending_hits = 54946, Reservation_fails = 176
L2_cache_bank[11]: Access = 116560, Miss = 33547, Miss_rate = 0.288, Pending_hits = 54956, Reservation_fails = 173
L2_cache_bank[12]: Access = 116529, Miss = 33568, Miss_rate = 0.288, Pending_hits = 54899, Reservation_fails = 189
L2_cache_bank[13]: Access = 116585, Miss = 33558, Miss_rate = 0.288, Pending_hits = 54943, Reservation_fails = 194
L2_cache_bank[14]: Access = 116625, Miss = 33588, Miss_rate = 0.288, Pending_hits = 54925, Reservation_fails = 227
L2_cache_bank[15]: Access = 116552, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54956, Reservation_fails = 166
L2_cache_bank[16]: Access = 116625, Miss = 33568, Miss_rate = 0.288, Pending_hits = 54957, Reservation_fails = 153
L2_cache_bank[17]: Access = 116577, Miss = 33560, Miss_rate = 0.288, Pending_hits = 54967, Reservation_fails = 136
L2_cache_bank[18]: Access = 116631, Miss = 33580, Miss_rate = 0.288, Pending_hits = 55016, Reservation_fails = 144
L2_cache_bank[19]: Access = 116633, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54991, Reservation_fails = 151
L2_cache_bank[20]: Access = 116696, Miss = 33597, Miss_rate = 0.288, Pending_hits = 54955, Reservation_fails = 160
L2_cache_bank[21]: Access = 116615, Miss = 33571, Miss_rate = 0.288, Pending_hits = 55034, Reservation_fails = 137
L2_total_cache_accesses = 2564846
L2_total_cache_misses = 738395
L2_total_cache_miss_rate = 0.2879
L2_total_cache_pending_hits = 1209053
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1087728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1775604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 788990
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=5521050
icnt_total_pkts_simt_to_mem=4075754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6583
	minimum = 6
	maximum = 88
Network latency average = 9.86877
	minimum = 6
	maximum = 74
Slowest packet = 4739352
Flit latency average = 9.0206
	minimum = 6
	maximum = 72
Slowest flit = 8816211
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937266
	minimum = 0.0833729 (at node 14)
	maximum = 0.106741 (at node 32)
Accepted packet rate average = 0.0937266
	minimum = 0.0833729 (at node 14)
	maximum = 0.106741 (at node 32)
Injected flit rate average = 0.18721
	minimum = 0.139097 (at node 14)
	maximum = 0.24802 (at node 32)
Accepted flit rate average= 0.18721
	minimum = 0.177274 (at node 38)
	maximum = 0.195319 (at node 2)
Injected packet length average = 1.99741
Accepted packet length average = 1.99741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9371 (19 samples)
	minimum = 6 (19 samples)
	maximum = 100.263 (19 samples)
Network latency average = 10.0653 (19 samples)
	minimum = 6 (19 samples)
	maximum = 91.1579 (19 samples)
Flit latency average = 9.86343 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.3158 (19 samples)
Fragmentation average = 0.0276592 (19 samples)
	minimum = 0 (19 samples)
	maximum = 32.1579 (19 samples)
Injected packet rate average = 0.0569985 (19 samples)
	minimum = 0.0506937 (19 samples)
	maximum = 0.0648809 (19 samples)
Accepted packet rate average = 0.0569985 (19 samples)
	minimum = 0.0506937 (19 samples)
	maximum = 0.0648809 (19 samples)
Injected flit rate average = 0.107792 (19 samples)
	minimum = 0.0771441 (19 samples)
	maximum = 0.146662 (19 samples)
Accepted flit rate average = 0.107792 (19 samples)
	minimum = 0.0983532 (19 samples)
	maximum = 0.115683 (19 samples)
Injected packet size average = 1.89114 (19 samples)
Accepted packet size average = 1.89114 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 30 sec (5670 sec)
gpgpu_simulation_rate = 74718 (inst/sec)
gpgpu_simulation_rate = 1530 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 2090535
gpu_sim_insn = 20997632
gpu_ipc =      10.0441
gpu_tot_sim_cycle = 10991278
gpu_tot_sim_insn = 444653508
gpu_tot_ipc =      40.4551
gpu_tot_issued_cta = 1310720
max_total_param_size = 0
gpu_stall_dramfull = 343843
gpu_stall_icnt2sh    = 135377
partiton_reqs_in_parallel = 45991770
partiton_reqs_in_parallel_total    = 92377819
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.5890
partiton_reqs_in_parallel_util = 45991770
partiton_reqs_in_parallel_util_total    = 92377819
gpu_sim_cycle_parition_util = 2090535
gpu_tot_sim_cycle_parition_util    = 4213902
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9480
partiton_replys_in_parallel = 72192
partiton_replys_in_parallel_total    = 2564846
L2_BW  =       3.2732 GB/Sec
L2_BW_total  =      22.7407 GB/Sec
gpu_total_sim_rate=60292

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15956964
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7929856
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7928064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15950665
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7929856
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15956964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
39016, 38159, 38372, 38020, 38375, 37872, 38327, 37561, 37963, 37317, 38044, 37145, 37825, 36917, 37528, 36500, 37389, 36328, 37192, 36129, 36999, 36036, 36671, 35791, 36389, 35740, 36242, 35668, 36319, 35406, 36215, 35190, 
gpgpu_n_tot_thrd_icount = 935295104
gpgpu_n_tot_w_icount = 29227972
gpgpu_n_stall_shd_mem = 435531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1847284
gpgpu_n_mem_write_global = 789502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29372404
gpgpu_n_store_insn = 12585979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126877696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198553
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2313973	W0_Idle:278359264	W0_Scoreboard:46523604	W1:64452	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:29163511	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14761904 {8:1845238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54648752 {40:68606,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111558256 {40:665590,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6316016 {8:789502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 386 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 10988972 
mrq_lat_table:372310 	23049 	32867 	60772 	120036 	177122 	246740 	123046 	73536 	7960 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1539747 	942022 	136138 	11657 	850 	94 	1878 	1894 	994 	1204 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	70 	2220507 	237894 	16434 	5009 	90122 	42242 	16602 	806 	118 	835 	102 	1869 	1900 	988 	1204 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1241555 	575211 	30508 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	67072 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1762 	277 	233 	21 	55 	57 	66 	45 	34 	35 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    581459    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    464972    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  7.238238  7.021276  5.892500  5.939597  5.863328  6.025261  6.952716  7.103909  6.021533  6.025795  5.611690  5.776955  6.402597  6.783251  5.698814  5.813409 
dram[1]:  6.690322  7.173267  5.748581  6.172926  5.995671  6.327839  6.781158  7.010132  5.773476  6.055363  5.682927  5.922946  6.644166  6.832341  5.371004  5.726984 
dram[2]:  6.488849  7.130777  5.626191  5.965459  6.171429  6.152271  6.750487  6.948795  5.623397  6.070374  5.402617  5.778236  6.482596  6.717073  5.401652  5.855167 
dram[3]:  7.034014  7.308081  5.645032  5.808896  5.875000  5.978374  6.773530  7.049949  5.873216  6.007739  5.803156  5.875735  6.270909  6.298086  5.494657  5.541475 
dram[4]:  6.638686  7.432683  5.634185  5.658126  5.714050  6.129433  6.948744  6.912088  5.903199  6.380822  5.722586  5.816293  6.288970  6.558935  5.586687  5.732114 
dram[5]:  7.004840  6.779851  5.456303  5.828784  5.963730  6.120461  6.863682  7.172557  6.083624  5.938083  5.476191  5.875000  6.299270  6.778543  5.487102  5.774659 
dram[6]:  6.805085  6.914286  5.497667  5.700647  6.033217  6.004344  6.913741  7.139463  5.771005  6.060658  5.515342  5.912933  6.561370  6.517013  5.601551  5.719937 
dram[7]:  6.610200  7.125737  5.540031  5.519531  5.969853  6.281165  6.825099  7.153527  5.812448  6.086957  5.632341  5.651858  6.325688  6.693878  5.556582  5.793408 
dram[8]:  6.599091  6.938873  5.443759  6.008533  6.063213  6.306011  6.849206  7.212121  5.556260  6.017182  5.573248  5.916949  6.277425  6.609195  5.578948  5.936574 
dram[9]:  6.797007  7.191468  5.766585  5.819307  6.175157  6.331806  6.994934  7.028513  5.770181  5.975256  5.790736  5.770370  6.410946  6.587619  5.668239  5.679780 
dram[10]:  6.704251  7.357360  5.620223  5.735987  5.956035  6.276113  6.701160  7.313953  5.592210  5.846539  5.814630  5.843906  6.321461  6.685382  5.474242  5.908272 
average row locality = 1237523/201298 = 6.147717
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4385      4397      4297      4303      4223      4228      4221      4220      4216      4224      4199      4201      4146      4134      4353      4342 
dram[1]:      4402      4393      4305      4296      4228      4218      4225      4222      4228      4221      4189      4191      4139      4136      4361      4358 
dram[2]:      4409      4397      4306      4303      4219      4226      4226      4226      4227      4217      4207      4200      4143      4132      4349      4348 
dram[3]:      4387      4392      4287      4291      4221      4223      4218      4226      4221      4214      4188      4196      4141      4151      4350      4358 
dram[4]:      4407      4393      4296      4291      4217      4224      4225      4221      4225      4212      4193      4193      4139      4142      4358      4359 
dram[5]:      4387      4404      4294      4284      4220      4226      4212      4210      4218      4220      4202      4200      4146      4135      4373      4357 
dram[6]:      4383      4398      4300      4285      4222      4223      4216      4224      4228      4214      4197      4195      4141      4141      4372      4367 
dram[7]:      4401      4400      4293      4295      4241      4221      4220      4219      4227      4221      4198      4192      4140      4136      4365      4357 
dram[8]:      4398      4403      4295      4287      4223      4228      4219      4220      4233      4224      4194      4186      4158      4147      4355      4360 
dram[9]:      4400      4391      4288      4290      4219      4225      4217      4218      4216      4217      4192      4195      4153      4153      4360      4362 
dram[10]:      4400      4395      4294      4293      4218      4222      4228      4227      4239      4223      4190      4194      4155      4150      4373      4361 
total reads: 749203
bank skew: 4409/4132 = 1.07
chip skew: 68162/68064 = 1.00
number of total write accesses:
dram[0]:      2846      2863      2774      2777      2684      2689      2690      2685      2775      2784      2810      2818      2756      2751      2856      2855 
dram[1]:      2857      2852      2783      2772      2697      2692      2685      2697      2781      2779      2801      2804      2751      2751      2863      2858 
dram[2]:      2865      2855      2783      2778      2693      2683      2700      2695      2791      2770      2811      2809      2748      2753      2846      2848 
dram[3]:      2851      2843      2758      2761      2688      2688      2691      2690      2774      2773      2799      2802      2757      2758      2848      2857 
dram[4]:      2869      2839      2758      2776      2697      2690      2689      2698      2788      2775      2800      2804      2760      2758      2860      2852 
dram[5]:      2849      2864      2761      2763      2686      2684      2686      2690      2766      2781      2813      2803      2758      2752      2859      2844 
dram[6]:      2844      2862      2770      2761      2680      2688      2677      2687      2778      2780      2813      2800      2755      2754      2854      2863 
dram[7]:      2857      2854      2765      2770      2690      2682      2687      2677      2777      2779      2803      2805      2755      2752      2853      2850 
dram[8]:      2861      2862      2771      2755      2683      2696      2685      2682      2779      2780      2806      2796      2766      2753      2853      2847 
dram[9]:      2866      2858      2753      2763      2691      2683      2687      2684      2789      2786      2809      2816      2758      2764      2850      2857 
dram[10]:      2854      2852      2765      2768      2691      2688      2701      2692      2796      2787      2805      2807      2767      2756      2853      2853 
total reads: 488320
bank skew: 2869/2677 = 1.07
chip skew: 44435/44338 = 1.00
average mf latency per bank:
dram[0]:        882       862       645       639      1018      1024       951       943       708       733       878       851       828       812       693       675
dram[1]:        873       927       691       676      1033      1011       930       910       714       700       922       869       834       832       710       681
dram[2]:        890       871       645       698       995      1000      1000       944       717       669       879       855       857       890       746       689
dram[3]:        861       865       640       645      1031       989       948       934       662       712       913       864       846       891       687       738
dram[4]:        936       881       685       651      1045      1076       935       927       696       666       858       862       831       792       694       674
dram[5]:        880       898       687       654      1063      1043       918       946       670       700       877       835       822       788       699       683
dram[6]:        881       865       670       636      1080      1069       975       983       683       668       816       871       772       839       701       697
dram[7]:        913       882       668       650      1032      1041       972      1067       726       712       820       831       775       785       699       679
dram[8]:        949       853       653       651      1064      1085       972      1001       661       678       804       815       857       808       682       710
dram[9]:        825       905       643       656      1036      1048       941       900       679       703       864       818       864       849       688       678
dram[10]:        829       862       653       630      1046      1047       891       892       692       701       882       851       816       805       662       667
maximum mf latency per bank:
dram[0]:     215199    127184     71578     63730    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    123078     36930
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    123994    217050    247850    123079     54479
dram[2]:     127171    127210     66403    185309    247672    247652    247626    247677    182770     62986    123970    124023    127174    185308    206742     76451
dram[3]:     127194    127167     71571     63697    247681    247680    247587    247607     22021    248070    198820    124021    127175    247850     72769    185307
dram[4]:     185229    127173    248769     63721    247683    247711    247602    247612    185309     29707    123999    123980    127151    127166     85578     36903
dram[5]:     185308    127188    185310    123077    247698    247671    247600    247592     72772    185229    217050    123955    175964    127157    172466     66669
dram[6]:     172465    127220    248769     63684    247686    247674    247577    247600    122811     33412    124005    217045    127155    217055     72772    123072
dram[7]:     248769    127197    248772    122839    247652    247702    247625    247587    235212    248030    123978    123968    127122    127158    172462     59119
dram[8]:     248771    185304     72771     63761    247671    247695    247610    247660     71308     72772    123990    123952    172460    127151    206742    186448
dram[9]:     127192    185309     63738     63735    247678    247689    247650    247656    122783    123078    247889    124003    206738    247843    206747     63582
dram[10]:     127188    185309     66328     63736    247676    247632    247636    247628    198976    206744    198799    124031    206744    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11263065 n_act=18102 n_pre=18086 n_req=112502 n_rd=272356 n_write=136115 bw_util=0.06978
n_activity=1049350 dram_eff=0.7785
bk0: 17540a 11483636i bk1: 17588a 11471797i bk2: 17188a 11483094i bk3: 17212a 11467834i bk4: 16892a 11484559i bk5: 16912a 11474976i bk6: 16884a 11494473i bk7: 16880a 11487772i bk8: 16864a 11495946i bk9: 16896a 11483432i bk10: 16796a 11480010i bk11: 16804a 11472771i bk12: 16584a 11482149i bk13: 16536a 11473168i bk14: 17412a 11476855i bk15: 17368a 11468690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262868 n_act=18157 n_pre=18141 n_req=112535 n_rd=272448 n_write=136110 bw_util=0.06979
n_activity=1048526 dram_eff=0.7793
bk0: 17608a 11480350i bk1: 17572a 11471177i bk2: 17220a 11476058i bk3: 17184a 11473570i bk4: 16912a 11486170i bk5: 16872a 11477423i bk6: 16900a 11490813i bk7: 16888a 11481174i bk8: 16912a 11493136i bk9: 16884a 11486425i bk10: 16756a 11476772i bk11: 16764a 11474436i bk12: 16556a 11485812i bk13: 16544a 11478420i bk14: 17444a 11472354i bk15: 17432a 11465161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262182 n_act=18410 n_pre=18394 n_req=112563 n_rd=272540 n_write=136198 bw_util=0.06982
n_activity=1052195 dram_eff=0.7769
bk0: 17636a 11471689i bk1: 17588a 11471618i bk2: 17224a 11475998i bk3: 17212a 11471115i bk4: 16876a 11485748i bk5: 16904a 11474281i bk6: 16904a 11490590i bk7: 16904a 11484219i bk8: 16908a 11486105i bk9: 16868a 11485945i bk10: 16828a 11472231i bk11: 16800a 11472578i bk12: 16572a 11487064i bk13: 16528a 11476420i bk14: 17396a 11476738i bk15: 17392a 11468318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262858 n_act=18372 n_pre=18356 n_req=112402 n_rd=272256 n_write=135882 bw_util=0.06972
n_activity=1050119 dram_eff=0.7773
bk0: 17548a 11481278i bk1: 17568a 11477084i bk2: 17148a 11481203i bk3: 17164a 11472834i bk4: 16884a 11483968i bk5: 16892a 11475643i bk6: 16872a 11492160i bk7: 16904a 11487901i bk8: 16884a 11495053i bk9: 16856a 11488838i bk10: 16752a 11477996i bk11: 16784a 11472169i bk12: 16564a 11484002i bk13: 16604a 11474833i bk14: 17400a 11476594i bk15: 17432a 11469445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262621 n_act=18311 n_pre=18295 n_req=112508 n_rd=272380 n_write=136117 bw_util=0.06978
n_activity=1048992 dram_eff=0.7788
bk0: 17628a 11473609i bk1: 17572a 11474913i bk2: 17184a 11481847i bk3: 17164a 11465320i bk4: 16868a 11482686i bk5: 16896a 11476921i bk6: 16900a 11493158i bk7: 16884a 11483059i bk8: 16900a 11491143i bk9: 16848a 11486731i bk10: 16772a 11478292i bk11: 16772a 11471527i bk12: 16556a 11480853i bk13: 16568a 11473780i bk14: 17432a 11477517i bk15: 17436a 11469791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262722 n_act=18338 n_pre=18322 n_req=112447 n_rd=272352 n_write=135990 bw_util=0.06976
n_activity=1052180 dram_eff=0.7762
bk0: 17548a 11483171i bk1: 17616a 11472560i bk2: 17176a 11478630i bk3: 17136a 11473819i bk4: 16880a 11488291i bk5: 16904a 11476509i bk6: 16848a 11495273i bk7: 16840a 11486957i bk8: 16872a 11497011i bk9: 16880a 11486802i bk10: 16808a 11475388i bk11: 16800a 11472581i bk12: 16584a 11484707i bk13: 16540a 11477154i bk14: 17492a 11473797i bk15: 17428a 11472687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23478
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262546 n_act=18379 n_pre=18363 n_req=112472 n_rd=272424 n_write=136012 bw_util=0.06977
n_activity=1050890 dram_eff=0.7773
bk0: 17532a 11476479i bk1: 17592a 11467193i bk2: 17200a 11476843i bk3: 17140a 11469701i bk4: 16888a 11487337i bk5: 16892a 11475285i bk6: 16864a 11495267i bk7: 16896a 11489126i bk8: 16912a 11491029i bk9: 16856a 11483083i bk10: 16788a 11472461i bk11: 16780a 11471017i bk12: 16564a 11486584i bk13: 16564a 11474637i bk14: 17488a 11475839i bk15: 17468a 11469413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24522
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262461 n_act=18404 n_pre=18388 n_req=112482 n_rd=272504 n_write=135967 bw_util=0.06978
n_activity=1051978 dram_eff=0.7766
bk0: 17604a 11478541i bk1: 17600a 11475207i bk2: 17172a 11479361i bk3: 17180a 11466238i bk4: 16964a 11487268i bk5: 16884a 11478906i bk6: 16880a 11492182i bk7: 16876a 11487520i bk8: 16908a 11493894i bk9: 16884a 11487973i bk10: 16792a 11478207i bk11: 16768a 11469780i bk12: 16560a 11482983i bk13: 16544a 11478300i bk14: 17460a 11478544i bk15: 17428a 11471014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23971
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262462 n_act=18334 n_pre=18318 n_req=112505 n_rd=272520 n_write=136090 bw_util=0.0698
n_activity=1050811 dram_eff=0.7777
bk0: 17592a 11475809i bk1: 17612a 11473726i bk2: 17180a 11478913i bk3: 17148a 11474075i bk4: 16892a 11485299i bk5: 16912a 11478991i bk6: 16876a 11495680i bk7: 16880a 11486794i bk8: 16932a 11488436i bk9: 16896a 11488286i bk10: 16776a 11475701i bk11: 16744a 11474487i bk12: 16632a 11484537i bk13: 16588a 11479459i bk14: 17420a 11478899i bk15: 17440a 11472461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23666
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262942 n_act=18170 n_pre=18154 n_req=112510 n_rd=272384 n_write=136074 bw_util=0.06978
n_activity=1049525 dram_eff=0.7784
bk0: 17600a 11475190i bk1: 17564a 11472621i bk2: 17152a 11479864i bk3: 17160a 11469365i bk4: 16876a 11487077i bk5: 16900a 11479934i bk6: 16868a 11495437i bk7: 16872a 11485746i bk8: 16864a 11490344i bk9: 16868a 11487689i bk10: 16768a 11475244i bk11: 16780a 11467886i bk12: 16612a 11485034i bk13: 16612a 11476010i bk14: 17440a 11478731i bk15: 17448a 11469183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24623
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11707724 n_nop=11262324 n_act=18322 n_pre=18306 n_req=112597 n_rd=272648 n_write=136124 bw_util=0.06983
n_activity=1052194 dram_eff=0.777
bk0: 17600a 11477366i bk1: 17580a 11472030i bk2: 17176a 11478494i bk3: 17172a 11471793i bk4: 16872a 11487668i bk5: 16888a 11478520i bk6: 16912a 11489549i bk7: 16908a 11487450i bk8: 16956a 11486725i bk9: 16892a 11483498i bk10: 16760a 11473564i bk11: 16776a 11469279i bk12: 16620a 11480588i bk13: 16600a 11476934i bk14: 17492a 11478340i bk15: 17444a 11472012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119887, Miss = 34040, Miss_rate = 0.284, Pending_hits = 57597, Reservation_fails = 136
L2_cache_bank[1]: Access = 119945, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57575, Reservation_fails = 214
L2_cache_bank[2]: Access = 119867, Miss = 34077, Miss_rate = 0.284, Pending_hits = 57528, Reservation_fails = 190
L2_cache_bank[3]: Access = 119822, Miss = 34035, Miss_rate = 0.284, Pending_hits = 57525, Reservation_fails = 196
L2_cache_bank[4]: Access = 119928, Miss = 34086, Miss_rate = 0.284, Pending_hits = 57502, Reservation_fails = 164
L2_cache_bank[5]: Access = 119841, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57507, Reservation_fails = 181
L2_cache_bank[6]: Access = 119718, Miss = 34013, Miss_rate = 0.284, Pending_hits = 57533, Reservation_fails = 190
L2_cache_bank[7]: Access = 119796, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57581, Reservation_fails = 156
L2_cache_bank[8]: Access = 119859, Miss = 34060, Miss_rate = 0.284, Pending_hits = 57543, Reservation_fails = 211
L2_cache_bank[9]: Access = 119800, Miss = 34035, Miss_rate = 0.284, Pending_hits = 57535, Reservation_fails = 134
L2_cache_bank[10]: Access = 119841, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57537, Reservation_fails = 176
L2_cache_bank[11]: Access = 119839, Miss = 34036, Miss_rate = 0.284, Pending_hits = 57543, Reservation_fails = 173
L2_cache_bank[12]: Access = 119806, Miss = 34059, Miss_rate = 0.284, Pending_hits = 57457, Reservation_fails = 189
L2_cache_bank[13]: Access = 119865, Miss = 34047, Miss_rate = 0.284, Pending_hits = 57524, Reservation_fails = 194
L2_cache_bank[14]: Access = 119923, Miss = 34085, Miss_rate = 0.284, Pending_hits = 57497, Reservation_fails = 227
L2_cache_bank[15]: Access = 119801, Miss = 34041, Miss_rate = 0.284, Pending_hits = 57562, Reservation_fails = 166
L2_cache_bank[16]: Access = 119938, Miss = 34075, Miss_rate = 0.284, Pending_hits = 57575, Reservation_fails = 153
L2_cache_bank[17]: Access = 119845, Miss = 34055, Miss_rate = 0.284, Pending_hits = 57567, Reservation_fails = 136
L2_cache_bank[18]: Access = 119875, Miss = 34045, Miss_rate = 0.284, Pending_hits = 57564, Reservation_fails = 144
L2_cache_bank[19]: Access = 119918, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57572, Reservation_fails = 151
L2_cache_bank[20]: Access = 120000, Miss = 34097, Miss_rate = 0.284, Pending_hits = 57563, Reservation_fails = 160
L2_cache_bank[21]: Access = 119924, Miss = 34065, Miss_rate = 0.284, Pending_hits = 57636, Reservation_fails = 137
L2_total_cache_accesses = 2637038
L2_total_cache_misses = 749203
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1266023
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27910
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1144698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1847284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789502
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=5664922
icnt_total_pkts_simt_to_mem=4149482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.7708
	minimum = 6
	maximum = 35
Network latency average = 8.64518
	minimum = 6
	maximum = 30
Slowest packet = 5130309
Flit latency average = 8.69802
	minimum = 6
	maximum = 30
Slowest flit = 9597421
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000690656
	minimum = 0.000599368 (at node 13)
	maximum = 0.00080147 (at node 30)
Accepted packet rate average = 0.000690656
	minimum = 0.000599368 (at node 13)
	maximum = 0.00080147 (at node 30)
Injected flit rate average = 0.00104088
	minimum = 0.000607261 (at node 13)
	maximum = 0.00159648 (at node 30)
Accepted flit rate average= 0.00104088
	minimum = 0.000788555 (at node 37)
	maximum = 0.00127647 (at node 21)
Injected packet length average = 1.50709
Accepted packet length average = 1.50709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8288 (20 samples)
	minimum = 6 (20 samples)
	maximum = 97 (20 samples)
Network latency average = 9.99434 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.1 (20 samples)
Flit latency average = 9.80516 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.3 (20 samples)
Fragmentation average = 0.0262763 (20 samples)
	minimum = 0 (20 samples)
	maximum = 30.55 (20 samples)
Injected packet rate average = 0.0541831 (20 samples)
	minimum = 0.0481889 (20 samples)
	maximum = 0.0616769 (20 samples)
Accepted packet rate average = 0.0541831 (20 samples)
	minimum = 0.0481889 (20 samples)
	maximum = 0.0616769 (20 samples)
Injected flit rate average = 0.102455 (20 samples)
	minimum = 0.0733173 (20 samples)
	maximum = 0.139409 (20 samples)
Accepted flit rate average = 0.102455 (20 samples)
	minimum = 0.0934749 (20 samples)
	maximum = 0.109963 (20 samples)
Injected packet size average = 1.8909 (20 samples)
Accepted packet size average = 1.8909 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 55 sec (7375 sec)
gpgpu_simulation_rate = 60292 (inst/sec)
gpgpu_simulation_rate = 1490 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 42382
gpu_sim_insn = 23073772
gpu_ipc =     544.4239
gpu_tot_sim_cycle = 11255810
gpu_tot_sim_insn = 467727280
gpu_tot_ipc =      41.5543
gpu_tot_issued_cta = 1376256
max_total_param_size = 0
gpu_stall_dramfull = 343882
gpu_stall_icnt2sh    = 152014
partiton_reqs_in_parallel = 932365
partiton_reqs_in_parallel_total    = 138369589
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      12.3760
partiton_reqs_in_parallel_util = 932365
partiton_reqs_in_parallel_util_total    = 138369589
gpu_sim_cycle_parition_util = 42382
gpu_tot_sim_cycle_parition_util    = 6304437
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.9483
partiton_replys_in_parallel = 198640
partiton_replys_in_parallel_total    = 2637038
L2_BW  =     444.2427 GB/Sec
L2_BW_total  =      23.8789 GB/Sec
gpu_total_sim_rate=61648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16746444
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8190208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16740145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16746444
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41026, 40163, 40355, 40024, 40379, 39849, 40331, 39550, 39940, 39315, 40021, 39149, 39835, 38894, 39511, 38483, 39405, 38326, 39190, 38100, 38970, 38013, 38600, 37753, 38345, 37690, 38219, 37618, 38290, 37356, 38192, 37113, 
gpgpu_n_tot_thrd_icount = 983724672
gpgpu_n_tot_w_icount = 30741396
gpgpu_n_stall_shd_mem = 435533
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1978356
gpgpu_n_mem_write_global = 857070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31469556
gpgpu_n_store_insn = 13636595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198555
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2364169	W0_Idle:278368577	W0_Scoreboard:47580586	W1:70524	W2:24	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:30670839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15810480 {8:1976310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59448720 {40:70635,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120995440 {40:665590,72:1310720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6856560 {8:857070,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 376 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 11255809 
mrq_lat_table:394498 	25231 	36381 	67236 	132235 	197205 	269531 	129102 	74136 	7965 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1635619 	1044006 	136922 	11657 	850 	94 	1878 	1894 	994 	1204 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72 	2397781 	258608 	17081 	5012 	90122 	42242 	16602 	806 	118 	835 	102 	1869 	1900 	988 	1204 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1322930 	621767 	33649 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	134640 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1837 	286 	233 	21 	55 	57 	66 	45 	34 	35 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    581459    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    464972    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  6.781739  6.587395  5.699327  5.723388  5.730354  5.780280  6.609431  6.748639  5.770881  5.800307  5.436691  5.620357  6.167357  6.383691  5.466245  5.593660 
dram[1]:  6.310484  6.939556  5.477762  6.003940  5.721412  6.028340  6.489529  6.628673  5.551877  5.940110  5.464829  5.728724  6.194167  6.309585  5.274084  5.503541 
dram[2]:  6.124902  6.759723  5.396893  5.776684  5.966319  5.901665  6.348085  6.601770  5.379359  5.828948  5.230290  5.604306  6.156457  6.343003  5.209537  5.625816 
dram[3]:  6.648764  6.885362  5.454023  5.562225  5.654753  5.816550  6.421052  6.680431  5.650675  5.859922  5.613264  5.650187  5.968725  6.104918  5.328983  5.398611 
dram[4]:  6.269600  7.153211  5.432857  5.543003  5.521158  5.916601  6.615111  6.567401  5.673929  6.225806  5.505831  5.674943  5.948041  6.260504  5.388504  5.560086 
dram[5]:  6.614928  6.399510  5.336613  5.704204  5.716923  5.933865  6.592889  6.804029  5.848485  5.763942  5.335452  5.705215  5.971131  6.480803  5.323771  5.546039 
dram[6]:  6.416119  6.569992  5.269018  5.503988  5.800781  5.842105  6.634495  6.807693  5.553348  5.898119  5.272664  5.680963  6.184539  6.225105  5.465590  5.575519 
dram[7]:  6.341444  6.805048  5.333567  5.392199  5.710245  6.013743  6.514010  6.820018  5.640987  5.902897  5.396146  5.528246  5.956000  6.298646  5.400000  5.587770 
dram[8]:  6.253397  6.603375  5.278973  5.858687  5.835294  6.122533  6.435609  6.865989  5.410753  5.837209  5.347733  5.708870  5.919176  6.340715  5.394023  5.701175 
dram[9]:  6.509151  6.789930  5.587629  5.678865  5.993548  6.064384  6.770492  6.680144  5.642216  5.800000  5.560383  5.610245  6.170389  6.262805  5.521307  5.485190 
dram[10]:  6.409017  6.898499  5.421953  5.552478  5.811572  5.996777  6.348382  6.911874  5.470036  5.641791  5.621460  5.647982  6.061688  6.302620  5.239569  5.698238 
average row locality = 1333605/225784 = 5.906552
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4772      4786      4676      4684      4594      4595      4590      4590      4588      4597      4569      4572      4516      4505      4735      4726 
dram[1]:      4786      4779      4683      4674      4599      4591      4595      4589      4599      4592      4560      4559      4508      4506      4739      4735 
dram[2]:      4796      4784      4689      4682      4587      4596      4597      4599      4602      4588      4575      4570      4510      4504      4731      4731 
dram[3]:      4772      4779      4666      4668      4590      4595      4589      4595      4590      4589      4556      4566      4510      4518      4731      4740 
dram[4]:      4792      4779      4677      4664      4586      4597      4594      4593      4599      4585      4569      4562      4505      4513      4741      4742 
dram[5]:      4774      4788      4669      4662      4588      4598      4580      4582      4590      4594      4571      4569      4515      4501      4755      4742 
dram[6]:      4773      4787      4678      4659      4587      4592      4586      4594      4599      4582      4572      4571      4512      4511      4754      4747 
dram[7]:      4786      4785      4673      4667      4611      4592      4592      4592      4599      4591      4573      4562      4512      4507      4744      4739 
dram[8]:      4782      4788      4668      4664      4595      4595      4591      4594      4602      4590      4566      4556      4527      4513      4739      4742 
dram[9]:      4782      4780      4665      4668      4585      4598      4586      4589      4586      4586      4562      4568      4522      4522      4742      4741 
dram[10]:      4784      4780      4668      4675      4588      4591      4597      4601      4608      4600      4566      4565      4523      4519      4753      4740 
total reads: 815141
bank skew: 4796/4501 = 1.07
chip skew: 74158/74054 = 1.00
number of total write accesses:
dram[0]:      3027      3053      2944      2951      2844      2850      2839      2847      2943      2955      2988      2993      2928      2932      3038      3038 
dram[1]:      3039      3028      2953      2945      2856      2854      2842      2855      2946      2946      2976      2980      2925      2933      3035      3036 
dram[2]:      3050      3037      2953      2949      2853      2846      2862      2861      2956      2943      2988      2979      2927      2930      3026      3027 
dram[3]:      3027      3029      2926      2930      2846      2856      2853      2847      2948      2941      2977      2977      2933      2930      3028      3034 
dram[4]:      3045      3018      2929      2941      2851      2852      2848      2861      2953      2942      2985      2980      2936      2937      3040      3031 
dram[5]:      3025      3045      2925      2936      2844      2849      2837      2848      2937      2951      2984      2979      2931      2926      3039      3028 
dram[6]:      3029      3051      2941      2931      2838      2845      2838      2840      2948      2944      2989      2979      2928      2928      3029      3042 
dram[7]:      3033      3034      2938      2936      2858      2847      2847      2835      2943      2947      2987      2973      2933      2938      3032      3028 
dram[8]:      3041      3037      2939      2923      2845      2850      2855      2835      2946      2940      2985      2974      2943      2931      3023      3023 
dram[9]:      3042      3042      2923      2936      2847      2843      2848      2846      2952      2954      2989      2989      2938      2937      3032      3037 
dram[10]:      3035      3036      2939      2943      2845      2851      2856      2850      2968      2960      2978      2992      2945      2937      3033      3021 
total reads: 518464
bank skew: 3053/2835 = 1.08
chip skew: 47189/47082 = 1.00
average mf latency per bank:
dram[0]:        855       836       634       630       982       988       920       912       693       716       851       826       804       790       679       662
dram[1]:        847       897       677       663       995       974       898       882       699       685       891       842       810       808       696       668
dram[2]:        861       845       635       685       960       965       965       913       701       657       852       830       830       861       729       676
dram[3]:        836       838       629       635       993       953       915       904       650       697       884       838       820       863       673       721
dram[4]:        905       854       672       640      1007      1035       904       897       681       654       831       836       807       772       679       662
dram[5]:        853       870       674       644      1023      1004       889       916       657       685       850       811       799       767       685       669
dram[6]:        853       839       658       626      1040      1030       941       950       670       656       793       844       753       815       687       684
dram[7]:        884       855       655       640       994      1002       939      1028       710       697       796       808       754       764       685       666
dram[8]:        917       828       643       641      1022      1044       937       966       650       666       781       793       830       785       669       695
dram[9]:        802       876       632       645       998      1009       909       872       666       690       837       795       837       824       674       665
dram[10]:        805       836       642       621      1007      1009       864       864       678       686       855       825       792       783       651       656
maximum mf latency per bank:
dram[0]:     215199    127184     71578     63730    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    123078     36930
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    123994    217050    247850    123079     54479
dram[2]:     127171    127210     66403    185309    247672    247652    247626    247677    182770     62986    123970    124023    127174    185308    206742     76451
dram[3]:     127194    127167     71571     63697    247681    247680    247587    247607     22021    248070    198820    124021    127175    247850     72769    185307
dram[4]:     185229    127173    248769     63721    247683    247711    247602    247612    185309     29707    123999    123980    127151    127166     85578     36903
dram[5]:     185308    127188    185310    123077    247698    247671    247600    247592     72772    185229    217050    123955    175964    127157    172466     66669
dram[6]:     172465    127220    248769     63684    247686    247674    247577    247600    122811     33412    124005    217045    127155    217055     72772    123072
dram[7]:     248769    127197    248772    122839    247652    247702    247625    247587    235212    248030    123978    123968    127122    127158    172462     59119
dram[8]:     248771    185304     72771     63761    247671    247695    247610    247660     71308     72772    123990    123952    172460    127151    206742    186448
dram[9]:     127192    185309     63738     63735    247678    247689    247650    247656    122783    123078    247889    124003    206738    247843    206747     63582
dram[10]:     127188    185309     66328     63736    247676    247632    247636    247628    198976    206744    198799    124031    206744    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11302464 n_act=20349 n_pre=20333 n_req=121265 n_rd=296380 n_write=146894 bw_util=0.07522
n_activity=1126751 dram_eff=0.7868
bk0: 19088a 11537159i bk1: 19144a 11524870i bk2: 18704a 11538335i bk3: 18736a 11521904i bk4: 18376a 11540549i bk5: 18380a 11531273i bk6: 18360a 11551251i bk7: 18360a 11543282i bk8: 18352a 11552112i bk9: 18388a 11539371i bk10: 18276a 11536403i bk11: 18288a 11528394i bk12: 18064a 11539300i bk13: 18020a 11529148i bk14: 18940a 11529934i bk15: 18904a 11523138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11302398 n_act=20423 n_pre=20407 n_req=121243 n_rd=296376 n_write=146816 bw_util=0.0752
n_activity=1125938 dram_eff=0.7872
bk0: 19144a 11535958i bk1: 19116a 11527847i bk2: 18732a 11531194i bk3: 18696a 11530374i bk4: 18396a 11541863i bk5: 18364a 11533574i bk6: 18380a 11550598i bk7: 18356a 11538095i bk8: 18396a 11549425i bk9: 18368a 11543841i bk10: 18240a 11532299i bk11: 18236a 11531645i bk12: 18032a 11541835i bk13: 18024a 11533580i bk14: 18956a 11529718i bk15: 18940a 11520850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11301441 n_act=20726 n_pre=20710 n_req=121328 n_rd=296564 n_write=146979 bw_util=0.07526
n_activity=1129574 dram_eff=0.7853
bk0: 19184a 11525570i bk1: 19136a 11526065i bk2: 18756a 11530460i bk3: 18728a 11526727i bk4: 18348a 11542409i bk5: 18384a 11529909i bk6: 18388a 11546761i bk7: 18396a 11539441i bk8: 18408a 11541701i bk9: 18352a 11541901i bk10: 18300a 11527156i bk11: 18280a 11528506i bk12: 18040a 11542596i bk13: 18016a 11531903i bk14: 18924a 11531629i bk15: 18924a 11523070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11302386 n_act=20593 n_pre=20577 n_req=121136 n_rd=296216 n_write=146648 bw_util=0.07515
n_activity=1127473 dram_eff=0.7856
bk0: 19088a 11538076i bk1: 19116a 11530744i bk2: 18664a 11537630i bk3: 18672a 11528334i bk4: 18360a 11540726i bk5: 18380a 11530182i bk6: 18356a 11548769i bk7: 18380a 11544373i bk8: 18360a 11552012i bk9: 18356a 11544495i bk10: 18224a 11534044i bk11: 18264a 11527977i bk12: 18040a 11539550i bk13: 18072a 11530966i bk14: 18924a 11532013i bk15: 18960a 11524137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11302213 n_act=20502 n_pre=20486 n_req=121247 n_rd=296392 n_write=146827 bw_util=0.07521
n_activity=1126361 dram_eff=0.787
bk0: 19168a 11529354i bk1: 19116a 11530962i bk2: 18708a 11535834i bk3: 18656a 11521713i bk4: 18344a 11540958i bk5: 18388a 11530953i bk6: 18376a 11549992i bk7: 18372a 11539047i bk8: 18396a 11548547i bk9: 18340a 11544466i bk10: 18276a 11532608i bk11: 18248a 11527473i bk12: 18020a 11537297i bk13: 18052a 11528451i bk14: 18964a 11533830i bk15: 18968a 11524690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30943
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11302404 n_act=20523 n_pre=20507 n_req=121162 n_rd=296312 n_write=146674 bw_util=0.07517
n_activity=1129461 dram_eff=0.7844
bk0: 19096a 11537806i bk1: 19152a 11527596i bk2: 18676a 11535367i bk3: 18648a 11529977i bk4: 18352a 11545976i bk5: 18392a 11531909i bk6: 18320a 11552453i bk7: 18328a 11542613i bk8: 18360a 11553253i bk9: 18376a 11542951i bk10: 18284a 11531724i bk11: 18276a 11529006i bk12: 18060a 11541828i bk13: 18004a 11534794i bk14: 19020a 11528544i bk15: 18968a 11526584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29093
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11302058 n_act=20615 n_pre=20599 n_req=121204 n_rd=296416 n_write=146732 bw_util=0.0752
n_activity=1128211 dram_eff=0.7856
bk0: 19092a 11530512i bk1: 19148a 11522138i bk2: 18712a 11531147i bk3: 18636a 11524074i bk4: 18348a 11542847i bk5: 18368a 11531683i bk6: 18344a 11552328i bk7: 18376a 11546766i bk8: 18396a 11547778i bk9: 18328a 11540451i bk10: 18288a 11526889i bk11: 18284a 11525158i bk12: 18048a 11541749i bk13: 18044a 11530428i bk14: 19016a 11531396i bk15: 18988a 11524575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30416
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0x800ffb80, atomic=0 1 entries : 0x7f0d79f55650 :  mf: uid=28297217, sid23:w12, part=7, addr=0x800ffb80, load , size=32, unknown  status = IN_PARTITION_DRAM (11255809), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11301913 n_act=20635 n_pre=20619 n_req=121234 n_rd=296496 n_write=146757 bw_util=0.07521
n_activity=1129428 dram_eff=0.7849
bk0: 19144a 11534138i bk1: 19140a 11530090i bk2: 18692a 11533272i bk3: 18668a 11522339i bk4: 18444a 11541470i bk5: 18368a 11535154i bk6: 18368a 11548419i bk7: 18368a 11542868i bk8: 18396a 11550457i bk9: 18364a 11545176i bk10: 18292a 11532722i bk11: 18244a 11527839i bk12: 18048a 11538877i bk13: 18028a 11533954i bk14: 18976a 11534322i bk15: 18956a 11526116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29737
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11302126 n_act=20555 n_pre=20539 n_req=121202 n_rd=296448 n_write=146752 bw_util=0.07521
n_activity=1128413 dram_eff=0.7855
bk0: 19128a 11531711i bk1: 19152a 11529457i bk2: 18672a 11534745i bk3: 18656a 11530263i bk4: 18380a 11542578i bk5: 18380a 11537663i bk6: 18364a 11551303i bk7: 18376a 11543455i bk8: 18408a 11544596i bk9: 18360a 11545972i bk10: 18264a 11530897i bk11: 18224a 11530116i bk12: 18108a 11541027i bk13: 18052a 11537313i bk14: 18956a 11535211i bk15: 18968a 11528278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2877
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11302658 n_act=20296 n_pre=20280 n_req=121237 n_rd=296328 n_write=146858 bw_util=0.0752
n_activity=1126888 dram_eff=0.7866
bk0: 19128a 11530920i bk1: 19120a 11525570i bk2: 18660a 11537008i bk3: 18672a 11524079i bk4: 18340a 11544995i bk5: 18392a 11536170i bk6: 18344a 11553382i bk7: 18356a 11542351i bk8: 18344a 11548148i bk9: 18344a 11543510i bk10: 18248a 11531372i bk11: 18272a 11522678i bk12: 18088a 11542161i bk13: 18088a 11532661i bk14: 18968a 11534389i bk15: 18964a 11523239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30116
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0x800ff300, atomic=0 1 entries : 0x7f0d7a51a0f0 :  mf: uid=28297219, sid06:w06, part=10, addr=0x800ff360, load , size=32, unknown  status = IN_PARTITION_DRAM (11255809), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11786420 n_nop=11301772 n_act=20568 n_pre=20552 n_req=121347 n_rd=296628 n_write=146900 bw_util=0.07526
n_activity=1129565 dram_eff=0.7853
bk0: 19136a 11532335i bk1: 19120a 11526475i bk2: 18672a 11534097i bk3: 18700a 11524946i bk4: 18352a 11545933i bk5: 18364a 11534319i bk6: 18388a 11546255i bk7: 18404a 11544679i bk8: 18432a 11543885i bk9: 18400a 11538996i bk10: 18260a 11529345i bk11: 18260a 11524593i bk12: 18092a 11538532i bk13: 18076a 11532594i bk14: 19012a 11533263i bk15: 18960a 11528633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30441

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128918, Miss = 37040, Miss_rate = 0.287, Pending_hits = 60570, Reservation_fails = 136
L2_cache_bank[1]: Access = 128989, Miss = 37055, Miss_rate = 0.287, Pending_hits = 60541, Reservation_fails = 214
L2_cache_bank[2]: Access = 128896, Miss = 37069, Miss_rate = 0.288, Pending_hits = 60487, Reservation_fails = 190
L2_cache_bank[3]: Access = 128849, Miss = 37025, Miss_rate = 0.287, Pending_hits = 60488, Reservation_fails = 196
L2_cache_bank[4]: Access = 128966, Miss = 37087, Miss_rate = 0.288, Pending_hits = 60467, Reservation_fails = 164
L2_cache_bank[5]: Access = 128875, Miss = 37054, Miss_rate = 0.288, Pending_hits = 60471, Reservation_fails = 181
L2_cache_bank[6]: Access = 128749, Miss = 37004, Miss_rate = 0.287, Pending_hits = 60492, Reservation_fails = 190
L2_cache_bank[7]: Access = 128820, Miss = 37050, Miss_rate = 0.288, Pending_hits = 60546, Reservation_fails = 156
L2_cache_bank[8]: Access = 128886, Miss = 37063, Miss_rate = 0.288, Pending_hits = 60508, Reservation_fails = 211
L2_cache_bank[9]: Access = 128826, Miss = 37035, Miss_rate = 0.287, Pending_hits = 60501, Reservation_fails = 134
L2_cache_bank[10]: Access = 128865, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60492, Reservation_fails = 176
L2_cache_bank[11]: Access = 128875, Miss = 37036, Miss_rate = 0.287, Pending_hits = 60506, Reservation_fails = 173
L2_cache_bank[12]: Access = 128840, Miss = 37061, Miss_rate = 0.288, Pending_hits = 60428, Reservation_fails = 189
L2_cache_bank[13]: Access = 128890, Miss = 37043, Miss_rate = 0.287, Pending_hits = 60487, Reservation_fails = 194
L2_cache_bank[14]: Access = 128968, Miss = 37090, Miss_rate = 0.288, Pending_hits = 60463, Reservation_fails = 227
L2_cache_bank[15]: Access = 128825, Miss = 37035, Miss_rate = 0.287, Pending_hits = 60527, Reservation_fails = 166
L2_cache_bank[16]: Access = 128968, Miss = 37070, Miss_rate = 0.287, Pending_hits = 60539, Reservation_fails = 153
L2_cache_bank[17]: Access = 128859, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60527, Reservation_fails = 136
L2_cache_bank[18]: Access = 128887, Miss = 37030, Miss_rate = 0.287, Pending_hits = 60526, Reservation_fails = 144
L2_cache_bank[19]: Access = 128948, Miss = 37052, Miss_rate = 0.287, Pending_hits = 60540, Reservation_fails = 151
L2_cache_bank[20]: Access = 129024, Miss = 37087, Miss_rate = 0.287, Pending_hits = 60524, Reservation_fails = 160
L2_cache_bank[21]: Access = 128955, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60599, Reservation_fails = 137
L2_total_cache_accesses = 2835678
L2_total_cache_misses = 815141
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 1331229
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1209867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 739845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1978356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 857070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=6125706
icnt_total_pkts_simt_to_mem=4481229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6166
	minimum = 6
	maximum = 62
Network latency average = 9.8455
	minimum = 6
	maximum = 60
Slowest packet = 5278960
Flit latency average = 9.01118
	minimum = 6
	maximum = 58
Slowest flit = 9824868
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937401
	minimum = 0.0834336 (at node 13)
	maximum = 0.106711 (at node 42)
Accepted packet rate average = 0.0937401
	minimum = 0.0834336 (at node 13)
	maximum = 0.106711 (at node 42)
Injected flit rate average = 0.187001
	minimum = 0.139261 (at node 13)
	maximum = 0.247292 (at node 42)
Accepted flit rate average= 0.187001
	minimum = 0.177521 (at node 46)
	maximum = 0.194627 (at node 2)
Injected packet length average = 1.99489
Accepted packet length average = 1.99489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8187 (21 samples)
	minimum = 6 (21 samples)
	maximum = 95.3333 (21 samples)
Network latency average = 9.98725 (21 samples)
	minimum = 6 (21 samples)
	maximum = 86.7619 (21 samples)
Flit latency average = 9.76735 (21 samples)
	minimum = 6 (21 samples)
	maximum = 85.9048 (21 samples)
Fragmentation average = 0.025025 (21 samples)
	minimum = 0 (21 samples)
	maximum = 29.0952 (21 samples)
Injected packet rate average = 0.0560668 (21 samples)
	minimum = 0.0498673 (21 samples)
	maximum = 0.0638213 (21 samples)
Accepted packet rate average = 0.0560668 (21 samples)
	minimum = 0.0498673 (21 samples)
	maximum = 0.0638213 (21 samples)
Injected flit rate average = 0.106481 (21 samples)
	minimum = 0.0764574 (21 samples)
	maximum = 0.144546 (21 samples)
Accepted flit rate average = 0.106481 (21 samples)
	minimum = 0.0974771 (21 samples)
	maximum = 0.113995 (21 samples)
Injected packet size average = 1.89918 (21 samples)
Accepted packet size average = 1.89918 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 27 sec (7587 sec)
gpgpu_simulation_rate = 61648 (inst/sec)
gpgpu_simulation_rate = 1483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 2046077
gpu_sim_insn = 21023540
gpu_ipc =      10.2750
gpu_tot_sim_cycle = 13645598
gpu_tot_sim_insn = 488750820
gpu_tot_ipc =      35.8175
gpu_tot_issued_cta = 1441792
max_total_param_size = 0
gpu_stall_dramfull = 343882
gpu_stall_icnt2sh    = 152199
partiton_reqs_in_parallel = 45013694
partiton_reqs_in_parallel_total    = 139301954
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.5073
partiton_reqs_in_parallel_util = 45013694
partiton_reqs_in_parallel_util_total    = 139301954
gpu_sim_cycle_parition_util = 2046077
gpu_tot_sim_cycle_parition_util    = 6346819
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9609
partiton_replys_in_parallel = 78760
partiton_replys_in_parallel_total    = 2835678
L2_BW  =       3.6485 GB/Sec
L2_BW_total  =      20.2440 GB/Sec
gpu_total_sim_rate=53096

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17561324
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8716288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8714496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17555025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8716288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17561324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42886, 42049, 42264, 41929, 42216, 41689, 42093, 41337, 41610, 41059, 41763, 40943, 41597, 40665, 41351, 40155, 41222, 40093, 40961, 39684, 40804, 39685, 40348, 39409, 40021, 39435, 39967, 39220, 40104, 39032, 40023, 38766, 
gpgpu_n_tot_thrd_icount = 1029618048
gpgpu_n_tot_w_icount = 32175564
gpgpu_n_stall_shd_mem = 435549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056100
gpgpu_n_mem_write_global = 858086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 32530372
gpgpu_n_store_insn = 13637615
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139460608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198571
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2517167	W0_Idle:359998062	W0_Scoreboard:79044453	W1:128208	W2:252	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:32047095	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416112 {8:2052014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59489360 {40:71651,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124025296 {40:741265,72:1310737,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6864688 {8:858086,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 385 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 13643290 
mrq_lat_table:410749 	26178 	36760 	67688 	134344 	197337 	269532 	129102 	74136 	7965 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1700041 	1057783 	136922 	11657 	861 	109 	1899 	1952 	1227 	1427 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72 	2471283 	259874 	17083 	5012 	93551 	42242 	16602 	806 	118 	846 	117 	1890 	1958 	1221 	1427 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1382455 	639931 	33704 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	135656 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2034 	302 	234 	24 	61 	63 	77 	60 	58 	48 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  6.534326  6.293513  5.505338  5.465493  5.498182  5.534748  6.335570  6.501292  5.520924  5.617755  5.272665  5.411557  5.905395  6.064309  5.257657  5.393981 
dram[1]:  6.084291  6.576636  5.300273  5.742007  5.507637  5.800307  6.204918  6.269867  5.350105  5.670362  5.240931  5.511175  5.958893  6.052969  5.121350  5.275033 
dram[2]:  5.915368  6.488144  5.208865  5.518861  5.701887  5.727618  6.095736  6.333612  5.203792  5.567587  5.042050  5.442075  5.898279  6.076551  5.096565  5.459722 
dram[3]:  6.396440  6.547934  5.241848  5.329648  5.488727  5.613670  6.144598  6.398815  5.429787  5.639114  5.384940  5.415842  5.741642  5.890625  5.138201  5.213483 
dram[4]:  6.072630  6.861111  5.199193  5.326671  5.315049  5.728582  6.322473  6.324144  5.461593  5.996069  5.246922  5.413842  5.739528  6.055377  5.189882  5.328156 
dram[5]:  6.339471  6.117103  5.152406  5.468839  5.513869  5.726308  6.323554  6.540728  5.631269  5.566230  5.143528  5.474286  5.726859  6.211872  5.166232  5.370320 
dram[6]:  6.167576  6.348000  5.088874  5.295533  5.597624  5.634802  6.389831  6.469231  5.348675  5.690760  5.100399  5.461154  5.927673  5.989675  5.306246  5.359756 
dram[7]:  6.032675  6.484873  5.130810  5.183769  5.476156  5.766412  6.249793  6.533795  5.397183  5.634559  5.207739  5.324512  5.738204  6.017502  5.174853  5.440912 
dram[8]:  5.963213  6.342652  5.060864  5.578566  5.625465  5.841699  6.154471  6.658127  5.200272  5.567273  5.177583  5.472441  5.725624  6.040000  5.233222  5.513268 
dram[9]:  6.262618  6.485294  5.374302  5.502853  5.655946  5.841699  6.502153  6.397121  5.418671  5.549204  5.341226  5.415667  5.856260  6.027092  5.331081  5.316038 
dram[10]:  6.135240  6.585548  5.233062  5.383112  5.581241  5.730099  6.048645  6.588338  5.251705  5.417784  5.397743  5.442867  5.828968  6.063403  5.065301  5.493371 
average row locality = 1353876/238449 = 5.677843
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4841      4868      4751      4772      4673      4675      4668      4662      4667      4664      4651      4643      4588      4578      4818      4808 
dram[1]:      4868      4867      4758      4745      4679      4662      4682      4673      4669      4679      4640      4630      4576      4572      4817      4823 
dram[2]:      4879      4860      4767      4766      4662      4666      4674      4675      4685      4675      4648      4641      4576      4575      4803      4802 
dram[3]:      4844      4861      4750      4744      4661      4663      4667      4668      4670      4659      4632      4641      4587      4580      4815      4819 
dram[4]:      4864      4854      4760      4745      4668      4668      4676      4668      4681      4650      4643      4645      4566      4576      4820      4822 
dram[5]:      4857      4861      4745      4746      4668      4665      4662      4656      4660      4662      4646      4644      4581      4578      4844      4822 
dram[6]:      4853      4854      4750      4738      4663      4662      4659      4682      4678      4655      4646      4642      4579      4580      4835      4828 
dram[7]:      4870      4861      4753      4752      4686      4666      4666      4665      4676      4676      4643      4632      4573      4587      4830      4811 
dram[8]:      4867      4868      4752      4745      4671      4673      4673      4662      4672      4673      4644      4630      4596      4585      4815      4830 
dram[9]:      4863      4859      4737      4742      4670      4682      4661      4667      4665      4669      4642      4644      4602      4590      4821      4815 
dram[10]:      4866      4859      4750      4737      4669      4667      4682      4678      4688      4675      4637      4641      4587      4586      4837      4813 
total reads: 828593
bank skew: 4879/4566 = 1.07
chip skew: 75372/75261 = 1.00
number of total write accesses:
dram[0]:      3059      3087      2984      2989      2887      2891      2884      2886      2985      2993      3026      3036      2965      2966      3079      3078 
dram[1]:      3072      3071      2991      2978      2894      2890      2888      2901      2987      2993      3017      3014      2962      2970      3075      3079 
dram[2]:      3089      3075      2989      2988      2893      2883      2903      2900      3001      2986      3026      3016      2962      2966      3061      3060 
dram[3]:      3062      3062      2966      2968      2886      2893      2897      2889      2986      2982      3020      3017      2969      2960      3067      3069 
dram[4]:      3079      3050      2966      2984      2890      2888      2892      2902      2998      2977      3028      3021      2970      2969      3079      3069 
dram[5]:      3061      3079      2963      2976      2886      2888      2882      2892      2976      2986      3023      3020      2967      2957      3081      3067 
dram[6]:      3060      3081      2980      2967      2877      2883      2881      2887      2992      2982      3025      3020      2961      2961      3066      3083 
dram[7]:      3069      3070      2974      2977      2893      2888      2890      2875      2988      2987      3028      3014      2967      2977      3072      3062 
dram[8]:      3076      3073      2981      2959      2884      2892      2897      2875      2988      2982      3024      3015      2979      2965      3061      3065 
dram[9]:      3078      3079      2959      2973      2892      2883      2888      2888      2997      3000      3028      3030      2976      2974      3069      3074 
dram[10]:      3073      3070      2974      2977      2888      2891      2903      2892      3011      3002      3017      3028      2979      2969      3075      3059 
total reads: 525283
bank skew: 3089/2875 = 1.07
chip skew: 47808/47693 = 1.00
average mf latency per bank:
dram[0]:        881       873       650       691      1019      1036       937       958       754       741       918       829       851       849       731       734
dram[1]:        866       958       744       682      1026       999       953       889       710       726       973       853       835       851       703       710
dram[2]:        898       881       646       739       993       978       981       929       736       690       853       856       856       899       779       696
dram[3]:        850       883       678       656       997       971       957       929       686       721       929       897       878       870       719       747
dram[4]:        923       878       740       668      1047      1060       957       897       693       663       847       886       825       792       762       682
dram[5]:        867       885       698       684      1061      1013       902       936       677       689       853       852       832       801       717       704
dram[6]:        899       846       678       654      1075      1054       940       972       678       676       837       852       760       854       710       746
dram[7]:        924       872       659       679       998      1010       958      1058       729       724       827       818       789       788       708       687
dram[8]:        952       892       656       650      1078      1059       962       975       678       682       815       795       869       796       672       729
dram[9]:        842       910       662       661      1022      1033       938       905       725       705       845       861       862       877       718       688
dram[10]:        841       870       659       657      1029      1020       888       906       707       727       889       843       823       834       701       669
maximum mf latency per bank:
dram[0]:     215199    127184     71578    125802    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    123153    123579
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    123994    217050    247850    123079    123535
dram[2]:     127171    127210     66403    185309    247672    247652    247626    247677    182770    123553    123970    124023    127174    185308    206742     76451
dram[3]:     127194    127167    125810     63697    247681    247680    247587    247607    125805    248070    198820    125778    127175    247850    123176    185307
dram[4]:     185229    127173    248769     63721    247683    247711    247602    247612    185309     41122    123999    123980    127151    127166    123622     62605
dram[5]:     185308    127188    185310    125807    247698    247671    247600    247592    123669    185229    217050    123955    175964    127157    172466    123425
dram[6]:     172465    127220    248769     73091    247686    247674    247577    247600    122811    120789    124005    217045    127155    217055    123517    123517
dram[7]:     248769    127197    248772    123121    247652    247702    247625    247587    235212    248030    123978    123968    127122    127158    172462    123454
dram[8]:     248771    185304     73086     63761    247671    247695    247610    247660     71308     72772    123990    123952    172460    127151    206742    186448
dram[9]:     127192    185309    125799     73086    247678    247689    247650    247656    123661    123078    247889    124003    206738    247843    206747     72974
dram[10]:     127188    185309     66328     73084    247676    247632    247636    247628    198976    206744    198799    124031    206744    127116    123608     73087
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15091988 n_act=21505 n_pre=21489 n_req=123122 n_rd=301308 n_write=149394 bw_util=0.05784
n_activity=1168643 dram_eff=0.7713
bk0: 19364a 15333740i bk1: 19472a 15320911i bk2: 19004a 15334401i bk3: 19088a 15317513i bk4: 18692a 15336449i bk5: 18700a 15327015i bk6: 18672a 15347260i bk7: 18648a 15339597i bk8: 18668a 15347877i bk9: 18656a 15335727i bk10: 18604a 15332700i bk11: 18572a 15324433i bk12: 18352a 15335443i bk13: 18312a 15325202i bk14: 19272a 15325661i bk15: 19232a 15318812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.994306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15091780 n_act=21606 n_pre=21590 n_req=123122 n_rd=301360 n_write=149348 bw_util=0.05784
n_activity=1168363 dram_eff=0.7715
bk0: 19472a 15332101i bk1: 19468a 15323417i bk2: 19032a 15327320i bk3: 18980a 15326604i bk4: 18716a 15338003i bk5: 18648a 15329822i bk6: 18728a 15346149i bk7: 18692a 15333557i bk8: 18676a 15345582i bk9: 18716a 15339113i bk10: 18560a 15327923i bk11: 18520a 15327901i bk12: 18304a 15338100i bk13: 18288a 15329829i bk14: 19268a 15325899i bk15: 19292a 15316277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.985519
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15091201 n_act=21830 n_pre=21814 n_req=123152 n_rd=301416 n_write=149423 bw_util=0.05785
n_activity=1169904 dram_eff=0.7707
bk0: 19516a 15321516i bk1: 19440a 15322366i bk2: 19068a 15326465i bk3: 19064a 15322396i bk4: 18648a 15338096i bk5: 18664a 15326281i bk6: 18696a 15342815i bk7: 18700a 15335620i bk8: 18740a 15337434i bk9: 18700a 15337402i bk10: 18592a 15323261i bk11: 18564a 15325045i bk12: 18304a 15338907i bk13: 18300a 15328095i bk14: 19212a 15328234i bk15: 19208a 15319491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.992873
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15092082 n_act=21741 n_pre=21725 n_req=122954 n_rd=301044 n_write=149092 bw_util=0.05776
n_activity=1168788 dram_eff=0.7703
bk0: 19376a 15334322i bk1: 19444a 15326758i bk2: 19000a 15333419i bk3: 18976a 15324102i bk4: 18644a 15337205i bk5: 18652a 15326548i bk6: 18668a 15344689i bk7: 18672a 15340673i bk8: 18680a 15347815i bk9: 18636a 15340738i bk10: 18528a 15329903i bk11: 18564a 15323839i bk12: 18348a 15335843i bk13: 18320a 15327470i bk14: 19260a 15327893i bk15: 19276a 15320193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.983296
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15091897 n_act=21650 n_pre=21634 n_req=123068 n_rd=301224 n_write=149279 bw_util=0.05781
n_activity=1167458 dram_eff=0.7718
bk0: 19456a 15325729i bk1: 19416a 15327416i bk2: 19040a 15331657i bk3: 18980a 15317313i bk4: 18672a 15336918i bk5: 18672a 15327148i bk6: 18704a 15345693i bk7: 18672a 15335243i bk8: 18724a 15344509i bk9: 18600a 15340994i bk10: 18572a 15328149i bk11: 18580a 15323019i bk12: 18264a 15333898i bk13: 18304a 15325099i bk14: 19280a 15329813i bk15: 19288a 15320405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.990813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15092066 n_act=21646 n_pre=21630 n_req=123001 n_rd=301188 n_write=149154 bw_util=0.05779
n_activity=1171228 dram_eff=0.769
bk0: 19428a 15333788i bk1: 19444a 15323550i bk2: 18980a 15331512i bk3: 18984a 15325758i bk4: 18672a 15341961i bk5: 18660a 15328148i bk6: 18648a 15348360i bk7: 18624a 15338700i bk8: 18640a 15349411i bk9: 18648a 15339396i bk10: 18584a 15327828i bk11: 18576a 15324892i bk12: 18324a 15338055i bk13: 18312a 15331155i bk14: 19376a 15324396i bk15: 19288a 15322596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.976776
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15091884 n_act=21722 n_pre=21706 n_req=123010 n_rd=301216 n_write=149156 bw_util=0.05779
n_activity=1168997 dram_eff=0.7705
bk0: 19412a 15326777i bk1: 19416a 15318806i bk2: 19000a 15327366i bk3: 18952a 15320195i bk4: 18652a 15338834i bk5: 18648a 15327932i bk6: 18636a 15348534i bk7: 18728a 15342166i bk8: 18712a 15343906i bk9: 18620a 15336549i bk10: 18584a 15323141i bk11: 18568a 15321183i bk12: 18316a 15338095i bk13: 18320a 15326716i bk14: 19340a 15327534i bk15: 19312a 15320346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.986765
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15091413 n_act=21827 n_pre=21811 n_req=123078 n_rd=301388 n_write=149245 bw_util=0.05783
n_activity=1170827 dram_eff=0.7698
bk0: 19480a 15329832i bk1: 19444a 15326159i bk2: 19012a 15329187i bk3: 19008a 15318097i bk4: 18744a 15337453i bk5: 18664a 15331030i bk6: 18664a 15344539i bk7: 18660a 15338989i bk8: 18704a 15345805i bk9: 18704a 15340894i bk10: 18572a 15328867i bk11: 18528a 15323769i bk12: 18292a 15335394i bk13: 18348a 15329827i bk14: 19320a 15329940i bk15: 19244a 15322423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.981679
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15091562 n_act=21729 n_pre=21713 n_req=123072 n_rd=301424 n_write=149256 bw_util=0.05783
n_activity=1170706 dram_eff=0.7699
bk0: 19468a 15327531i bk1: 19472a 15325671i bk2: 19008a 15330298i bk3: 18980a 15325983i bk4: 18684a 15338782i bk5: 18692a 15333357i bk6: 18692a 15347122i bk7: 18648a 15339992i bk8: 18688a 15340734i bk9: 18692a 15341470i bk10: 18576a 15327022i bk11: 18520a 15326142i bk12: 18384a 15337473i bk13: 18340a 15333417i bk14: 19260a 15331504i bk15: 19320a 15324071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.974385
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15092070 n_act=21462 n_pre=21446 n_req=123117 n_rd=301316 n_write=149390 bw_util=0.05784
n_activity=1168300 dram_eff=0.7716
bk0: 19452a 15327212i bk1: 19436a 15321549i bk2: 18948a 15333000i bk3: 18968a 15320360i bk4: 18680a 15340273i bk5: 18728a 15332066i bk6: 18644a 15349549i bk7: 18668a 15338451i bk8: 18660a 15343967i bk9: 18676a 15339269i bk10: 18568a 15327162i bk11: 18576a 15318713i bk12: 18408a 15337858i bk13: 18360a 15328965i bk14: 19284a 15330375i bk15: 19260a 15319278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.984563
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15585684 n_nop=15091372 n_act=21732 n_pre=21716 n_req=123180 n_rd=301488 n_write=149376 bw_util=0.05786
n_activity=1171510 dram_eff=0.7697
bk0: 19464a 15328343i bk1: 19436a 15322482i bk2: 19000a 15330183i bk3: 18948a 15321443i bk4: 18676a 15341851i bk5: 18668a 15330188i bk6: 18728a 15341904i bk7: 18712a 15340678i bk8: 18752a 15339636i bk9: 18700a 15334673i bk10: 18548a 15325474i bk11: 18564a 15320618i bk12: 18348a 15335020i bk13: 18344a 15329090i bk14: 19348a 15329126i bk15: 19252a 15324683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.987005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132490, Miss = 37657, Miss_rate = 0.284, Pending_hits = 63199, Reservation_fails = 136
L2_cache_bank[1]: Access = 132589, Miss = 37670, Miss_rate = 0.284, Pending_hits = 63108, Reservation_fails = 214
L2_cache_bank[2]: Access = 132477, Miss = 37689, Miss_rate = 0.284, Pending_hits = 63097, Reservation_fails = 190
L2_cache_bank[3]: Access = 132449, Miss = 37651, Miss_rate = 0.284, Pending_hits = 63069, Reservation_fails = 196
L2_cache_bank[4]: Access = 132531, Miss = 37694, Miss_rate = 0.284, Pending_hits = 63054, Reservation_fails = 164
L2_cache_bank[5]: Access = 132464, Miss = 37660, Miss_rate = 0.284, Pending_hits = 63062, Reservation_fails = 181
L2_cache_bank[6]: Access = 132355, Miss = 37626, Miss_rate = 0.284, Pending_hits = 63103, Reservation_fails = 190
L2_cache_bank[7]: Access = 132340, Miss = 37635, Miss_rate = 0.284, Pending_hits = 63148, Reservation_fails = 156
L2_cache_bank[8]: Access = 132482, Miss = 37678, Miss_rate = 0.284, Pending_hits = 63078, Reservation_fails = 211
L2_cache_bank[9]: Access = 132379, Miss = 37628, Miss_rate = 0.284, Pending_hits = 63083, Reservation_fails = 134
L2_cache_bank[10]: Access = 132447, Miss = 37663, Miss_rate = 0.284, Pending_hits = 63092, Reservation_fails = 176
L2_cache_bank[11]: Access = 132445, Miss = 37634, Miss_rate = 0.284, Pending_hits = 63061, Reservation_fails = 173
L2_cache_bank[12]: Access = 132414, Miss = 37663, Miss_rate = 0.284, Pending_hits = 63032, Reservation_fails = 189
L2_cache_bank[13]: Access = 132429, Miss = 37641, Miss_rate = 0.284, Pending_hits = 63095, Reservation_fails = 194
L2_cache_bank[14]: Access = 132570, Miss = 37697, Miss_rate = 0.284, Pending_hits = 63019, Reservation_fails = 227
L2_cache_bank[15]: Access = 132402, Miss = 37650, Miss_rate = 0.284, Pending_hits = 63101, Reservation_fails = 166
L2_cache_bank[16]: Access = 132562, Miss = 37690, Miss_rate = 0.284, Pending_hits = 63123, Reservation_fails = 153
L2_cache_bank[17]: Access = 132479, Miss = 37666, Miss_rate = 0.284, Pending_hits = 63120, Reservation_fails = 136
L2_cache_bank[18]: Access = 132490, Miss = 37661, Miss_rate = 0.284, Pending_hits = 63123, Reservation_fails = 144
L2_cache_bank[19]: Access = 132507, Miss = 37668, Miss_rate = 0.284, Pending_hits = 63145, Reservation_fails = 151
L2_cache_bank[20]: Access = 132659, Miss = 37716, Miss_rate = 0.284, Pending_hits = 63127, Reservation_fails = 160
L2_cache_bank[21]: Access = 132478, Miss = 37656, Miss_rate = 0.284, Pending_hits = 63149, Reservation_fails = 137
L2_total_cache_accesses = 2914438
L2_total_cache_misses = 828593
L2_total_cache_miss_rate = 0.2843
L2_total_cache_pending_hits = 1388188
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1266826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 753297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 661659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056100
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 858086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6282263
icnt_total_pkts_simt_to_mem=4563045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.72805
	minimum = 6
	maximum = 37
Network latency average = 8.57929
	minimum = 6
	maximum = 32
Slowest packet = 5671657
Flit latency average = 8.56868
	minimum = 6
	maximum = 32
Slowest flit = 10806912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000769864
	minimum = 0.000660777 (at node 5)
	maximum = 0.000888286 (at node 48)
Accepted packet rate average = 0.000769864
	minimum = 0.000660777 (at node 5)
	maximum = 0.000888286 (at node 48)
Injected flit rate average = 0.00116503
	minimum = 0.000679105 (at node 5)
	maximum = 0.00176655 (at node 48)
Accepted flit rate average= 0.00116503
	minimum = 0.000892196 (at node 35)
	maximum = 0.00140293 (at node 24)
Injected packet length average = 1.51329
Accepted packet length average = 1.51329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7236 (22 samples)
	minimum = 6 (22 samples)
	maximum = 92.6818 (22 samples)
Network latency average = 9.92325 (22 samples)
	minimum = 6 (22 samples)
	maximum = 84.2727 (22 samples)
Flit latency average = 9.71287 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.4545 (22 samples)
Fragmentation average = 0.0238875 (22 samples)
	minimum = 0 (22 samples)
	maximum = 27.7727 (22 samples)
Injected packet rate average = 0.0535533 (22 samples)
	minimum = 0.0476306 (22 samples)
	maximum = 0.0609607 (22 samples)
Accepted packet rate average = 0.0535533 (22 samples)
	minimum = 0.0476306 (22 samples)
	maximum = 0.0609607 (22 samples)
Injected flit rate average = 0.101694 (22 samples)
	minimum = 0.073013 (22 samples)
	maximum = 0.138056 (22 samples)
Accepted flit rate average = 0.101694 (22 samples)
	minimum = 0.0930869 (22 samples)
	maximum = 0.108877 (22 samples)
Injected packet size average = 1.89893 (22 samples)
Accepted packet size average = 1.89893 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 33 min, 25 sec (9205 sec)
gpgpu_simulation_rate = 53096 (inst/sec)
gpgpu_simulation_rate = 1482 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 43081
gpu_sim_insn = 23078842
gpu_ipc =     535.7081
gpu_tot_sim_cycle = 13910829
gpu_tot_sim_insn = 511829662
gpu_tot_ipc =      36.7936
gpu_tot_issued_cta = 1507328
max_total_param_size = 0
gpu_stall_dramfull = 343919
gpu_stall_icnt2sh    = 165705
partiton_reqs_in_parallel = 947745
partiton_reqs_in_parallel_total    = 184315648
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      13.3179
partiton_reqs_in_parallel_util = 947745
partiton_reqs_in_parallel_util_total    = 184315648
gpu_sim_cycle_parition_util = 43081
gpu_tot_sim_cycle_parition_util    = 8392896
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.9611
partiton_replys_in_parallel = 200614
partiton_replys_in_parallel_total    = 2914438
L2_BW  =     441.3778 GB/Sec
L2_BW_total  =      21.2250 GB/Sec
gpu_total_sim_rate=54473

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18353765
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8978432
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8976640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18347466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8978432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18353765
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44861, 44065, 44289, 43891, 44226, 43693, 44145, 43341, 43620, 43057, 43779, 42917, 43601, 42648, 43382, 42192, 43205, 42097, 42944, 41682, 42766, 41683, 42364, 41377, 41977, 41370, 41971, 41236, 42093, 40976, 42000, 40728, 
gpgpu_n_tot_thrd_icount = 1078237120
gpgpu_n_tot_w_icount = 33694910
gpgpu_n_stall_shd_mem = 435550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2187172
gpgpu_n_mem_write_global = 927628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 34627524
gpgpu_n_store_insn = 14690259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198572
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2567671	W0_Idle:360007423	W0_Scoreboard:80133948	W1:140040	W2:438	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:33554423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17464688 {8:2183086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64368736 {40:75640,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133462480 {40:741265,72:1441809,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7421024 {8:927628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 376 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 13910828 
mrq_lat_table:432255 	28411 	40252 	74379 	146598 	217332 	291910 	137438 	75354 	8028 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1795082 	1161814 	138453 	11668 	861 	109 	1899 	1952 	1227 	1427 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	78 	2651231 	280121 	17495 	5013 	93551 	42242 	16602 	806 	118 	846 	117 	1890 	1958 	1221 	1427 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1466717 	684250 	36195 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	205198 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2090 	333 	234 	24 	61 	63 	77 	60 	58 	48 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  6.161337  5.943594  5.277707  5.229127  5.299542  5.406271  5.974926  6.137225  5.291613  5.449535  5.070283  5.266795  5.636301  5.769615  5.056716  5.240522 
dram[1]:  5.725806  6.236804  5.087462  5.515979  5.279584  5.591851  5.939194  5.980854  5.161006  5.494314  5.051014  5.288660  5.606228  5.722653  5.008886  5.123487 
dram[2]:  5.619987  6.196064  5.062690  5.238665  5.504749  5.454239  5.806290  6.060493  5.021328  5.387393  4.897024  5.295293  5.645296  5.764957  4.920700  5.295226 
dram[3]:  6.073835  6.207148  5.021212  5.168856  5.241915  5.344100  5.855491  6.117247  5.231995  5.502011  5.167401  5.257527  5.431635  5.585517  4.958333  5.062275 
dram[4]:  5.784500  6.490812  4.968862  5.155140  5.144402  5.528610  5.950880  6.019302  5.222716  5.779817  5.031765  5.219404  5.493551  5.733569  4.999409  5.137910 
dram[5]:  5.990134  5.810922  5.022547  5.269084  5.318660  5.510551  5.964628  6.217792  5.404480  5.347684  4.992714  5.299807  5.494237  5.795276  4.992362  5.180649 
dram[6]:  5.795362  5.909154  4.976548  5.133458  5.395458  5.433937  6.004457  6.147615  5.125312  5.433400  4.943510  5.258477  5.617892  5.739717  5.098736  5.174390 
dram[7]:  5.724277  6.085837  4.945173  5.055555  5.272550  5.502376  5.945014  6.245749  5.200000  5.474385  5.010936  5.167612  5.506803  5.754784  4.973560  5.266044 
dram[8]:  5.702612  5.989437  4.906343  5.349936  5.423593  5.542037  5.890421  6.258314  5.064775  5.358823  4.983041  5.286727  5.500000  5.749114  5.064110  5.284644 
dram[9]:  5.854883  6.166667  5.107740  5.299616  5.437500  5.565546  6.182582  6.165649  5.214965  5.345253  5.106211  5.261676  5.504736  5.755319  5.145896  5.173089 
dram[10]:  5.763354  6.166909  5.029733  5.169682  5.386303  5.587992  5.843772  6.269083  5.051502  5.230184  5.138837  5.226379  5.531335  5.766714  4.905617  5.263716 
average row locality = 1452044/266683 = 5.444831
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5228      5253      5127      5149      5046      5051      5044      5038      5041      5037      5020      5017      4959      4945      5204      5179 
dram[1]:      5259      5255      5143      5129      5052      5037      5052      5048      5043      5050      5015      5005      4950      4945      5199      5204 
dram[2]:      5269      5246      5149      5146      5040      5040      5049      5045      5060      5044      5019      5015      4950      4944      5188      5185 
dram[3]:      5232      5251      5134      5118      5037      5035      5040      5040      5044      5038      5009      5014      4958      4951      5195      5199 
dram[4]:      5251      5240      5143      5121      5035      5047      5054      5042      5056      5031      5022      5020      4942      4948      5205      5204 
dram[5]:      5245      5246      5119      5127      5038      5037      5038      5037      5044      5034      5016      5017      4950      4948      5225      5208 
dram[6]:      5239      5244      5127      5119      5035      5041      5033      5060      5053      5032      5017      5017      4950      4952      5214      5217 
dram[7]:      5257      5248      5136      5128      5054      5037      5045      5039      5050      5055      5023      5009      4947      4957      5207      5196 
dram[8]:      5254      5253      5132      5127      5042      5048      5048      5037      5047      5045      5019      5003      4968      4958      5201      5211 
dram[9]:      5252      5246      5118      5122      5041      5055      5036      5032      5045      5043      5013      5018      4972      4962      5208      5200 
dram[10]:      5258      5243      5130      5119      5044      5040      5054      5056      5059      5057      5011      5021      4959      4957      5216      5201 
total reads: 895017
bank skew: 5269/4942 = 1.07
chip skew: 81425/81295 = 1.00
number of total write accesses:
dram[0]:      3250      3282      3159      3181      3057      3053      3058      3057      3161      3170      3204      3215      3146      3144      3266      3253 
dram[1]:      3261      3252      3175      3156      3068      3060      3055      3074      3163      3164      3203      3203      3151      3164      3256      3260 
dram[2]:      3279      3255      3169      3173      3074      3065      3074      3070      3180      3161      3208      3198      3151      3150      3251      3245 
dram[3]:      3241      3259      3151      3147      3067      3072      3064      3047      3165      3171      3202      3193      3146      3148      3254      3255 
dram[4]:      3258      3237      3155      3153      3052      3069      3063      3066      3175      3159      3215      3211      3150      3165      3259      3253 
dram[5]:      3255      3267      3123      3156      3057      3058      3056      3071      3160      3164      3207      3203      3154      3148      3272      3252 
dram[6]:      3257      3277      3149      3151      3042      3061      3049      3061      3168      3167      3209      3202      3151      3141      3255      3269 
dram[7]:      3255      3260      3162      3153      3071      3068      3064      3043      3166      3173      3225      3192      3148      3163      3258      3256 
dram[8]:      3260      3252      3145      3144      3050      3060      3069      3055      3163      3154      3208      3202      3161      3154      3251      3255 
dram[9]:      3261      3264      3131      3156      3050      3054      3057      3045      3179      3178      3208      3206      3164      3153      3257      3258 
dram[10]:      3266      3255      3159      3168      3057      3057      3063      3075      3180      3191      3206      3221      3161      3151      3256      3242 
total reads: 557027
bank skew: 3282/3042 = 1.08
chip skew: 50708/50582 = 1.00
average mf latency per bank:
dram[0]:        856       848       641       677       984      1000       906       928       737       725       890       807       827       826       715       721
dram[1]:        841       927       727       671       990       966       923       864       696       712       941       829       811       826       691       697
dram[2]:        872       857       637       722       959       945       949       901       721       678       829       833       832       873       760       684
dram[3]:        827       858       665       646       962       939       928       902       673       707       899       870       852       845       705       731
dram[4]:        895       852       723       657      1011      1021       926       871       680       652       823       860       803       771       745       670
dram[5]:        842       860       685       672      1024       979       874       906       664       676       829       829       809       780       701       690
dram[6]:        872       822       666       643      1037      1015       910       941       666       664       814       828       741       830       695       730
dram[7]:        897       847       648       669       964       976       927      1021       714       709       803       797       769       769       694       674
dram[8]:        922       867       646       639      1040      1022       931       942       666       671       793       776       843       776       660       713
dram[9]:        819       883       651       650       988       997       909       879       709       691       822       837       836       852       703       676
dram[10]:        817       846       648       645       993       986       863       878       693       711       862       818       801       812       688       659
maximum mf latency per bank:
dram[0]:     215199    127184     71578    125802    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    123153    123579
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    123994    217050    247850    123079    123535
dram[2]:     127171    127210     66403    185309    247672    247652    247626    247677    182770    123553    123970    124023    127174    185308    206742     76451
dram[3]:     127194    127167    125810     63697    247681    247680    247587    247607    125805    248070    198820    125778    127175    247850    123176    185307
dram[4]:     185229    127173    248769     63721    247683    247711    247602    247612    185309     41122    123999    123980    127151    127166    123622     62605
dram[5]:     185308    127188    185310    125807    247698    247671    247600    247592    123669    185229    217050    123955    175964    127157    172466    123425
dram[6]:     172465    127220    248769     73091    247686    247674    247577    247600    122811    120789    124005    217045    127155    217055    123517    123517
dram[7]:     248769    127197    248772    123121    247652    247702    247625    247587    235212    248030    123978    123968    127122    127158    172462    123454
dram[8]:     248771    185304     73086     63761    247671    247695    247610    247660     71308     72772    123990    123952    172460    127151    206742    186448
dram[9]:     127192    185309    125799     73086    247678    247689    247650    247656    123661    123078    247889    124003    206738    247843    206747     72974
dram[10]:     127188    185309     66328     73084    247676    247632    247636    247628    198976    206744    198799    124031    206744    127116    123608     73087
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f0d75354460 :  mf: uid=31008910, sid01:w26, part=0, addr=0x800fffe0, load , size=32, unknown  status = IN_PARTITION_DRAM (13910828), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15131849 n_act=24044 n_pre=24028 n_req=131994 n_rd=325351 n_write=160406 bw_util=0.06202
n_activity=1247366 dram_eff=0.7789
bk0: 20912a 15387509i bk1: 21012a 15374180i bk2: 20508a 15389419i bk3: 20596a 15370969i bk4: 20184a 15393171i bk5: 20204a 15384182i bk6: 20176a 15402501i bk7: 20152a 15395077i bk8: 20164a 15403473i bk9: 20148a 15391312i bk10: 20080a 15388014i bk11: 20067a 15379520i bk12: 19836a 15390284i bk13: 19780a 15381732i bk14: 20816a 15377675i bk15: 20716a 15373879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04197
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15131416 n_act=24164 n_pre=24148 n_req=132051 n_rd=325544 n_write=160406 bw_util=0.06204
n_activity=1247231 dram_eff=0.7792
bk0: 21036a 15386583i bk1: 21020a 15377287i bk2: 20572a 15382083i bk3: 20516a 15380452i bk4: 20208a 15392385i bk5: 20148a 15383513i bk6: 20208a 15402039i bk7: 20192a 15387803i bk8: 20172a 15400169i bk9: 20200a 15394213i bk10: 20060a 15382094i bk11: 20020a 15381296i bk12: 19800a 15392859i bk13: 19780a 15383070i bk14: 20796a 15381156i bk15: 20816a 15371117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15130804 n_act=24363 n_pre=24347 n_req=132092 n_rd=325556 n_write=160608 bw_util=0.06207
n_activity=1248723 dram_eff=0.7787
bk0: 21076a 15374107i bk1: 20984a 15377289i bk2: 20596a 15380481i bk3: 20584a 15373976i bk4: 20160a 15392948i bk5: 20160a 15379750i bk6: 20196a 15397942i bk7: 20180a 15391724i bk8: 20240a 15390503i bk9: 20176a 15392542i bk10: 20076a 15378547i bk11: 20060a 15379514i bk12: 19800a 15393890i bk13: 19776a 15382525i bk14: 20752a 15381415i bk15: 20740a 15374505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04728
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15131691 n_act=24311 n_pre=24295 n_req=131877 n_rd=325180 n_write=160201 bw_util=0.06197
n_activity=1247667 dram_eff=0.7781
bk0: 20928a 15389577i bk1: 21004a 15380657i bk2: 20536a 15386796i bk3: 20472a 15378915i bk4: 20148a 15391558i bk5: 20140a 15380137i bk6: 20160a 15401661i bk7: 20160a 15397443i bk8: 20176a 15403899i bk9: 20152a 15395241i bk10: 20036a 15385402i bk11: 20056a 15380254i bk12: 19832a 15391515i bk13: 19804a 15382710i bk14: 20780a 15383378i bk15: 20796a 15374908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03428
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15131447 n_act=24237 n_pre=24221 n_req=132001 n_rd=325444 n_write=160329 bw_util=0.06202
n_activity=1246182 dram_eff=0.7796
bk0: 21004a 15379616i bk1: 20960a 15381017i bk2: 20572a 15383273i bk3: 20484a 15373216i bk4: 20140a 15394476i bk5: 20188a 15380084i bk6: 20216a 15400193i bk7: 20168a 15391134i bk8: 20224a 15398843i bk9: 20124a 15396320i bk10: 20088a 15379816i bk11: 20080a 15377207i bk12: 19768a 15390186i bk13: 19792a 15378611i bk14: 20820a 15384695i bk15: 20816a 15375884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15131692 n_act=24205 n_pre=24189 n_req=131932 n_rd=325316 n_write=160276 bw_util=0.06199
n_activity=1249904 dram_eff=0.777
bk0: 20980a 15386025i bk1: 20984a 15377276i bk2: 20476a 15389002i bk3: 20508a 15380541i bk4: 20152a 15397733i bk5: 20148a 15384424i bk6: 20152a 15402513i bk7: 20148a 15393686i bk8: 20176a 15401065i bk9: 20136a 15394335i bk10: 20064a 15383914i bk11: 20068a 15378955i bk12: 19800a 15393027i bk13: 19792a 15385684i bk14: 20900a 15378263i bk15: 20832a 15376160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15131313 n_act=24330 n_pre=24314 n_req=131959 n_rd=325400 n_write=160321 bw_util=0.06201
n_activity=1247797 dram_eff=0.7785
bk0: 20956a 15379542i bk1: 20976a 15372355i bk2: 20508a 15382789i bk3: 20476a 15373250i bk4: 20140a 15395797i bk5: 20164a 15381804i bk6: 20132a 15404781i bk7: 20240a 15395502i bk8: 20212a 15398867i bk9: 20128a 15390670i bk10: 20068a 15377525i bk11: 20068a 15376566i bk12: 19800a 15394583i bk13: 19808a 15381380i bk14: 20856a 15382497i bk15: 20868a 15373918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03587
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15130961 n_act=24377 n_pre=24361 n_req=132045 n_rd=325552 n_write=160427 bw_util=0.06204
n_activity=1249560 dram_eff=0.7778
bk0: 21028a 15382787i bk1: 20992a 15378391i bk2: 20544a 15380795i bk3: 20512a 15372364i bk4: 20216a 15392211i bk5: 20148a 15385357i bk6: 20180a 15397553i bk7: 20156a 15394029i bk8: 20200a 15399309i bk9: 20220a 15394766i bk10: 20092a 15381053i bk11: 20036a 15377646i bk12: 19788a 15391548i bk13: 19828a 15384965i bk14: 20828a 15384176i bk15: 20784a 15376488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0364
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15131273 n_act=24286 n_pre=24270 n_req=131976 n_rd=325572 n_write=160277 bw_util=0.06203
n_activity=1249442 dram_eff=0.7777
bk0: 21016a 15382066i bk1: 21012a 15381842i bk2: 20528a 15385854i bk3: 20508a 15379325i bk4: 20168a 15395643i bk5: 20192a 15388729i bk6: 20192a 15401597i bk7: 20148a 15394134i bk8: 20188a 15396062i bk9: 20180a 15397206i bk10: 20076a 15380532i bk11: 20012a 15379628i bk12: 19872a 15393960i bk13: 19832a 15388364i bk14: 20804a 15386630i bk15: 20844a 15376400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02552
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15131875 n_act=24031 n_pre=24015 n_req=131984 n_rd=325452 n_write=160305 bw_util=0.06202
n_activity=1246893 dram_eff=0.7791
bk0: 21008a 15381945i bk1: 20984a 15377602i bk2: 20472a 15387286i bk3: 20488a 15374472i bk4: 20164a 15397239i bk5: 20220a 15387317i bk6: 20144a 15405221i bk7: 20128a 15395637i bk8: 20180a 15399440i bk9: 20172a 15394627i bk10: 20052a 15382877i bk11: 20072a 15376123i bk12: 19888a 15391917i bk13: 19848a 15386262i bk14: 20832a 15382890i bk15: 20800a 15374520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03028
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15665678 n_nop=15130862 n_act=24336 n_pre=24320 n_req=132133 n_rd=325700 n_write=160460 bw_util=0.06207
n_activity=1250282 dram_eff=0.7777
bk0: 21032a 15381234i bk1: 20972a 15377283i bk2: 20520a 15382887i bk3: 20476a 15372955i bk4: 20176a 15396635i bk5: 20160a 15386922i bk6: 20216a 15398741i bk7: 20224a 15395418i bk8: 20236a 15396379i bk9: 20228a 15387263i bk10: 20044a 15378735i bk11: 20084a 15373689i bk12: 19836a 15389818i bk13: 19828a 15383791i bk14: 20864a 15383179i bk15: 20804a 15377203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03794

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141614, Miss = 40669, Miss_rate = 0.287, Pending_hits = 66147, Reservation_fails = 136
L2_cache_bank[1]: Access = 141704, Miss = 40669, Miss_rate = 0.287, Pending_hits = 66053, Reservation_fails = 214
L2_cache_bank[2]: Access = 141601, Miss = 40713, Miss_rate = 0.288, Pending_hits = 66056, Reservation_fails = 190
L2_cache_bank[3]: Access = 141571, Miss = 40673, Miss_rate = 0.287, Pending_hits = 66022, Reservation_fails = 196
L2_cache_bank[4]: Access = 141665, Miss = 40724, Miss_rate = 0.287, Pending_hits = 66010, Reservation_fails = 164
L2_cache_bank[5]: Access = 141581, Miss = 40665, Miss_rate = 0.287, Pending_hits = 66018, Reservation_fails = 181
L2_cache_bank[6]: Access = 141463, Miss = 40649, Miss_rate = 0.287, Pending_hits = 66069, Reservation_fails = 190
L2_cache_bank[7]: Access = 141469, Miss = 40646, Miss_rate = 0.287, Pending_hits = 66103, Reservation_fails = 156
L2_cache_bank[8]: Access = 141601, Miss = 40708, Miss_rate = 0.287, Pending_hits = 66033, Reservation_fails = 211
L2_cache_bank[9]: Access = 141486, Miss = 40653, Miss_rate = 0.287, Pending_hits = 66043, Reservation_fails = 134
L2_cache_bank[10]: Access = 141589, Miss = 40675, Miss_rate = 0.287, Pending_hits = 66043, Reservation_fails = 176
L2_cache_bank[11]: Access = 141548, Miss = 40654, Miss_rate = 0.287, Pending_hits = 66018, Reservation_fails = 173
L2_cache_bank[12]: Access = 141503, Miss = 40668, Miss_rate = 0.287, Pending_hits = 65989, Reservation_fails = 189
L2_cache_bank[13]: Access = 141557, Miss = 40682, Miss_rate = 0.287, Pending_hits = 66063, Reservation_fails = 194
L2_cache_bank[14]: Access = 141702, Miss = 40719, Miss_rate = 0.287, Pending_hits = 65970, Reservation_fails = 227
L2_cache_bank[15]: Access = 141541, Miss = 40669, Miss_rate = 0.287, Pending_hits = 66051, Reservation_fails = 166
L2_cache_bank[16]: Access = 141657, Miss = 40711, Miss_rate = 0.287, Pending_hits = 66086, Reservation_fails = 153
L2_cache_bank[17]: Access = 141604, Miss = 40682, Miss_rate = 0.287, Pending_hits = 66069, Reservation_fails = 136
L2_cache_bank[18]: Access = 141606, Miss = 40685, Miss_rate = 0.287, Pending_hits = 66081, Reservation_fails = 144
L2_cache_bank[19]: Access = 141604, Miss = 40678, Miss_rate = 0.287, Pending_hits = 66108, Reservation_fails = 151
L2_cache_bank[20]: Access = 141770, Miss = 40731, Miss_rate = 0.287, Pending_hits = 66080, Reservation_fails = 160
L2_cache_bank[21]: Access = 141616, Miss = 40694, Miss_rate = 0.287, Pending_hits = 66115, Reservation_fails = 137
L2_total_cache_accesses = 3115052
L2_total_cache_misses = 895017
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 1453227
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1331712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 729510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2187172
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 927628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=6745021
icnt_total_pkts_simt_to_mem=4898754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3609
	minimum = 6
	maximum = 64
Network latency average = 9.67262
	minimum = 6
	maximum = 64
Slowest packet = 6179694
Flit latency average = 8.84683
	minimum = 6
	maximum = 64
Slowest flit = 11542696
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0931356
	minimum = 0.0826137 (at node 11)
	maximum = 0.106105 (at node 38)
Accepted packet rate average = 0.0931356
	minimum = 0.0826137 (at node 11)
	maximum = 0.106105 (at node 38)
Injected flit rate average = 0.185345
	minimum = 0.138185 (at node 11)
	maximum = 0.244406 (at node 38)
Accepted flit rate average= 0.185345
	minimum = 0.176393 (at node 40)
	maximum = 0.192804 (at node 26)
Injected packet length average = 1.99006
Accepted packet length average = 1.99006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7079 (23 samples)
	minimum = 6 (23 samples)
	maximum = 91.4348 (23 samples)
Network latency average = 9.91235 (23 samples)
	minimum = 6 (23 samples)
	maximum = 83.3913 (23 samples)
Flit latency average = 9.67521 (23 samples)
	minimum = 6 (23 samples)
	maximum = 82.6087 (23 samples)
Fragmentation average = 0.0228489 (23 samples)
	minimum = 0 (23 samples)
	maximum = 26.5652 (23 samples)
Injected packet rate average = 0.0552743 (23 samples)
	minimum = 0.0491516 (23 samples)
	maximum = 0.0629235 (23 samples)
Accepted packet rate average = 0.0552743 (23 samples)
	minimum = 0.0491516 (23 samples)
	maximum = 0.0629235 (23 samples)
Injected flit rate average = 0.105331 (23 samples)
	minimum = 0.0758465 (23 samples)
	maximum = 0.14268 (23 samples)
Accepted flit rate average = 0.105331 (23 samples)
	minimum = 0.0967089 (23 samples)
	maximum = 0.112526 (23 samples)
Injected packet size average = 1.9056 (23 samples)
Accepted packet size average = 1.9056 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 36 min, 36 sec (9396 sec)
gpgpu_simulation_rate = 54473 (inst/sec)
gpgpu_simulation_rate = 1480 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 1941742
gpu_sim_insn = 21075254
gpu_ipc =      10.8538
gpu_tot_sim_cycle = 16074721
gpu_tot_sim_insn = 532904916
gpu_tot_ipc =      33.1517
gpu_tot_issued_cta = 1572864
max_total_param_size = 0
gpu_stall_dramfull = 343919
gpu_stall_icnt2sh    = 166086
partiton_reqs_in_parallel = 42718324
partiton_reqs_in_parallel_total    = 185263393
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.1826
partiton_reqs_in_parallel_util = 42718324
partiton_reqs_in_parallel_util_total    = 185263393
gpu_sim_cycle_parition_util = 1941742
gpu_tot_sim_cycle_parition_util    = 8435977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9684
partiton_replys_in_parallel = 91703
partiton_replys_in_parallel_total    = 3115052
L2_BW  =       4.4764 GB/Sec
L2_BW_total  =      18.9085 GB/Sec
gpu_total_sim_rate=48613

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19196281
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9502720
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9500928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19189982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9502720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19196281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
46925, 45993, 46304, 45866, 46100, 45522, 46146, 45328, 45500, 45012, 45515, 44800, 45429, 44577, 45167, 43858, 44970, 43817, 44801, 43499, 44344, 43309, 44204, 43068, 43673, 43118, 43788, 42935, 43953, 42650, 43762, 42403, 
gpgpu_n_tot_thrd_icount = 1125930784
gpgpu_n_tot_w_icount = 35185337
gpgpu_n_stall_shd_mem = 435678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2276872
gpgpu_n_mem_write_global = 929631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 35700508
gpgpu_n_store_insn = 14692293
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152043520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2719335	W0_Idle:414493485	W0_Scoreboard:132869011	W1:252444	W2:2205	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:34930679	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18149744 {8:2268718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64448856 {40:77643,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136897744 {40:826725,72:1441911,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7437048 {8:929631,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 400 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 16072437 
mrq_lat_table:454259 	29406 	40791 	75270 	150135 	217870 	291925 	137438 	75354 	8028 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1864307 	1182954 	138453 	11668 	887 	109 	1963 	2023 	1985 	1846 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	78 	2734317 	281050 	17497 	5013 	99899 	42242 	16602 	806 	118 	872 	117 	1954 	2118 	1890 	1846 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1535706 	704787 	36369 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	207201 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2275 	349 	234 	30 	72 	67 	85 	82 	82 	53 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  5.839756  5.625081  5.038806  4.934568  5.008470  5.156679  5.653215  5.770572  5.030084  5.181818  4.861289  5.032355  5.260952  5.500000  4.862789  4.988979 
dram[1]:  5.370988  5.824161  4.869041  5.250000  5.020012  5.280231  5.552649  5.667806  4.879511  5.220075  4.849855  5.025225  5.347826  5.404575  4.732456  4.892857 
dram[2]:  5.353411  5.859946  4.806908  4.945867  5.187617  5.175955  5.490728  5.801543  4.780432  5.103595  4.667779  4.985163  5.297695  5.436184  4.697433  5.111376 
dram[3]:  5.750333  5.825620  4.828080  4.904070  5.006068  5.057422  5.516000  5.842553  5.004787  5.271122  4.927519  4.966192  5.209994  5.262253  4.764120  4.816201 
dram[4]:  5.510489  6.090204  4.673649  4.949501  4.900831  5.277955  5.602434  5.647781  4.946965  5.474443  4.785185  4.938272  5.215960  5.363342  4.724044  4.859234 
dram[5]:  5.605297  5.471330  4.775383  4.991129  5.001812  5.221379  5.591464  5.838391  5.073895  5.087698  4.756098  5.020384  5.172608  5.434124  4.784292  4.921278 
dram[6]:  5.443189  5.652968  4.767271  4.893728  5.143750  5.175438  5.703396  5.839689  4.908719  5.158122  4.733182  5.001195  5.300578  5.462152  4.878394  4.976932 
dram[7]:  5.396273  5.751825  4.740471  4.808656  5.018765  5.152363  5.596479  5.922358  4.942739  5.167591  4.771283  4.928487  5.262923  5.418194  4.746564  5.020360 
dram[8]:  5.360271  5.677800  4.693548  5.108551  5.162484  5.238125  5.562500  5.890000  4.813433  5.057367  4.742793  5.039759  5.231499  5.426885  4.837079  4.976423 
dram[9]:  5.504122  5.766268  4.827033  5.036396  5.140635  5.246828  5.856432  5.855619  4.979191  5.039616  4.890187  4.986936  5.202635  5.435240  4.906090  4.956822 
dram[10]:  5.461974  5.858593  4.804434  4.909460  5.169173  5.346727  5.528390  5.962617  4.787948  4.965212  4.839100  4.980462  5.232617  5.493680  4.709765  5.045748 
average row locality = 1480563/286511 = 5.167561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5338      5365      5229      5281      5167      5157      5161      5157      5144      5150      5121      5127      5079      5036      5297      5289 
dram[1]:      5382      5370      5252      5232      5156      5137      5165      5165      5163      5153      5113      5113      5044      5053      5318      5316 
dram[2]:      5374      5355      5266      5269      5165      5147      5162      5146      5170      5154      5126      5140      5064      5055      5297      5285 
dram[3]:      5344      5371      5230      5235      5135      5154      5154      5139      5144      5141      5107      5119      5048      5060      5295      5311 
dram[4]:      5355      5354      5264      5225      5148      5144      5168      5152      5167      5139      5125      5133      5039      5063      5324      5319 
dram[5]:      5368      5361      5236      5232      5163      5145      5144      5152      5153      5135      5123      5120      5058      5049      5328      5318 
dram[6]:      5362      5341      5222      5227      5137      5151      5133      5163      5163      5136      5115      5113      5053      5035      5319      5313 
dram[7]:      5377      5352      5241      5238      5168      5162      5152      5138      5153      5162      5126      5098      5049      5062      5322      5320 
dram[8]:      5370      5367      5239      5233      5134      5156      5159      5138      5167      5160      5126      5109      5063      5065      5309      5341 
dram[9]:      5370      5363      5244      5230      5155      5161      5138      5137      5141      5159      5108      5132      5076      5062      5314      5301 
dram[10]:      5365      5349      5240      5236      5142      5145      5159      5167      5185      5174      5128      5131      5064      5057      5323      5306 
total reads: 914097
bank skew: 5382/5035 = 1.07
chip skew: 83175/82983 = 1.00
number of total write accesses:
dram[0]:      3299      3337      3211      3241      3112      3104      3104      3118      3216      3229      3255      3272      3207      3192      3315      3312 
dram[1]:      3319      3308      3225      3210      3122      3116      3114      3127      3220      3220      3253      3254      3197      3216      3314      3315 
dram[2]:      3336      3306      3223      3228      3130      3119      3129      3127      3234      3221      3262      3260      3211      3208      3304      3297 
dram[3]:      3293      3315      3195      3200      3115      3125      3120      3099      3219      3219      3255      3254      3189      3207      3309      3310 
dram[4]:      3313      3288      3214      3204      3105      3116      3118      3122      3228      3215      3273      3267      3197      3218      3321      3311 
dram[5]:      3309      3322      3183      3208      3115      3110      3109      3121      3224      3219      3262      3254      3213      3200      3322      3309 
dram[6]:      3309      3325      3197      3200      3093      3109      3097      3106      3226      3215      3258      3254      3200      3191      3306      3317 
dram[7]:      3311      3316      3216      3206      3123      3123      3114      3100      3220      3225      3281      3241      3198      3217      3312      3310 
dram[8]:      3319      3303      3200      3191      3095      3115      3118      3108      3218      3215      3264      3257      3208      3211      3301      3313 
dram[9]:      3310      3321      3184      3211      3106      3108      3102      3096      3234      3237      3264      3266      3217      3205      3306      3309 
dram[10]:      3325      3310      3211      3223      3108      3105      3117      3127      3237      3247      3263      3281      3214      3200      3310      3297 
total reads: 566466
bank skew: 3337/3093 = 1.08
chip skew: 51595/51403 = 1.00
average mf latency per bank:
dram[0]:        921       903       692       744      1057      1065       977       957       811       823       945       859       888       844       789       755
dram[1]:        897       979       761       789      1051       996      1004       916       763       791      1042       905       855       924       749       771
dram[2]:        938       871       748       767      1064      1053       984       952       768       745       894       891       904       935       784       785
dram[3]:        895       942       713       694       986      1010       946       928       735       766       933       934       914       905       746       762
dram[4]:        922       916       753       698      1082      1069       976       927       706       712       851       927       838       869       810       707
dram[5]:        902       870       726       736      1081      1047       908       965       711       770       894       835       849       849       787       739
dram[6]:        979       858       715       720      1149      1068       989       965       730       697       857       890       832       852       736       800
dram[7]:       1042       921       723       745      1018      1048       960      1074       763       789       868       848       846       805       736       750
dram[8]:        980       927       664       685      1095      1080       999       996       743       727       860       845       920       843       717       805
dram[9]:        860       953       753       679      1041      1033       982       956       739       734       837       947       879       907       753       693
dram[10]:        902       880       668       683      1018      1042       924       967       722       805       928       844       874       876       787       698
maximum mf latency per bank:
dram[0]:     215199    127184    123655    125802    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    123651    123579
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    123994    217050    247850    123729    123685
dram[2]:     127171    127210    123665    185309    247672    247652    247626    247677    182770    123780    123970    124023    127174    185308    206742    123778
dram[3]:     127194    127167    125810    123676    247681    247680    247587    247607    125805    248070    198820    125778    127175    247850    123726    185307
dram[4]:     185229    127173    248769    123667    247683    247711    247602    247612    185309    123766    123999    123980    127151    127166    123702    123676
dram[5]:     185308    127188    185310    125807    247698    247671    247600    247592    123802    185229    217050    123955    175964    127157    172466    123425
dram[6]:     172465    127220    248769    123674    247686    247674    247577    247600    123665    123791    124005    217045    127155    217055    123517    123624
dram[7]:     248769    127197    248772    123680    247652    247702    247625    247587    235212    248030    123978    123968    127122    127158    172462    123673
dram[8]:     248771    185304    123667    123222    247671    247695    247610    247660    123664    123655    123990    123952    172460    127151    206742    186448
dram[9]:     127192    185309    125799     74100    247678    247689    247650    247656    123661    123672    247889    124003    206738    247843    206747    123662
dram[10]:     127188    185309     66328    123299    247676    247632    247636    247628    198976    206744    198799    124031    206744    127116    123703    123395
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18723319 n_act=25817 n_pre=25801 n_req=134622 n_rd=332392 n_write=163878 bw_util=0.0515
n_activity=1300075 dram_eff=0.7634
bk0: 21352a 18988114i bk1: 21460a 18974459i bk2: 20916a 18989899i bk3: 21124a 18970366i bk4: 20668a 18993095i bk5: 20628a 18984759i bk6: 20644a 19002902i bk7: 20628a 18995002i bk8: 20576a 19003730i bk9: 20600a 18991155i bk10: 20484a 18988778i bk11: 20508a 18979797i bk12: 20316a 18989916i bk13: 20144a 18982781i bk14: 21188a 18978650i bk15: 21156a 18974079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.848043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18722837 n_act=25996 n_pre=25980 n_req=134662 n_rd=332528 n_write=163866 bw_util=0.05152
n_activity=1300127 dram_eff=0.7636
bk0: 21528a 18986376i bk1: 21480a 18976937i bk2: 21008a 18982395i bk3: 20928a 18980852i bk4: 20624a 18992951i bk5: 20548a 18983766i bk6: 20660a 19001864i bk7: 20660a 18988344i bk8: 20652a 18999988i bk9: 20612a 18994480i bk10: 20452a 18982820i bk11: 20452a 18981491i bk12: 20176a 18994007i bk13: 20212a 18983455i bk14: 21272a 18980886i bk15: 21264a 18971365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.843879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18721959 n_act=26194 n_pre=26178 n_req=134770 n_rd=332700 n_write=164176 bw_util=0.05157
n_activity=1303610 dram_eff=0.7623
bk0: 21496a 18974561i bk1: 21420a 18977670i bk2: 21064a 18980674i bk3: 21076a 18973422i bk4: 20660a 18992668i bk5: 20588a 18979980i bk6: 20648a 18998408i bk7: 20584a 18992715i bk8: 20680a 18990504i bk9: 20616a 18992583i bk10: 20504a 18978687i bk11: 20560a 18978931i bk12: 20256a 18993673i bk13: 20220a 18982694i bk14: 21188a 18981708i bk15: 21140a 18975498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.852341
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18723624 n_act=26041 n_pre=26025 n_req=134411 n_rd=331948 n_write=163569 bw_util=0.05143
n_activity=1299611 dram_eff=0.7626
bk0: 21376a 18990125i bk1: 21484a 18980679i bk2: 20920a 18987921i bk3: 20940a 18978986i bk4: 20540a 18992462i bk5: 20616a 18980206i bk6: 20616a 19001932i bk7: 20556a 18998541i bk8: 20576a 19004620i bk9: 20564a 18996319i bk10: 20428a 18986109i bk11: 20476a 18980389i bk12: 20192a 18992762i bk13: 20240a 18982813i bk14: 21180a 18984069i bk15: 21244a 18974986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.841687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18722718 n_act=26110 n_pre=26094 n_req=134629 n_rd=332476 n_write=163809 bw_util=0.05151
n_activity=1298887 dram_eff=0.7642
bk0: 21420a 18980450i bk1: 21416a 18981075i bk2: 21056a 18982759i bk3: 20900a 18973971i bk4: 20592a 18994974i bk5: 20576a 18981133i bk6: 20672a 19000544i bk7: 20608a 18991465i bk8: 20668a 18998970i bk9: 20556a 18996641i bk10: 20500a 18980337i bk11: 20532a 18977197i bk12: 20156a 18990953i bk13: 20252a 18978343i bk14: 21296a 18984078i bk15: 21276a 18975396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.845083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18722859 n_act=26120 n_pre=26104 n_req=134565 n_rd=332340 n_write=163784 bw_util=0.05149
n_activity=1304824 dram_eff=0.7604
bk0: 21472a 18985817i bk1: 21444a 18977013i bk2: 20944a 18988928i bk3: 20928a 18980901i bk4: 20652a 18997450i bk5: 20580a 18984615i bk6: 20576a 19002677i bk7: 20608a 18994172i bk8: 20612a 19000685i bk9: 20540a 18994690i bk10: 20492a 18984393i bk11: 20480a 18979241i bk12: 20232a 18992834i bk13: 20196a 18985726i bk14: 21312a 18978903i bk15: 21272a 18975941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.835214
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18723786 n_act=26004 n_pre=25988 n_req=134386 n_rd=331932 n_write=163497 bw_util=0.05142
n_activity=1298873 dram_eff=0.7629
bk0: 21448a 18979354i bk1: 21364a 18973490i bk2: 20888a 18983820i bk3: 20908a 18973721i bk4: 20548a 18996575i bk5: 20604a 18982400i bk6: 20532a 19005802i bk7: 20652a 18996487i bk8: 20652a 18999543i bk9: 20544a 18991483i bk10: 20460a 18978422i bk11: 20452a 18976870i bk12: 20212a 18994993i bk13: 20140a 18982585i bk14: 21276a 18983050i bk15: 21252a 18975163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.842887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18722514 n_act=26189 n_pre=26173 n_req=134633 n_rd=332480 n_write=163851 bw_util=0.05151
n_activity=1303269 dram_eff=0.7617
bk0: 21508a 18982853i bk1: 21408a 18979045i bk2: 20964a 18981415i bk3: 20952a 18972439i bk4: 20672a 18992533i bk5: 20648a 18984517i bk6: 20608a 18997945i bk7: 20552a 18994769i bk8: 20612a 18999716i bk9: 20648a 18995017i bk10: 20504a 18981313i bk11: 20392a 18978472i bk12: 20196a 18992393i bk13: 20248a 18985173i bk14: 21288a 18984414i bk15: 21280a 18976547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.843458
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18722774 n_act=26108 n_pre=26092 n_req=134572 n_rd=332544 n_write=163689 bw_util=0.0515
n_activity=1303040 dram_eff=0.7617
bk0: 21480a 18982038i bk1: 21468a 18982342i bk2: 20956a 18986482i bk3: 20932a 18980164i bk4: 20536a 18996721i bk5: 20624a 18988955i bk6: 20636a 19002069i bk7: 20552a 18994782i bk8: 20668a 18996129i bk9: 20640a 18996906i bk10: 20504a 18980674i bk11: 20436a 18980321i bk12: 20252a 18994969i bk13: 20260a 18988573i bk14: 21236a 18987288i bk15: 21364a 18975887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.834531
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18723426 n_act=25854 n_pre=25838 n_req=134567 n_rd=332364 n_write=163725 bw_util=0.05148
n_activity=1300966 dram_eff=0.7626
bk0: 21480a 18982252i bk1: 21452a 18977638i bk2: 20976a 18986793i bk3: 20920a 18974727i bk4: 20620a 18997371i bk5: 20644a 18987311i bk6: 20552a 19006242i bk7: 20548a 18996351i bk8: 20564a 19000362i bk9: 20636a 18994376i bk10: 20432a 18983742i bk11: 20528a 18976298i bk12: 20304a 18992411i bk13: 20248a 18986759i bk14: 21256a 18983522i bk15: 21204a 18975279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838409
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19271207 n_nop=18722453 n_act=26079 n_pre=26063 n_req=134746 n_rd=332684 n_write=163928 bw_util=0.05154
n_activity=1303004 dram_eff=0.7623
bk0: 21460a 18981559i bk1: 21396a 18977851i bk2: 20960a 18983251i bk3: 20944a 18972907i bk4: 20568a 18997877i bk5: 20580a 18987777i bk6: 20636a 18999326i bk7: 20668a 18996030i bk8: 20740a 18996025i bk9: 20696a 18987159i bk10: 20512a 18978421i bk11: 20524a 18973977i bk12: 20256a 18990033i bk13: 20228a 18984658i bk14: 21292a 18983843i bk15: 21224a 18978038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.844597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145802, Miss = 41536, Miss_rate = 0.285, Pending_hits = 68788, Reservation_fails = 136
L2_cache_bank[1]: Access = 145900, Miss = 41562, Miss_rate = 0.285, Pending_hits = 68722, Reservation_fails = 214
L2_cache_bank[2]: Access = 145799, Miss = 41593, Miss_rate = 0.285, Pending_hits = 68664, Reservation_fails = 190
L2_cache_bank[3]: Access = 145747, Miss = 41539, Miss_rate = 0.285, Pending_hits = 68652, Reservation_fails = 196
L2_cache_bank[4]: Access = 145915, Miss = 41624, Miss_rate = 0.285, Pending_hits = 68670, Reservation_fails = 164
L2_cache_bank[5]: Access = 145762, Miss = 41551, Miss_rate = 0.285, Pending_hits = 68683, Reservation_fails = 181
L2_cache_bank[6]: Access = 145487, Miss = 41457, Miss_rate = 0.285, Pending_hits = 68684, Reservation_fails = 190
L2_cache_bank[7]: Access = 145675, Miss = 41530, Miss_rate = 0.285, Pending_hits = 68723, Reservation_fails = 156
L2_cache_bank[8]: Access = 145806, Miss = 41590, Miss_rate = 0.285, Pending_hits = 68676, Reservation_fails = 211
L2_cache_bank[9]: Access = 145669, Miss = 41529, Miss_rate = 0.285, Pending_hits = 68684, Reservation_fails = 134
L2_cache_bank[10]: Access = 145832, Miss = 41573, Miss_rate = 0.285, Pending_hits = 68681, Reservation_fails = 176
L2_cache_bank[11]: Access = 145690, Miss = 41512, Miss_rate = 0.285, Pending_hits = 68667, Reservation_fails = 173
L2_cache_bank[12]: Access = 145593, Miss = 41504, Miss_rate = 0.285, Pending_hits = 68648, Reservation_fails = 189
L2_cache_bank[13]: Access = 145616, Miss = 41479, Miss_rate = 0.285, Pending_hits = 68649, Reservation_fails = 194
L2_cache_bank[14]: Access = 145882, Miss = 41588, Miss_rate = 0.285, Pending_hits = 68583, Reservation_fails = 227
L2_cache_bank[15]: Access = 145703, Miss = 41532, Miss_rate = 0.285, Pending_hits = 68694, Reservation_fails = 166
L2_cache_bank[16]: Access = 145805, Miss = 41567, Miss_rate = 0.285, Pending_hits = 68722, Reservation_fails = 153
L2_cache_bank[17]: Access = 145781, Miss = 41569, Miss_rate = 0.285, Pending_hits = 68759, Reservation_fails = 136
L2_cache_bank[18]: Access = 145782, Miss = 41546, Miss_rate = 0.285, Pending_hits = 68728, Reservation_fails = 144
L2_cache_bank[19]: Access = 145742, Miss = 41545, Miss_rate = 0.285, Pending_hits = 68761, Reservation_fails = 151
L2_cache_bank[20]: Access = 145926, Miss = 41606, Miss_rate = 0.285, Pending_hits = 68742, Reservation_fails = 160
L2_cache_bank[21]: Access = 145841, Miss = 41565, Miss_rate = 0.285, Pending_hits = 68756, Reservation_fails = 137
L2_total_cache_accesses = 3206755
L2_total_cache_misses = 914097
L2_total_cache_miss_rate = 0.2851
L2_total_cache_pending_hits = 1511336
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1389821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 837263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 731513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2276872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 929631
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=6926736
icnt_total_pkts_simt_to_mem=4996528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60999
	minimum = 6
	maximum = 39
Network latency average = 8.42795
	minimum = 6
	maximum = 30
Slowest packet = 6230271
Flit latency average = 8.35596
	minimum = 6
	maximum = 30
Slowest flit = 11643942
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000944544
	minimum = 0.000786923 (at node 7)
	maximum = 0.00109438 (at node 32)
Accepted packet rate average = 0.000944544
	minimum = 0.000786923 (at node 7)
	maximum = 0.00109438 (at node 32)
Injected flit rate average = 0.00143937
	minimum = 0.000825548 (at node 7)
	maximum = 0.00216996 (at node 32)
Accepted flit rate average= 0.00143937
	minimum = 0.00110082 (at node 34)
	maximum = 0.00175281 (at node 16)
Injected packet length average = 1.52388
Accepted packet length average = 1.52388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6205 (24 samples)
	minimum = 6 (24 samples)
	maximum = 89.25 (24 samples)
Network latency average = 9.8505 (24 samples)
	minimum = 6 (24 samples)
	maximum = 81.1667 (24 samples)
Flit latency average = 9.62024 (24 samples)
	minimum = 6 (24 samples)
	maximum = 80.4167 (24 samples)
Fragmentation average = 0.0218969 (24 samples)
	minimum = 0 (24 samples)
	maximum = 25.4583 (24 samples)
Injected packet rate average = 0.0530105 (24 samples)
	minimum = 0.0471364 (24 samples)
	maximum = 0.0603473 (24 samples)
Accepted packet rate average = 0.0530105 (24 samples)
	minimum = 0.0471364 (24 samples)
	maximum = 0.0603473 (24 samples)
Injected flit rate average = 0.101002 (24 samples)
	minimum = 0.0727206 (24 samples)
	maximum = 0.136826 (24 samples)
Accepted flit rate average = 0.101002 (24 samples)
	minimum = 0.0927252 (24 samples)
	maximum = 0.10791 (24 samples)
Injected packet size average = 1.90532 (24 samples)
Accepted packet size average = 1.90532 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 2 min, 42 sec (10962 sec)
gpgpu_simulation_rate = 48613 (inst/sec)
gpgpu_simulation_rate = 1466 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 25: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 25 
gpu_sim_cycle = 44373
gpu_sim_insn = 23088912
gpu_ipc =     520.3370
gpu_tot_sim_cycle = 16341244
gpu_tot_sim_insn = 555993828
gpu_tot_ipc =      34.0240
gpu_tot_issued_cta = 1638400
max_total_param_size = 0
gpu_stall_dramfull = 343972
gpu_stall_icnt2sh    = 178579
partiton_reqs_in_parallel = 976153
partiton_reqs_in_parallel_total    = 227981717
partiton_level_parallism =      21.9988
partiton_level_parallism_total  =      14.0110
partiton_reqs_in_parallel_util = 976153
partiton_reqs_in_parallel_util_total    = 227981717
gpu_sim_cycle_parition_util = 44373
gpu_tot_sim_cycle_parition_util    = 10377719
partiton_level_parallism_util =      21.9988
partiton_level_parallism_util_total  =      21.9685
partiton_replys_in_parallel = 204472
partiton_replys_in_parallel_total    = 3206755
L2_BW  =     436.7673 GB/Sec
L2_BW_total  =      19.7861 GB/Sec
gpu_total_sim_rate=49806

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19994509
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9764864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9763072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19988210
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9764864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19994509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
48947, 48012, 48326, 47894, 48131, 47472, 48099, 47330, 47516, 47034, 47525, 46836, 47466, 46584, 47189, 45886, 46977, 45813, 46835, 45494, 46378, 45273, 46178, 45024, 45701, 45161, 45756, 44936, 45969, 44585, 45757, 44371, 
gpgpu_n_tot_thrd_icount = 1174920224
gpgpu_n_tot_w_icount = 36716257
gpgpu_n_stall_shd_mem = 435691
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2407944
gpgpu_n_mem_write_global = 1003031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 37797660
gpgpu_n_store_insn = 15748965
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156237824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2768820	W0_Idle:414503665	W0_Scoreboard:134020979	W1:275346	W2:2889	W3:6	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:36438007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19198320 {8:2399790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69484056 {40:85443,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146334928 {40:826725,72:1572983,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024248 {8:1003031,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1974 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 391 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 16341243 
mrq_lat_table:477652 	31586 	44304 	82045 	162074 	236977 	313964 	148186 	77731 	8312 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1961435 	1287475 	141209 	11735 	887 	109 	1963 	2023 	1985 	1846 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	80 	2917056 	302182 	18094 	5015 	99899 	42242 	16602 	806 	118 	872 	117 	1954 	2118 	1890 	1846 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1622134 	747181 	38619 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280601 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2313 	400 	234 	30 	72 	67 	85 	82 	82 	53 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  5.484273  5.382438  4.848094  4.790943  4.865458  4.989254  5.390854  5.517735  4.837297  5.007812  4.666320  4.877850  5.064609  5.320242  4.704557  4.851930 
dram[1]:  5.132450  5.618413  4.719417  5.070747  4.858397  5.079931  5.349062  5.451137  4.742328  5.092150  4.680773  4.843158  5.126310  5.179472  4.560000  4.746777 
dram[2]:  5.140962  5.612257  4.702689  4.766125  5.005647  5.043950  5.262188  5.626115  4.626289  4.940949  4.528759  4.805779  5.112139  5.263126  4.542222  4.937634 
dram[3]:  5.517633  5.526190  4.761375  4.743684  4.880531  4.885762  5.270077  5.548265  4.859783  5.073822  4.770176  4.820140  5.029126  5.061891  4.610526  4.694898 
dram[4]:  5.257533  5.802135  4.537538  4.827438  4.759160  5.065827  5.351417  5.484472  4.771110  5.289349  4.651680  4.794338  5.024501  5.244076  4.624813  4.720942 
dram[5]:  5.310641  5.268707  4.626091  4.830745  4.823144  5.023348  5.282895  5.614069  4.904005  4.940753  4.599076  4.892662  4.993782  5.211960  4.609671  4.761364 
dram[6]:  5.218346  5.400817  4.630928  4.729659  4.988102  4.962963  5.462539  5.547336  4.761551  5.026494  4.617844  4.842988  5.114070  5.245080  4.724385  4.822606 
dram[7]:  5.192953  5.517570  4.601221  4.722948  4.868825  5.019830  5.316516  5.678502  4.801715  5.001115  4.620247  4.779207  5.029126  5.245853  4.618690  4.850974 
dram[8]:  5.145153  5.453529  4.612755  4.926856  4.986387  5.063001  5.334738  5.682550  4.685089  4.920242  4.632474  4.900767  5.058352  5.241849  4.689919  4.843897 
dram[9]:  5.242510  5.458651  4.655653  4.854917  4.976311  5.083285  5.568182  5.603306  4.780683  4.882289  4.742569  4.831630  5.030682  5.246730  4.720942  4.797600 
dram[10]:  5.197427  5.604609  4.638090  4.714880  4.978555  5.149941  5.328718  5.728212  4.607582  4.841202  4.650753  4.800427  5.013606  5.260274  4.577535  4.862890 
average row locality = 1582962/317335 = 4.988299
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5766      5616      5665      5549      5536      5541      5544      5530      5539      5504      5513      5456      5411      5683      5676 
dram[1]:      5778      5768      5641      5618      5538      5520      5546      5554      5545      5537      5496      5492      5417      5421      5711      5697 
dram[2]:      5768      5746      5660      5663      5546      5529      5538      5525      5547      5534      5508      5521      5437      5426      5689      5678 
dram[3]:      5735      5764      5619      5620      5519      5536      5537      5519      5525      5521      5480      5499      5417      5435      5688      5700 
dram[4]:      5748      5748      5651      5613      5530      5530      5557      5529      5552      5519      5512      5511      5417      5437      5721      5706 
dram[5]:      5764      5759      5630      5613      5542      5525      5523      5537      5530      5515      5502      5492      5433      5417      5713      5708 
dram[6]:      5758      5737      5599      5611      5522      5532      5524      5546      5547      5508      5496      5494      5433      5409      5711      5700 
dram[7]:      5772      5747      5629      5625      5549      5544      5535      5517      5538      5540      5507      5474      5421      5440      5714      5705 
dram[8]:      5766      5766      5632      5622      5511      5541      5544      5524      5557      5541      5511      5488      5441      5439      5703      5730 
dram[9]:      5764      5768      5632      5622      5535      5546      5521      5524      5526      5531      5488      5513      5448      5432      5700      5688 
dram[10]:      5764      5741      5632      5629      5522      5529      5545      5552      5563      5558      5502      5511      5435      5431      5711      5692 
total reads: 981707
bank skew: 5778/5409 = 1.07
chip skew: 89317/89114 = 1.00
number of total write accesses:
dram[0]:      3510      3551      3416      3433      3311      3285      3300      3323      3419      3435      3460      3472      3402      3394      3505      3499 
dram[1]:      3522      3508      3425      3413      3314      3314      3296      3315      3418      3415      3463      3463      3390      3410      3523      3507 
dram[2]:      3532      3503      3435      3426      3319      3308      3313      3308      3428      3419      3468      3461      3407      3395      3509      3506 
dram[3]:      3496      3520      3380      3393      3305      3317      3322      3275      3417      3414      3445      3452      3389      3398      3510      3502 
dram[4]:      3500      3489      3415      3395      3303      3320      3321      3301      3432      3420      3489      3464      3401      3415      3524      3514 
dram[5]:      3519      3535      3377      3406      3294      3296      3310      3322      3410      3408      3457      3442      3401      3386      3534      3510 
dram[6]:      3515      3520      3385      3399      3282      3312      3298      3302      3419      3409      3458      3451      3399      3387      3511      3516 
dram[7]:      3513      3517      3417      3410      3322      3316      3317      3279      3422      3427      3484      3444      3385      3415      3528      3507 
dram[8]:      3521      3505      3409      3404      3280      3299      3317      3301      3429      3404      3476      3451      3401      3404      3508      3517 
dram[9]:      3510      3539      3386      3413      3288      3304      3299      3290      3433      3428      3447      3469      3406      3393      3520      3509 
dram[10]:      3529      3501      3403      3433      3300      3298      3306      3321      3431      3466      3460      3485      3409      3401      3499      3494 
total reads: 601255
bank skew: 3551/3275 = 1.08
chip skew: 54737/54535 = 1.00
average mf latency per bank:
dram[0]:        893       876       679       729      1018      1030       945       926       791       801       915       835       862       823       771       739
dram[1]:        871       949       744       770      1014       962       971       889       747       772      1005       878       833       898       731       753
dram[2]:        910       848       732       750      1027      1018       953       923       751       728       867       865       877       908       765       766
dram[3]:        870       914       700       681       954       976       915       901       720       748       905       906       888       880       729       745
dram[4]:        896       890       736       686      1043      1030       944       901       692       698       826       899       816       847       792       694
dram[5]:        875       846       710       720      1043      1011       880       934       697       752       867       814       827       829       767       723
dram[6]:        949       836       702       705      1106      1030       956       935       715       685       833       865       810       830       719       781
dram[7]:       1007       896       709       731       983      1013       928      1038       747       770       844       826       824       786       721       734
dram[8]:        949       900       654       672      1057      1044       965       965       726       713       836       822       894       822       703       785
dram[9]:        836       922       735       666      1006       997       948       927       723       719       816       918       855       882       736       681
dram[10]:        875       857       656       671       984      1006       896       938       707       784       900       821       851       853       769       685
maximum mf latency per bank:
dram[0]:     215199    127184    123655    125802    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    123651    123579
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    123994    217050    247850    123729    123685
dram[2]:     127171    127210    123665    185309    247672    247652    247626    247677    182770    123780    123970    124023    127174    185308    206742    123778
dram[3]:     127194    127167    125810    123676    247681    247680    247587    247607    125805    248070    198820    125778    127175    247850    123726    185307
dram[4]:     185229    127173    248769    123667    247683    247711    247602    247612    185309    123766    123999    123980    127151    127166    123702    123676
dram[5]:     185308    127188    185310    125807    247698    247671    247600    247592    123802    185229    217050    123955    175964    127157    172466    123425
dram[6]:     172465    127220    248769    123674    247686    247674    247577    247600    123665    123791    124005    217045    127155    217055    123517    123624
dram[7]:     248769    127197    248772    123680    247652    247702    247625    247587    235212    248030    123978    123968    127122    127158    172462    123673
dram[8]:     248771    185304    123667    123222    247671    247695    247610    247660    123664    123655    123990    123952    172460    127151    206742    186448
dram[9]:     127192    185309    125799     74100    247678    247689    247650    247656    123661    123672    247889    124003    206738    247843    206747    123662
dram[10]:     127188    185309     66328    123299    247676    247632    247636    247628    198976    206744    198799    124031    206744    127116    123703    123395
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f0d61168590 :  mf: uid=33776488, sid16:w29, part=0, addr=0x800fff80, load , size=32, unknown  status = IN_PARTITION_DRAM (16341243), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18763685 n_act=28668 n_pre=28652 n_req=143975 n_rd=357036 n_write=175559 bw_util=0.05504
n_activity=1381388 dram_eff=0.7711
bk0: 22924a 19040072i bk1: 23064a 19024928i bk2: 22464a 19042614i bk3: 22660a 19025017i bk4: 22196a 19047198i bk5: 22144a 19039281i bk6: 22164a 19057426i bk7: 22176a 19048752i bk8: 22120a 19055395i bk9: 22156a 19039944i bk10: 22016a 19040654i bk11: 22048a 19033686i bk12: 21824a 19044387i bk13: 21644a 19036867i bk14: 22732a 19032336i bk15: 22704a 19027731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.897
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18763421 n_act=28804 n_pre=28788 n_req=143975 n_rd=357116 n_write=175471 bw_util=0.05504
n_activity=1381584 dram_eff=0.771
bk0: 23112a 19039918i bk1: 23072a 19029161i bk2: 22564a 19034899i bk3: 22472a 19033353i bk4: 22152a 19045147i bk5: 22080a 19035411i bk6: 22184a 19057040i bk7: 22216a 19042075i bk8: 22180a 19052592i bk9: 22148a 19047449i bk10: 21984a 19035170i bk11: 21968a 19034086i bk12: 21668a 19049762i bk13: 21684a 19039642i bk14: 22844a 19033383i bk15: 22788a 19027382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.892119
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800ff680, atomic=0 1 entries : 0x7f0d611de7e0 :  mf: uid=33776486, sid10:w11, part=2, addr=0x800ff6c0, load , size=32, unknown  status = IN_PARTITION_DRAM (16341240), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18762689 n_act=28967 n_pre=28951 n_req=144052 n_rd=357260 n_write=175733 bw_util=0.05508
n_activity=1384954 dram_eff=0.7697
bk0: 23072a 19028305i bk1: 22984a 19032872i bk2: 22640a 19032765i bk3: 22652a 19025524i bk4: 22184a 19044905i bk5: 22116a 19032256i bk6: 22152a 19054270i bk7: 22100a 19047776i bk8: 22188a 19043807i bk9: 22136a 19045358i bk10: 22032a 19031347i bk11: 22084a 19032565i bk12: 21748a 19048590i bk13: 21704a 19037568i bk14: 22756a 19034670i bk15: 22712a 19024552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.901381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18764504 n_act=28809 n_pre=28793 n_req=143649 n_rd=356456 n_write=175038 bw_util=0.05492
n_activity=1380695 dram_eff=0.7699
bk0: 22940a 19042993i bk1: 23056a 19032952i bk2: 22476a 19043400i bk3: 22480a 19032841i bk4: 22076a 19045216i bk5: 22144a 19032685i bk6: 22148a 19054790i bk7: 22076a 19051789i bk8: 22100a 19059489i bk9: 22084a 19051190i bk10: 21920a 19039832i bk11: 21996a 19033614i bk12: 21668a 19048076i bk13: 21740a 19038328i bk14: 22752a 19036399i bk15: 22800a 19028052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.889133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18763246 n_act=28862 n_pre=28846 n_req=143984 n_rd=357124 n_write=175522 bw_util=0.05504
n_activity=1380285 dram_eff=0.7718
bk0: 22992a 19035100i bk1: 22992a 19033966i bk2: 22604a 19035910i bk3: 22452a 19027450i bk4: 22120a 19047721i bk5: 22120a 19031988i bk6: 22228a 19051463i bk7: 22116a 19045814i bk8: 22208a 19050505i bk9: 22076a 19050335i bk10: 22048a 19031784i bk11: 22044a 19031478i bk12: 21668a 19044396i bk13: 21748a 19032818i bk14: 22884a 19033294i bk15: 22824a 19026447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.89823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18763490 n_act=28967 n_pre=28951 n_req=143810 n_rd=356812 n_write=175380 bw_util=0.055
n_activity=1386085 dram_eff=0.7679
bk0: 23056a 19037896i bk1: 23036a 19029476i bk2: 22520a 19041682i bk3: 22452a 19035579i bk4: 22168a 19051632i bk5: 22100a 19039811i bk6: 22092a 19057189i bk7: 22148a 19048469i bk8: 22120a 19056940i bk9: 22060a 19048379i bk10: 22008a 19039927i bk11: 21968a 19036018i bk12: 21732a 19050264i bk13: 21668a 19041952i bk14: 22852a 19031399i bk15: 22832a 19029403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.880171
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18764280 n_act=28803 n_pre=28787 n_req=143690 n_rd=356508 n_write=175222 bw_util=0.05495
n_activity=1380067 dram_eff=0.7706
bk0: 23032a 19030338i bk1: 22948a 19026994i bk2: 22396a 19038555i bk3: 22444a 19026521i bk4: 22088a 19049539i bk5: 22128a 19033319i bk6: 22096a 19057581i bk7: 22184a 19049075i bk8: 22188a 19052875i bk9: 22032a 19047080i bk10: 21984a 19033650i bk11: 21976a 19032460i bk12: 21732a 19050998i bk13: 21636a 19037060i bk14: 22844a 19032422i bk15: 22800a 19026330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.892558
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18763017 n_act=28957 n_pre=28941 n_req=143960 n_rd=357028 n_write=175657 bw_util=0.05505
n_activity=1384621 dram_eff=0.7694
bk0: 23088a 19035177i bk1: 22988a 19030931i bk2: 22516a 19033212i bk3: 22500a 19026318i bk4: 22196a 19045753i bk5: 22176a 19036968i bk6: 22140a 19050764i bk7: 22068a 19049005i bk8: 22152a 19052215i bk9: 22160a 19048276i bk10: 22028a 19033102i bk11: 21896a 19032408i bk12: 21684a 19048064i bk13: 21760a 19040616i bk14: 22856a 19034624i bk15: 22820a 19029212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.900302
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18763363 n_act=28828 n_pre=28812 n_req=143942 n_rd=357264 n_write=175333 bw_util=0.05504
n_activity=1384303 dram_eff=0.7695
bk0: 23064a 19035245i bk1: 23064a 19033705i bk2: 22528a 19037905i bk3: 22488a 19030553i bk4: 22044a 19048918i bk5: 22164a 19041345i bk6: 22176a 19053818i bk7: 22096a 19046881i bk8: 22228a 19046355i bk9: 22164a 19050055i bk10: 22044a 19031865i bk11: 21952a 19032593i bk12: 21764a 19049533i bk13: 21756a 19043382i bk14: 22812a 19039712i bk15: 22920a 19027667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.889631
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18763865 n_act=28707 n_pre=28691 n_req=143872 n_rd=356952 n_write=175385 bw_util=0.05501
n_activity=1382209 dram_eff=0.7703
bk0: 23056a 19036720i bk1: 23072a 19029102i bk2: 22528a 19040416i bk3: 22488a 19027743i bk4: 22140a 19051781i bk5: 22184a 19039065i bk6: 22084a 19061063i bk7: 22096a 19049541i bk8: 22104a 19052578i bk9: 22124a 19049499i bk10: 21952a 19038787i bk11: 22052a 19029885i bk12: 21792a 19047984i bk13: 21728a 19041742i bk14: 22800a 19036838i bk15: 22752a 19028615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884141
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19353600 n_nop=18762835 n_act=28964 n_pre=28948 n_req=144053 n_rd=357268 n_write=175585 bw_util=0.05507
n_activity=1384257 dram_eff=0.7699
bk0: 23056a 19035533i bk1: 22964a 19031898i bk2: 22528a 19036941i bk3: 22516a 19023683i bk4: 22088a 19051789i bk5: 22116a 19040308i bk6: 22180a 19052340i bk7: 22208a 19051003i bk8: 22252a 19051869i bk9: 22232a 19039368i bk10: 22008a 19032609i bk11: 22044a 19025892i bk12: 21740a 19043713i bk13: 21724a 19038913i bk14: 22844a 19037800i bk15: 22768a 19032255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.892825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155123, Miss = 44610, Miss_rate = 0.288, Pending_hits = 71760, Reservation_fails = 137
L2_cache_bank[1]: Access = 155224, Miss = 44650, Miss_rate = 0.288, Pending_hits = 71701, Reservation_fails = 216
L2_cache_bank[2]: Access = 155097, Miss = 44672, Miss_rate = 0.288, Pending_hits = 71626, Reservation_fails = 191
L2_cache_bank[3]: Access = 155038, Miss = 44607, Miss_rate = 0.288, Pending_hits = 71616, Reservation_fails = 197
L2_cache_bank[4]: Access = 155206, Miss = 44693, Miss_rate = 0.288, Pending_hits = 71627, Reservation_fails = 164
L2_cache_bank[5]: Access = 155048, Miss = 44622, Miss_rate = 0.288, Pending_hits = 71647, Reservation_fails = 182
L2_cache_bank[6]: Access = 154780, Miss = 44520, Miss_rate = 0.288, Pending_hits = 71649, Reservation_fails = 190
L2_cache_bank[7]: Access = 154932, Miss = 44594, Miss_rate = 0.288, Pending_hits = 71684, Reservation_fails = 156
L2_cache_bank[8]: Access = 155116, Miss = 44688, Miss_rate = 0.288, Pending_hits = 71670, Reservation_fails = 211
L2_cache_bank[9]: Access = 154978, Miss = 44593, Miss_rate = 0.288, Pending_hits = 71627, Reservation_fails = 135
L2_cache_bank[10]: Access = 155089, Miss = 44637, Miss_rate = 0.288, Pending_hits = 71644, Reservation_fails = 176
L2_cache_bank[11]: Access = 154985, Miss = 44566, Miss_rate = 0.288, Pending_hits = 71630, Reservation_fails = 175
L2_cache_bank[12]: Access = 154892, Miss = 44590, Miss_rate = 0.288, Pending_hits = 71619, Reservation_fails = 189
L2_cache_bank[13]: Access = 154891, Miss = 44537, Miss_rate = 0.288, Pending_hits = 71603, Reservation_fails = 195
L2_cache_bank[14]: Access = 155177, Miss = 44665, Miss_rate = 0.288, Pending_hits = 71556, Reservation_fails = 228
L2_cache_bank[15]: Access = 154987, Miss = 44592, Miss_rate = 0.288, Pending_hits = 71648, Reservation_fails = 166
L2_cache_bank[16]: Access = 155135, Miss = 44665, Miss_rate = 0.288, Pending_hits = 71703, Reservation_fails = 153
L2_cache_bank[17]: Access = 155086, Miss = 44651, Miss_rate = 0.288, Pending_hits = 71716, Reservation_fails = 136
L2_cache_bank[18]: Access = 155038, Miss = 44614, Miss_rate = 0.288, Pending_hits = 71690, Reservation_fails = 144
L2_cache_bank[19]: Access = 155047, Miss = 44624, Miss_rate = 0.288, Pending_hits = 71726, Reservation_fails = 151
L2_cache_bank[20]: Access = 155219, Miss = 44674, Miss_rate = 0.288, Pending_hits = 71701, Reservation_fails = 160
L2_cache_bank[21]: Access = 155139, Miss = 44643, Miss_rate = 0.288, Pending_hits = 71722, Reservation_fails = 137
L2_total_cache_accesses = 3411227
L2_total_cache_misses = 981707
L2_total_cache_miss_rate = 0.2878
L2_total_cache_pending_hits = 1576565
L2_total_cache_reservation_fails = 3789
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1454400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 801232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2407944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1003031
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=7393352
icnt_total_pkts_simt_to_mem=5340000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2415
	minimum = 6
	maximum = 65
Network latency average = 9.60073
	minimum = 6
	maximum = 65
Slowest packet = 6419087
Flit latency average = 8.78801
	minimum = 6
	maximum = 63
Slowest flit = 11934116
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0921626
	minimum = 0.0818309 (at node 4)
	maximum = 0.105134 (at node 44)
Accepted packet rate average = 0.0921626
	minimum = 0.0818309 (at node 4)
	maximum = 0.105134 (at node 44)
Injected flit rate average = 0.182567
	minimum = 0.137429 (at node 24)
	maximum = 0.239408 (at node 44)
Accepted flit rate average= 0.182567
	minimum = 0.175065 (at node 46)
	maximum = 0.188847 (at node 9)
Injected packet length average = 1.98093
Accepted packet length average = 1.98093
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6053 (25 samples)
	minimum = 6 (25 samples)
	maximum = 88.28 (25 samples)
Network latency average = 9.84051 (25 samples)
	minimum = 6 (25 samples)
	maximum = 80.52 (25 samples)
Flit latency average = 9.58695 (25 samples)
	minimum = 6 (25 samples)
	maximum = 79.72 (25 samples)
Fragmentation average = 0.021021 (25 samples)
	minimum = 0 (25 samples)
	maximum = 24.44 (25 samples)
Injected packet rate average = 0.0545766 (25 samples)
	minimum = 0.0485242 (25 samples)
	maximum = 0.0621388 (25 samples)
Accepted packet rate average = 0.0545766 (25 samples)
	minimum = 0.0485242 (25 samples)
	maximum = 0.0621388 (25 samples)
Injected flit rate average = 0.104265 (25 samples)
	minimum = 0.075309 (25 samples)
	maximum = 0.140929 (25 samples)
Accepted flit rate average = 0.104265 (25 samples)
	minimum = 0.0960188 (25 samples)
	maximum = 0.111148 (25 samples)
Injected packet size average = 1.91043 (25 samples)
Accepted packet size average = 1.91043 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 6 min, 3 sec (11163 sec)
gpgpu_simulation_rate = 49806 (inst/sec)
gpgpu_simulation_rate = 1463 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 2602393
gpu_sim_insn = 21177968
gpu_ipc =       8.1379
gpu_tot_sim_cycle = 19165787
gpu_tot_sim_insn = 577171796
gpu_tot_ipc =      30.1147
gpu_tot_issued_cta = 1703936
max_total_param_size = 0
gpu_stall_dramfull = 343972
gpu_stall_icnt2sh    = 179291
partiton_reqs_in_parallel = 57252646
partiton_reqs_in_parallel_total    = 228957870
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.9334
partiton_reqs_in_parallel_util = 57252646
partiton_reqs_in_parallel_util_total    = 228957870
gpu_sim_cycle_parition_util = 2602393
gpu_tot_sim_cycle_parition_util    = 10422092
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9748
partiton_replys_in_parallel = 117127
partiton_replys_in_parallel_total    = 3411227
L2_BW  =       4.2660 GB/Sec
L2_BW_total  =      17.4494 GB/Sec
gpu_total_sim_rate=43484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20891037
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10289152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10287360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20884738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10289152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20891037
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
51120, 50342, 50433, 49873, 50465, 49659, 50240, 49341, 49715, 49021, 49586, 48912, 49682, 48590, 49310, 47828, 48917, 47680, 48985, 47688, 48295, 46984, 48115, 46825, 47604, 46844, 47653, 46811, 47751, 46496, 47602, 46178, 
gpgpu_n_tot_thrd_icount = 1226132384
gpgpu_n_tot_w_icount = 38316637
gpgpu_n_stall_shd_mem = 436166
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2521139
gpgpu_n_mem_write_global = 1006963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 38894812
gpgpu_n_store_insn = 15753013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164626432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2922457	W0_Idle:460639755	W0_Scoreboard:232014441	W1:492915	W2:9387	W3:63	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:37814263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20039112 {8:2504889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69641336 {40:89375,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150575528 {40:931203,72:1573342,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8055704 {8:1006963,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1974 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 439 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 19163544 
mrq_lat_table:509089 	32859 	45335 	84046 	168114 	238828 	314225 	148189 	77731 	8312 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2039625 	1323358 	141209 	11735 	959 	138 	2093 	2283 	3693 	2701 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	80 	3018491 	303128 	18095 	5015 	111590 	42242 	16602 	806 	118 	953 	137 	2084 	2558 	3418 	2701 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1711272 	770982 	38875 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280952 	
mf_lat_pw_table:3581 	0 	0 	0 	0 	0 	0 	2574 	425 	235 	38 	90 	71 	103 	112 	113 	64 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  5.066239  4.975078  4.507521  4.475096  4.519345  4.687403  4.998900  5.101231  4.515479  4.667004  4.358490  4.554021  4.730909  4.957716  4.402707  4.526417 
dram[1]:  4.745527  5.156503  4.429048  4.716100  4.506680  4.740335  5.006071  5.036464  4.432146  4.690428  4.426024  4.498537  4.782954  4.847349  4.269456  4.415463 
dram[2]:  4.758707  5.208447  4.439048  4.449262  4.643474  4.717549  4.874598  5.150000  4.338505  4.674644  4.262477  4.481805  4.736869  4.852030  4.273756  4.613614 
dram[3]:  5.104839  5.058761  4.461576  4.462096  4.601221  4.595852  4.889785  5.126561  4.534781  4.693836  4.473402  4.516699  4.667524  4.728981  4.263276  4.392293 
dram[4]:  4.930281  5.258707  4.262483  4.497810  4.469689  4.706034  4.973282  5.070391  4.395636  4.862434  4.379327  4.488316  4.679421  4.851812  4.310204  4.379326 
dram[5]:  4.905641  4.885364  4.343677  4.514856  4.508441  4.678885  4.873927  5.155896  4.606426  4.621403  4.340095  4.572211  4.705088  4.824440  4.291254  4.421518 
dram[6]:  4.836797  5.015831  4.322581  4.361672  4.675983  4.668039  5.081369  5.130926  4.418382  4.689514  4.308590  4.508574  4.762854  4.863147  4.428839  4.464941 
dram[7]:  4.823648  5.049788  4.300508  4.403501  4.526577  4.701138  4.935502  5.244637  4.442465  4.679878  4.359338  4.473890  4.668041  4.842189  4.316220  4.515990 
dram[8]:  4.754604  5.031200  4.296911  4.557683  4.636969  4.747120  4.965686  5.159864  4.409156  4.551605  4.342118  4.583209  4.695046  4.880236  4.380490  4.493635 
dram[9]:  4.859622  5.056085  4.334734  4.477152  4.661863  4.754450  5.220554  5.132994  4.504173  4.553801  4.440948  4.509535  4.687274  4.930245  4.415463  4.459040 
dram[10]:  4.811463  5.225718  4.312297  4.423608  4.677336  4.792612  4.949374  5.284223  4.304510  4.514842  4.413148  4.496834  4.668208  4.891586  4.285002  4.554322 
average row locality = 1626859/350142 = 4.646284
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5894      5943      5793      5839      5723      5691      5713      5723      5692      5710      5693      5678      5619      5558      5851      5842 
dram[1]:      5941      5958      5803      5794      5719      5692      5708      5724      5718      5713      5653      5679      5567      5569      5888      5882 
dram[2]:      5951      5915      5813      5834      5737      5706      5711      5685      5721      5693      5681      5700      5617      5606      5854      5843 
dram[3]:      5916      5951      5776      5773      5665      5698      5705      5683      5701      5715      5644      5674      5602      5582      5869      5880 
dram[4]:      5903      5937      5813      5771      5690      5725      5728      5701      5743      5690      5673      5682      5569      5601      5896      5891 
dram[5]:      5962      5932      5787      5786      5716      5696      5701      5700      5689      5670      5669      5662      5591      5570      5905      5895 
dram[6]:      5937      5907      5781      5797      5680      5693      5688      5715      5733      5684      5678      5668      5601      5561      5872      5883 
dram[7]:      5952      5933      5803      5823      5717      5700      5721      5694      5725      5705      5663      5644      5591      5618      5889      5875 
dram[8]:      5939      5920      5829      5800      5703      5701      5730      5715      5738      5735      5675      5645      5603      5609      5879      5924 
dram[9]:      5930      5933      5819      5812      5700      5709      5678      5699      5676      5721      5651      5672      5616      5584      5880      5871 
dram[10]:      5954      5890      5803      5789      5692      5706      5716      5721      5747      5740      5663      5674      5595      5593      5876      5858 
total reads: 1011859
bank skew: 5962/5558 = 1.07
chip skew: 92145/91834 = 1.00
number of total write accesses:
dram[0]:      3590      3639      3497      3505      3388      3351      3375      3398      3497      3512      3547      3553      3488      3470      3584      3582 
dram[1]:      3607      3597      3498      3492      3389      3381      3363      3392      3492      3499      3531      3543      3468      3481      3603      3598 
dram[2]:      3614      3580      3509      3505      3406      3380      3385      3379      3507      3488      3543      3537      3492      3477      3591      3578 
dram[3]:      3579      3605      3455      3468      3381      3388      3390      3350      3491      3499      3522      3522      3467      3474      3604      3581 
dram[4]:      3573      3576      3492      3472      3379      3400      3393      3375      3523      3500      3563      3537      3481      3501      3608      3599 
dram[5]:      3604      3614      3452      3483      3364      3367      3384      3395      3487      3485      3532      3519      3471      3471      3613      3598 
dram[6]:      3606      3598      3465      3489      3354      3377      3367      3377      3497      3484      3551      3534      3477      3465      3588      3605 
dram[7]:      3594      3601      3499      3486      3395      3392      3385      3353      3502      3505      3557      3523      3465      3495      3611      3586 
dram[8]:      3613      3594      3491      3484      3353      3366      3387      3387      3508      3482      3552      3526      3496      3478      3596      3607 
dram[9]:      3590      3623      3466      3496      3358      3372      3364      3371      3499      3505      3524      3550      3482      3463      3600      3600 
dram[10]:      3616      3579      3490      3505      3368      3376      3376      3389      3512      3538      3534      3558      3494      3476      3581      3574 
total reads: 615000
bank skew: 3639/3350 = 1.09
chip skew: 55976/55776 = 1.00
average mf latency per bank:
dram[0]:        958       978       784       886      1109      1134      1060      1036       888       967      1011       901       969       879       878       785
dram[1]:        961      1092       868       907      1106      1059      1037       983       839       896      1087       961       980       988       851       884
dram[2]:       1001       913       840       864      1166      1163      1054      1065       886       869       980      1005      1008      1029       869       875
dram[3]:        984      1037       810       803      1064      1111      1012      1046       832       858      1003      1033      1036       944       825       817
dram[4]:        935       960       837       806      1113      1163      1050       992       786       831       948       990       851       918       894       785
dram[5]:        992       958       791       833      1121      1106       999      1081       823       836      1018       895       897       918       872       847
dram[6]:       1016       916       830       872      1263      1124      1150      1042       832       853       986      1004       922       891       776       900
dram[7]:       1135       978       850       902      1015      1110      1141      1119       844       833       945       948       908       921       834       822
dram[8]:       1033       937       823       861      1132      1162      1111      1133       873       882       953       928      1025       931       811       898
dram[9]:        945      1048       865       796      1151      1154      1061      1001       842       857       960       988       975       969       843       860
dram[10]:       1031       902       749       738      1056      1045      1036      1057       806       923      1034       898       929       982       861       808
maximum mf latency per bank:
dram[0]:     215199    127660    127661    127659    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    125796    125814
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    125803    217050    247850    125791    125785
dram[2]:     127171    127210    127659    185309    247672    247652    247626    247677    182770    127662    125798    125802    127174    185308    206742    125798
dram[3]:     127633    127167    125810    123676    247681    247680    247587    247607    127609    248070    198820    125826    127175    247850    125789    185307
dram[4]:     185229    127173    248769    127636    247683    247711    247602    247612    185309    127638    125807    125820    127151    127166    125826    125805
dram[5]:     185308    127188    185310    127647    247698    247671    247600    247592    125821    185229    217050    125801    175964    127157    172466    125769
dram[6]:     172465    127220    248769    127658    247686    247674    247577    247600    125791    127663    125808    217045    127155    217055    125807    125790
dram[7]:     248769    127197    248772    127660    247652    247702    247625    247587    235212    248030    125838    125793    127122    127158    172462    125806
dram[8]:     248771    185304    127632    127707    247671    247695    247610    247660    127676    127631    125838    125817    172460    127151    206742    186448
dram[9]:     127192    185309    125839    127658    247678    247689    247650    247656    125797    125802    247889    125787    206738    247843    206747    125830
dram[10]:     127658    185309    127641    127677    247676    247632    247636    247628    198976    206744    198799    125791    206744    127116    125796    125822
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23574170 n_act=31628 n_pre=31612 n_req=147938 n_rd=367848 n_write=180603 bw_util=0.04535
n_activity=1455927 dram_eff=0.7534
bk0: 23576a 23863364i bk1: 23772a 23847948i bk2: 23172a 23865741i bk3: 23356a 23847982i bk4: 22892a 23870258i bk5: 22764a 23863551i bk6: 22852a 23881102i bk7: 22892a 23872529i bk8: 22768a 23878877i bk9: 22840a 23863593i bk10: 22772a 23863323i bk11: 22712a 23856778i bk12: 22476a 23867904i bk13: 22232a 23861372i bk14: 23404a 23855615i bk15: 23368a 23850713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.719551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23573854 n_act=31784 n_pre=31768 n_req=147942 n_rd=368032 n_write=180423 bw_util=0.04535
n_activity=1455970 dram_eff=0.7534
bk0: 23764a 23862651i bk1: 23832a 23850852i bk2: 23212a 23858601i bk3: 23176a 23856078i bk4: 22876a 23867504i bk5: 22768a 23859151i bk6: 22832a 23881377i bk7: 22896a 23865194i bk8: 22872a 23875495i bk9: 22852a 23869940i bk10: 22612a 23859607i bk11: 22716a 23856736i bk12: 22268a 23873719i bk13: 22276a 23864048i bk14: 23552a 23856299i bk15: 23528a 23849545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.715697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23573108 n_act=31916 n_pre=31900 n_req=148038 n_rd=368268 n_write=180669 bw_util=0.04539
n_activity=1460334 dram_eff=0.7518
bk0: 23804a 23850301i bk1: 23660a 23856565i bk2: 23252a 23856737i bk3: 23336a 23848548i bk4: 22948a 23867597i bk5: 22824a 23855779i bk6: 22844a 23877319i bk7: 22740a 23871178i bk8: 22884a 23867051i bk9: 22772a 23869955i bk10: 22724a 23854865i bk11: 22800a 23855301i bk12: 22468a 23871921i bk13: 22424a 23860759i bk14: 23416a 23858374i bk15: 23372a 23847785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.723042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23575013 n_act=31763 n_pre=31747 n_req=147610 n_rd=367336 n_write=180002 bw_util=0.04526
n_activity=1456340 dram_eff=0.7517
bk0: 23664a 23865805i bk1: 23804a 23855339i bk2: 23104a 23867054i bk3: 23092a 23856558i bk4: 22660a 23869963i bk5: 22792a 23856880i bk6: 22820a 23878376i bk7: 22732a 23875505i bk8: 22804a 23882881i bk9: 22860a 23873861i bk10: 22576a 23864002i bk11: 22696a 23857555i bk12: 22408a 23871286i bk13: 22328a 23862339i bk14: 23476a 23858130i bk15: 23520a 23850976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.71309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23573419 n_act=31904 n_pre=31888 n_req=147985 n_rd=368052 n_write=180598 bw_util=0.04537
n_activity=1456172 dram_eff=0.7536
bk0: 23612a 23859301i bk1: 23748a 23855851i bk2: 23252a 23859381i bk3: 23084a 23850743i bk4: 22760a 23871393i bk5: 22900a 23854688i bk6: 22912a 23874848i bk7: 22804a 23868954i bk8: 22972a 23872080i bk9: 22760a 23872914i bk10: 22692a 23855492i bk11: 22728a 23854808i bk12: 22276a 23868244i bk13: 22404a 23856121i bk14: 23584a 23855381i bk15: 23564a 23848875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.720482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23573987 n_act=31929 n_pre=31913 n_req=147770 n_rd=367724 n_write=180308 bw_util=0.04532
n_activity=1461119 dram_eff=0.7502
bk0: 23848a 23860570i bk1: 23728a 23852681i bk2: 23148a 23865082i bk3: 23144a 23858681i bk4: 22864a 23874855i bk5: 22784a 23863461i bk6: 22804a 23880495i bk7: 22800a 23871682i bk8: 22756a 23880938i bk9: 22680a 23871684i bk10: 22676a 23863670i bk11: 22648a 23859727i bk12: 22364a 23875013i bk13: 22280a 23865594i bk14: 23620a 23853777i bk15: 23580a 23851503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.705828
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23574429 n_act=31815 n_pre=31799 n_req=147712 n_rd=367512 n_write=180306 bw_util=0.0453
n_activity=1456504 dram_eff=0.7522
bk0: 23748a 23852939i bk1: 23628a 23850177i bk2: 23124a 23860953i bk3: 23188a 23848094i bk4: 22720a 23873403i bk5: 22772a 23857686i bk6: 22752a 23881946i bk7: 22860a 23872481i bk8: 22932a 23875302i bk9: 22736a 23870171i bk10: 22712a 23855663i bk11: 22672a 23854845i bk12: 22404a 23874530i bk13: 22244a 23861147i bk14: 23488a 23855938i bk15: 23532a 23848427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.715986
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23573048 n_act=31988 n_pre=31972 n_req=148002 n_rd=368212 n_write=180641 bw_util=0.04539
n_activity=1460556 dram_eff=0.7516
bk0: 23808a 23858142i bk1: 23732a 23853272i bk2: 23212a 23856094i bk3: 23292a 23849226i bk4: 22868a 23869096i bk5: 22800a 23860740i bk6: 22884a 23874397i bk7: 22776a 23872461i bk8: 22900a 23874478i bk9: 22820a 23871614i bk10: 22652a 23856571i bk11: 22576a 23855511i bk12: 22364a 23871170i bk13: 22472a 23863535i bk14: 23556a 23857001i bk15: 23500a 23851676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.722248
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23572986 n_act=31901 n_pre=31885 n_req=148065 n_rd=368580 n_write=180509 bw_util=0.04541
n_activity=1462702 dram_eff=0.7508
bk0: 23756a 23857531i bk1: 23680a 23856219i bk2: 23316a 23860180i bk3: 23200a 23852777i bk4: 22812a 23871847i bk5: 22804a 23865581i bk6: 22920a 23877543i bk7: 22860a 23868698i bk8: 22952a 23869600i bk9: 22940a 23872754i bk10: 22700a 23854760i bk11: 22580a 23856242i bk12: 22412a 23872500i bk13: 22436a 23866900i bk14: 23516a 23861723i bk15: 23696a 23849810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.713796
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23574486 n_act=31643 n_pre=31627 n_req=147814 n_rd=367804 n_write=180301 bw_util=0.04532
n_activity=1457618 dram_eff=0.7521
bk0: 23720a 23859784i bk1: 23732a 23852034i bk2: 23276a 23862821i bk3: 23248a 23849894i bk4: 22800a 23875680i bk5: 22836a 23863023i bk6: 22712a 23885704i bk7: 22796a 23872352i bk8: 22704a 23876664i bk9: 22884a 23872420i bk10: 22604a 23862287i bk11: 22688a 23853470i bk12: 22464a 23871805i bk13: 22336a 23866498i bk14: 23520a 23859765i bk15: 23484a 23850829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.709165
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24185861 n_nop=23573560 n_act=31872 n_pre=31856 n_req=147983 n_rd=368068 n_write=180505 bw_util=0.04536
n_activity=1458123 dram_eff=0.7524
bk0: 23816a 23858463i bk1: 23560a 23855432i bk2: 23212a 23859364i bk3: 23156a 23847107i bk4: 22768a 23875900i bk5: 22824a 23863869i bk6: 22864a 23876145i bk7: 22884a 23874772i bk8: 22988a 23874601i bk9: 22960a 23862921i bk10: 22652a 23857052i bk11: 22696a 23849178i bk12: 22380a 23867121i bk13: 22372a 23862664i bk14: 23504a 23860947i bk15: 23432a 23855490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.716211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160468, Miss = 45978, Miss_rate = 0.287, Pending_hits = 74543, Reservation_fails = 137
L2_cache_bank[1]: Access = 160487, Miss = 45984, Miss_rate = 0.287, Pending_hits = 74460, Reservation_fails = 216
L2_cache_bank[2]: Access = 160351, Miss = 45997, Miss_rate = 0.287, Pending_hits = 74400, Reservation_fails = 191
L2_cache_bank[3]: Access = 160422, Miss = 46011, Miss_rate = 0.287, Pending_hits = 74407, Reservation_fails = 197
L2_cache_bank[4]: Access = 160565, Miss = 46085, Miss_rate = 0.287, Pending_hits = 74392, Reservation_fails = 164
L2_cache_bank[5]: Access = 160355, Miss = 45982, Miss_rate = 0.287, Pending_hits = 74421, Reservation_fails = 182
L2_cache_bank[6]: Access = 160090, Miss = 45878, Miss_rate = 0.287, Pending_hits = 74423, Reservation_fails = 190
L2_cache_bank[7]: Access = 160213, Miss = 45956, Miss_rate = 0.287, Pending_hits = 74461, Reservation_fails = 156
L2_cache_bank[8]: Access = 160401, Miss = 46015, Miss_rate = 0.287, Pending_hits = 74438, Reservation_fails = 211
L2_cache_bank[9]: Access = 160372, Miss = 45998, Miss_rate = 0.287, Pending_hits = 74397, Reservation_fails = 135
L2_cache_bank[10]: Access = 160417, Miss = 46020, Miss_rate = 0.287, Pending_hits = 74436, Reservation_fails = 176
L2_cache_bank[11]: Access = 160224, Miss = 45911, Miss_rate = 0.287, Pending_hits = 74402, Reservation_fails = 175
L2_cache_bank[12]: Access = 160224, Miss = 45970, Miss_rate = 0.287, Pending_hits = 74364, Reservation_fails = 189
L2_cache_bank[13]: Access = 160175, Miss = 45908, Miss_rate = 0.287, Pending_hits = 74378, Reservation_fails = 195
L2_cache_bank[14]: Access = 160538, Miss = 46061, Miss_rate = 0.287, Pending_hits = 74338, Reservation_fails = 228
L2_cache_bank[15]: Access = 160347, Miss = 45992, Miss_rate = 0.287, Pending_hits = 74427, Reservation_fails = 166
L2_cache_bank[16]: Access = 160602, Miss = 46096, Miss_rate = 0.287, Pending_hits = 74514, Reservation_fails = 153
L2_cache_bank[17]: Access = 160529, Miss = 46049, Miss_rate = 0.287, Pending_hits = 74485, Reservation_fails = 136
L2_cache_bank[18]: Access = 160260, Miss = 45950, Miss_rate = 0.287, Pending_hits = 74453, Reservation_fails = 144
L2_cache_bank[19]: Access = 160392, Miss = 46001, Miss_rate = 0.287, Pending_hits = 74490, Reservation_fails = 151
L2_cache_bank[20]: Access = 160526, Miss = 46046, Miss_rate = 0.287, Pending_hits = 74482, Reservation_fails = 160
L2_cache_bank[21]: Access = 160396, Miss = 45971, Miss_rate = 0.287, Pending_hits = 74479, Reservation_fails = 137
L2_total_cache_accesses = 3528354
L2_total_cache_misses = 1011859
L2_total_cache_miss_rate = 0.2868
L2_total_cache_pending_hits = 1637590
L2_total_cache_reservation_fails = 3789
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1515425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 931994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2521139
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1006963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=7624819
icnt_total_pkts_simt_to_mem=5469155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45499
	minimum = 6
	maximum = 52
Network latency average = 8.25209
	minimum = 6
	maximum = 37
Slowest packet = 6823026
Flit latency average = 8.07731
	minimum = 6
	maximum = 36
Slowest flit = 12924728
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000900149
	minimum = 0.000761415 (at node 19)
	maximum = 0.00105038 (at node 44)
Accepted packet rate average = 0.000900149
	minimum = 0.000761415 (at node 19)
	maximum = 0.00105038 (at node 44)
Injected flit rate average = 0.00138573
	minimum = 0.000833272 (at node 19)
	maximum = 0.00207309 (at node 44)
Accepted flit rate average= 0.00138573
	minimum = 0.0011011 (at node 46)
	maximum = 0.00165367 (at node 4)
Injected packet length average = 1.53945
Accepted packet length average = 1.53945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5226 (26 samples)
	minimum = 6 (26 samples)
	maximum = 86.8846 (26 samples)
Network latency average = 9.77942 (26 samples)
	minimum = 6 (26 samples)
	maximum = 78.8462 (26 samples)
Flit latency average = 9.52889 (26 samples)
	minimum = 6 (26 samples)
	maximum = 78.0385 (26 samples)
Fragmentation average = 0.0202125 (26 samples)
	minimum = 0 (26 samples)
	maximum = 23.5 (26 samples)
Injected packet rate average = 0.0525121 (26 samples)
	minimum = 0.0466872 (26 samples)
	maximum = 0.0597892 (26 samples)
Accepted packet rate average = 0.0525121 (26 samples)
	minimum = 0.0466872 (26 samples)
	maximum = 0.0597892 (26 samples)
Injected flit rate average = 0.100308 (26 samples)
	minimum = 0.0724445 (26 samples)
	maximum = 0.135588 (26 samples)
Accepted flit rate average = 0.100308 (26 samples)
	minimum = 0.0923681 (26 samples)
	maximum = 0.106936 (26 samples)
Injected packet size average = 1.91018 (26 samples)
Accepted packet size average = 1.91018 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 41 min, 13 sec (13273 sec)
gpgpu_simulation_rate = 43484 (inst/sec)
gpgpu_simulation_rate = 1443 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 27: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 27 
gpu_sim_cycle = 47183
gpu_sim_insn = 23108742
gpu_ipc =     489.7684
gpu_tot_sim_cycle = 19435120
gpu_tot_sim_insn = 600280538
gpu_tot_ipc =      30.8864
gpu_tot_issued_cta = 1769472
max_total_param_size = 0
gpu_stall_dramfull = 344118
gpu_stall_icnt2sh    = 188784
partiton_reqs_in_parallel = 1037880
partiton_reqs_in_parallel_total    = 286210516
partiton_level_parallism =      21.9969
partiton_level_parallism_total  =      14.7799
partiton_reqs_in_parallel_util = 1037880
partiton_reqs_in_parallel_util_total    = 286210516
gpu_sim_cycle_parition_util = 47183
gpu_tot_sim_cycle_parition_util    = 13024485
partiton_level_parallism_util =      21.9969
partiton_level_parallism_util_total  =      21.9749
partiton_replys_in_parallel = 211724
partiton_replys_in_parallel_total    = 3528354
L2_BW  =     425.3237 GB/Sec
L2_BW_total  =      18.2402 GB/Sec
gpu_total_sim_rate=44541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700143
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10551296
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10549504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21693844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10551296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700143
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
53175, 52388, 52416, 51863, 52562, 51673, 52301, 51415, 51773, 51022, 51632, 50924, 51737, 50636, 51341, 49796, 50945, 49727, 51007, 49686, 50263, 48983, 50180, 48763, 49680, 48938, 49666, 48893, 49824, 48494, 49663, 48227, 
gpgpu_n_tot_thrd_icount = 1275818016
gpgpu_n_tot_w_icount = 39869313
gpgpu_n_stall_shd_mem = 436178
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2652211
gpgpu_n_mem_write_global = 1087615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 40991964
gpgpu_n_store_insn = 16817617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168820736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2971854	W0_Idle:460651434	W0_Scoreboard:233298457	W1:535611	W2:11955	W3:147	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:39321591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21087688 {8:2635961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74972056 {40:104257,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160012712 {40:931203,72:1704414,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8700920 {8:1087615,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2279 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 428 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 19435119 
mrq_lat_table:536905 	35032 	48939 	90503 	179764 	256773 	335458 	161501 	82839 	9967 	336 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2141958 	1426517 	147105 	12059 	971 	138 	2093 	2283 	3693 	2701 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	82 	3209418 	322990 	19004 	5036 	111593 	42242 	16602 	806 	118 	953 	137 	2084 	2558 	3418 	2701 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1801734 	809869 	40598 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280952 	
mf_lat_pw_table:84233 	0 	0 	0 	0 	0 	0 	2609 	485 	235 	38 	90 	71 	103 	112 	113 	64 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  4.919011  4.864544  4.466667  4.411504  4.420718  4.651129  4.855644  4.980573  4.411421  4.558946  4.299041  4.502737  4.625714  4.866935  4.358441  4.452855 
dram[1]:  4.621267  4.985819  4.350678  4.627506  4.393775  4.635019  4.888217  4.929222  4.354682  4.593181  4.326576  4.412107  4.701318  4.741032  4.201573  4.361638 
dram[2]:  4.628455  5.022299  4.342048  4.367499  4.574777  4.596017  4.739786  4.999484  4.280069  4.559480  4.201279  4.402145  4.660603  4.717412  4.203496  4.533814 
dram[3]:  5.068794  4.951503  4.360018  4.442101  4.561528  4.587182  4.782866  4.988126  4.467243  4.629578  4.382826  4.496117  4.568461  4.676186  4.186133  4.327756 
dram[4]:  4.747650  5.086000  4.229229  4.419210  4.391659  4.633984  4.799508  4.969821  4.307793  4.745771  4.313237  4.423371  4.570685  4.752688  4.201823  4.287891 
dram[5]:  4.779701  4.738726  4.266379  4.403470  4.404708  4.548660  4.722980  5.023785  4.518178  4.496320  4.257477  4.462802  4.569471  4.710732  4.186056  4.318550 
dram[6]:  4.710721  4.850525  4.263817  4.325196  4.561851  4.551692  4.967196  5.028424  4.311762  4.563840  4.259611  4.468637  4.664901  4.724053  4.351724  4.428384 
dram[7]:  4.724362  4.930750  4.250428  4.341197  4.482949  4.670024  4.823675  5.056397  4.346867  4.613296  4.301878  4.445756  4.599048  4.792815  4.250419  4.433143 
dram[8]:  4.669872  4.869190  4.236271  4.425190  4.497207  4.668434  4.810837  5.005139  4.313127  4.440686  4.251401  4.461048  4.575472  4.747430  4.304126  4.402080 
dram[9]:  4.775951  4.939922  4.248394  4.377367  4.557022  4.698451  5.023909  5.043682  4.427735  4.502745  4.353935  4.418907  4.573717  4.844612  4.347807  4.415720 
dram[10]:  4.710005  5.107071  4.280846  4.336681  4.622381  4.716642  4.847728  5.130984  4.232319  4.442953  4.358222  4.431584  4.587902  4.791687  4.201744  4.505367 
average row locality = 1738026/381583 = 4.554779
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6308      6352      6194      6240      6111      6087      6105      6115      6078      6103      6080      6072      6008      5950      6254      6240 
dram[1]:      6354      6366      6206      6196      6110      6091      6105      6120      6113      6099      6045      6063      5953      5952      6298      6289 
dram[2]:      6361      6319      6215      6235      6127      6093      6109      6075      6116      6085      6067      6082      6012      5987      6262      6247 
dram[3]:      6336      6360      6166      6182      6061      6100      6093      6076      6094      6112      6036      6068      5984      5963      6280      6277 
dram[4]:      6308      6344      6208      6166      6083      6113      6115      6101      6129      6083      6063      6070      5959      5991      6296      6291 
dram[5]:      6370      6339      6192      6185      6110      6081      6090      6091      6086      6059      6057      6045      5971      5956      6303      6300 
dram[6]:      6351      6318      6182      6202      6073      6087      6086      6112      6120      6077      6068      6061      5981      5935      6277      6291 
dram[7]:      6362      6339      6202      6217      6109      6096      6116      6087      6114      6099      6058      6034      5975      6012      6294      6282 
dram[8]:      6345      6328      6228      6194      6088      6095      6130      6108      6137      6120      6065      6032      5984      5993      6280      6324 
dram[9]:      6340      6340      6218      6206      6091      6104      6071      6090      6074      6113      6040      6066      5999      5972      6284      6271 
dram[10]:      6362      6302      6199      6190      6090      6104      6107      6116      6134      6139      6047      6069      5981      5982      6287      6267 
total reads: 1081515
bank skew: 6370/5935 = 1.07
chip skew: 98451/98188 = 1.00
number of total write accesses:
dram[0]:      3835      3883      3722      3730      3619      3592      3616      3627      3733      3758      3782      3798      3706      3706      3814      3819 
dram[1]:      3859      3830      3744      3730      3631      3624      3603      3630      3746      3735      3772      3776      3680      3696      3853      3830 
dram[2]:      3854      3816      3750      3736      3631      3600      3636      3619      3741      3727      3785      3770      3724      3712      3839      3809 
dram[3]:      3832      3850      3692      3715      3614      3634      3621      3586      3725      3749      3764      3774      3692      3698      3863      3811 
dram[4]:      3795      3828      3718      3680      3605      3623      3628      3615      3766      3736      3810      3772      3708      3733      3843      3837 
dram[5]:      3849      3854      3706      3714      3620      3594      3611      3625      3732      3716      3765      3733      3698      3701      3844      3827 
dram[6]:      3843      3839      3693      3720      3589      3599      3605      3618      3741      3717      3793      3770      3708      3669      3819      3850 
dram[7]:      3819      3843      3727      3720      3619      3641      3623      3596      3736      3755      3789      3760      3683      3727      3856      3830 
dram[8]:      3854      3834      3723      3714      3572      3592      3636      3632      3753      3725      3794      3760      3716      3706      3839      3836 
dram[9]:      3828      3856      3702      3735      3579      3603      3595      3609      3760      3730      3752      3797      3711      3693      3829      3841 
dram[10]:      3854      3810      3724      3741      3617      3617      3603      3638      3740      3791      3759      3810      3727      3702      3835      3807 
total reads: 656512
bank skew: 3883/3572 = 1.09
chip skew: 59775/59573 = 1.00
average mf latency per bank:
dram[0]:        928       946       767       861      1068      1092      1021      1000       861       936       976       874       940       857       854       768
dram[1]:        930      1054       843       882      1066      1021      1002       953       815       872      1046       931       952       958       827       859
dram[2]:        968       885       816       840      1122      1121      1015      1028       860       845       947       972       976       995       844       852
dram[3]:        952      1003       790       785      1027      1072       980      1011       810       836       969       999      1003       919       802       797
dram[4]:        906       929       817       787      1071      1120      1013       959       766       808       917       959       829       893       868       765
dram[5]:        959       929       770       811      1078      1066       966      1043       800       813       983       870       873       892       848       824
dram[6]:        981       888       807       848      1213      1083      1107      1006       809       830       952       972       896       868       757       873
dram[7]:       1094       948       827       876       980      1069      1098      1078       820       809       914       919       885       896       812       801
dram[8]:        998       908       801       837      1090      1120      1071      1091       845       858       923       899       992       904       789       872
dram[9]:        915      1012       840       776      1108      1111      1023       968       816       835       929       956       945       940       820       836
dram[10]:        996       875       733       721      1017      1009      1000      1020       786       893       999       871       901       952       837       787
maximum mf latency per bank:
dram[0]:     215199    127660    127661    127659    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    125796    125814
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    125803    217050    247850    125791    125785
dram[2]:     127171    127210    127659    185309    247672    247652    247626    247677    182770    127662    125798    125802    127174    185308    206742    125798
dram[3]:     127633    127167    125810    123676    247681    247680    247587    247607    127609    248070    198820    125826    127175    247850    125789    185307
dram[4]:     185229    127173    248769    127636    247683    247711    247602    247612    185309    127638    125807    125820    127151    127166    125826    125805
dram[5]:     185308    127188    185310    127647    247698    247671    247600    247592    125821    185229    217050    125801    175964    127157    172466    125769
dram[6]:     172465    127220    248769    127658    247686    247674    247577    247600    125791    127663    125808    217045    127155    217055    125807    125790
dram[7]:     248769    127197    248772    127660    247652    247702    247625    247587    235212    248030    125838    125793    127122    127158    172462    125806
dram[8]:     248771    185304    127632    127707    247671    247695    247610    247660    127676    127631    125838    125817    172460    127151    206742    186448
dram[9]:     127192    185309    125839    127658    247678    247689    247650    247656    125797    125802    247889    125787    206738    247843    206747    125830
dram[10]:     127658    185309    127641    127677    247676    247632    247636    247628    198976    206744    198799    125791    206744    127116    125796    125822
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23617831 n_act=34413 n_pre=34397 n_req=158037 n_rd=393188 n_write=193643 bw_util=0.04835
n_activity=1542397 dram_eff=0.7609
bk0: 25232a 23915126i bk1: 25408a 23899745i bk2: 24776a 23920421i bk3: 24960a 23900206i bk4: 24444a 23924284i bk5: 24348a 23914835i bk6: 24420a 23933611i bk7: 24460a 23925005i bk8: 24312a 23930571i bk9: 24412a 23916707i bk10: 24320a 23918106i bk11: 24288a 23909746i bk12: 24032a 23923391i bk13: 23800a 23915089i bk14: 25016a 23907779i bk15: 24960a 23903232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.779499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23617063 n_act=34688 n_pre=34672 n_req=158099 n_rd=393440 n_write=193609 bw_util=0.04837
n_activity=1542469 dram_eff=0.7612
bk0: 25416a 23914285i bk1: 25464a 23903793i bk2: 24824a 23909300i bk3: 24784a 23909935i bk4: 24440a 23920476i bk5: 24364a 23909642i bk6: 24420a 23932650i bk7: 24480a 23916145i bk8: 24452a 23926579i bk9: 24396a 23922625i bk10: 24180a 23912761i bk11: 24252a 23910908i bk12: 23812a 23930445i bk13: 23808a 23919973i bk14: 25192a 23906380i bk15: 25156a 23900518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.779857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23616395 n_act=34844 n_pre=34828 n_req=158141 n_rd=393568 n_write=193837 bw_util=0.0484
n_activity=1546944 dram_eff=0.7594
bk0: 25444a 23901363i bk1: 25276a 23910034i bk2: 24860a 23911497i bk3: 24940a 23903550i bk4: 24508a 23920837i bk5: 24372a 23907492i bk6: 24436a 23928966i bk7: 24300a 23924528i bk8: 24464a 23919253i bk9: 24340a 23920949i bk10: 24268a 23909629i bk11: 24328a 23908934i bk12: 24048a 23928182i bk13: 23948a 23916267i bk14: 25048a 23907760i bk15: 24988a 23898062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23618549 n_act=34459 n_pre=34443 n_req=157808 n_rd=392752 n_write=193269 bw_util=0.04828
n_activity=1542954 dram_eff=0.7596
bk0: 25344a 23918337i bk1: 25440a 23905622i bk2: 24664a 23921401i bk3: 24728a 23907889i bk4: 24244a 23921176i bk5: 24400a 23906846i bk6: 24372a 23930843i bk7: 24304a 23928399i bk8: 24376a 23935295i bk9: 24448a 23922675i bk10: 24144a 23915349i bk11: 24272a 23908469i bk12: 23936a 23926852i bk13: 23852a 23917265i bk14: 25120a 23904574i bk15: 25108a 23901716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.790298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23617062 n_act=34811 n_pre=34795 n_req=158017 n_rd=393280 n_write=193524 bw_util=0.04835
n_activity=1542726 dram_eff=0.7607
bk0: 25232a 23913991i bk1: 25376a 23909547i bk2: 24832a 23915301i bk3: 24664a 23906910i bk4: 24332a 23925998i bk5: 24452a 23908810i bk6: 24460a 23929638i bk7: 24404a 23921576i bk8: 24516a 23924730i bk9: 24332a 23925999i bk10: 24252a 23909393i bk11: 24280a 23909172i bk12: 23836a 23924982i bk13: 23964a 23911656i bk14: 25184a 23908473i bk15: 25164a 23901234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.772351
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23617283 n_act=34961 n_pre=34945 n_req=157824 n_rd=392940 n_write=193343 bw_util=0.04831
n_activity=1547595 dram_eff=0.7577
bk0: 25480a 23914143i bk1: 25356a 23905911i bk2: 24768a 23918342i bk3: 24740a 23913049i bk4: 24440a 23927407i bk5: 24324a 23916178i bk6: 24360a 23935304i bk7: 24364a 23926678i bk8: 24344a 23933085i bk9: 24236a 23925682i bk10: 24228a 23919969i bk11: 24180a 23916204i bk12: 23884a 23930713i bk13: 23824a 23922200i bk14: 25212a 23907836i bk15: 25200a 23904407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.754408
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23618031 n_act=34668 n_pre=34652 n_req=157794 n_rd=392884 n_write=193237 bw_util=0.04829
n_activity=1543052 dram_eff=0.7597
bk0: 25404a 23906459i bk1: 25272a 23902783i bk2: 24728a 23916084i bk3: 24808a 23902020i bk4: 24292a 23923847i bk5: 24348a 23910618i bk6: 24344a 23936980i bk7: 24448a 23924643i bk8: 24480a 23926893i bk9: 24308a 23922315i bk10: 24272a 23910393i bk11: 24244a 23909463i bk12: 23924a 23929091i bk13: 23740a 23917532i bk14: 25108a 23907209i bk15: 25164a 23898805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.770478
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23616808 n_act=34729 n_pre=34713 n_req=158120 n_rd=393584 n_write=193638 bw_util=0.04838
n_activity=1547082 dram_eff=0.7591
bk0: 25448a 23913938i bk1: 25356a 23904414i bk2: 24808a 23911771i bk3: 24868a 23901970i bk4: 24436a 23922338i bk5: 24384a 23911935i bk6: 24464a 23927961i bk7: 24348a 23922906i bk8: 24456a 23925090i bk9: 24396a 23922085i bk10: 24232a 23913071i bk11: 24136a 23909376i bk12: 23900a 23927103i bk13: 24048a 23918819i bk14: 25176a 23907631i bk15: 25128a 23901762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.781728
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23616169 n_act=34904 n_pre=34888 n_req=158137 n_rd=393804 n_write=193707 bw_util=0.04841
n_activity=1549336 dram_eff=0.7584
bk0: 25380a 23910396i bk1: 25312a 23909298i bk2: 24912a 23916805i bk3: 24776a 23906495i bk4: 24352a 23928271i bk5: 24380a 23917763i bk6: 24520a 23930312i bk7: 24432a 23921625i bk8: 24548a 23920365i bk9: 24480a 23923161i bk10: 24260a 23908844i bk11: 24128a 23909423i bk12: 23936a 23930306i bk13: 23972a 23920438i bk14: 25120a 23914442i bk15: 25296a 23902833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.766791
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23618180 n_act=34456 n_pre=34440 n_req=157899 n_rd=393116 n_write=193280 bw_util=0.04832
n_activity=1544028 dram_eff=0.7596
bk0: 25360a 23913636i bk1: 25360a 23905694i bk2: 24872a 23917388i bk3: 24824a 23903053i bk4: 24364a 23929381i bk5: 24416a 23913504i bk6: 24284a 23940178i bk7: 24360a 23927984i bk8: 24296a 23928878i bk9: 24452a 23926724i bk10: 24160a 23918068i bk11: 24264a 23907816i bk12: 23996a 23929129i bk13: 23888a 23922613i bk14: 25136a 23912894i bk15: 25084a 23904272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.760929
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7f0d5f9a47e0 :  mf: uid=36652662, sid18:w13, part=10, addr=0x800ffea0, load , size=32, unknown  status = IN_PARTITION_DRAM (19435119), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24273472 n_nop=23617082 n_act=34651 n_pre=34635 n_req=158151 n_rd=393503 n_write=193601 bw_util=0.04837
n_activity=1544702 dram_eff=0.7602
bk0: 25448a 23911159i bk1: 25208a 23909244i bk2: 24796a 23913452i bk3: 24760a 23899763i bk4: 24360a 23928420i bk5: 24416a 23914001i bk6: 24428a 23931561i bk7: 24464a 23924760i bk8: 24536a 23927172i bk9: 24556a 23914524i bk10: 24188a 23913992i bk11: 24275a 23902281i bk12: 23924a 23920975i bk13: 23928a 23917445i bk14: 25148a 23909549i bk15: 25068a 23906001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774008

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170110, Miss = 49138, Miss_rate = 0.289, Pending_hits = 77558, Reservation_fails = 138
L2_cache_bank[1]: Access = 170104, Miss = 49159, Miss_rate = 0.289, Pending_hits = 77500, Reservation_fails = 216
L2_cache_bank[2]: Access = 169993, Miss = 49184, Miss_rate = 0.289, Pending_hits = 77465, Reservation_fails = 195
L2_cache_bank[3]: Access = 170014, Miss = 49176, Miss_rate = 0.289, Pending_hits = 77446, Reservation_fails = 198
L2_cache_bank[4]: Access = 170194, Miss = 49269, Miss_rate = 0.289, Pending_hits = 77424, Reservation_fails = 169
L2_cache_bank[5]: Access = 169957, Miss = 49123, Miss_rate = 0.289, Pending_hits = 77444, Reservation_fails = 182
L2_cache_bank[6]: Access = 169739, Miss = 49050, Miss_rate = 0.289, Pending_hits = 77448, Reservation_fails = 192
L2_cache_bank[7]: Access = 169897, Miss = 49138, Miss_rate = 0.289, Pending_hits = 77507, Reservation_fails = 159
L2_cache_bank[8]: Access = 169982, Miss = 49161, Miss_rate = 0.289, Pending_hits = 77456, Reservation_fails = 213
L2_cache_bank[9]: Access = 169982, Miss = 49159, Miss_rate = 0.289, Pending_hits = 77436, Reservation_fails = 138
L2_cache_bank[10]: Access = 170027, Miss = 49179, Miss_rate = 0.289, Pending_hits = 77484, Reservation_fails = 177
L2_cache_bank[11]: Access = 169798, Miss = 49056, Miss_rate = 0.289, Pending_hits = 77445, Reservation_fails = 176
L2_cache_bank[12]: Access = 169853, Miss = 49138, Miss_rate = 0.289, Pending_hits = 77394, Reservation_fails = 191
L2_cache_bank[13]: Access = 169775, Miss = 49083, Miss_rate = 0.289, Pending_hits = 77410, Reservation_fails = 197
L2_cache_bank[14]: Access = 170139, Miss = 49230, Miss_rate = 0.289, Pending_hits = 77364, Reservation_fails = 228
L2_cache_bank[15]: Access = 170008, Miss = 49166, Miss_rate = 0.289, Pending_hits = 77479, Reservation_fails = 167
L2_cache_bank[16]: Access = 170229, Miss = 49257, Miss_rate = 0.289, Pending_hits = 77545, Reservation_fails = 153
L2_cache_bank[17]: Access = 170135, Miss = 49194, Miss_rate = 0.289, Pending_hits = 77514, Reservation_fails = 136
L2_cache_bank[18]: Access = 169899, Miss = 49117, Miss_rate = 0.289, Pending_hits = 77489, Reservation_fails = 144
L2_cache_bank[19]: Access = 170021, Miss = 49162, Miss_rate = 0.289, Pending_hits = 77545, Reservation_fails = 154
L2_cache_bank[20]: Access = 170174, Miss = 49207, Miss_rate = 0.289, Pending_hits = 77521, Reservation_fails = 162
L2_cache_bank[21]: Access = 170048, Miss = 49169, Miss_rate = 0.289, Pending_hits = 77545, Reservation_fails = 138
L2_total_cache_accesses = 3740078
L2_total_cache_misses = 1081515
L2_total_cache_miss_rate = 0.2892
L2_total_cache_pending_hits = 1704419
L2_total_cache_reservation_fails = 3823
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75714
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1579964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 996533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84967
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3821
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1087615
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=8098687
icnt_total_pkts_simt_to_mem=5827301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.99399
	minimum = 6
	maximum = 86
Network latency average = 9.42241
	minimum = 6
	maximum = 63
Slowest packet = 7105794
Flit latency average = 8.61315
	minimum = 6
	maximum = 62
Slowest flit = 13693912
Fragmentation average = 2.36157e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.0897478
	minimum = 0.0793205 (at node 25)
	maximum = 0.102624 (at node 35)
Accepted packet rate average = 0.0897478
	minimum = 0.0793205 (at node 25)
	maximum = 0.102624 (at node 35)
Injected flit rate average = 0.176341
	minimum = 0.134225 (at node 25)
	maximum = 0.228858 (at node 35)
Accepted flit rate average= 0.176341
	minimum = 0.171474 (at node 39)
	maximum = 0.18081 (at node 3)
Injected packet length average = 1.96486
Accepted packet length average = 1.96486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.503 (27 samples)
	minimum = 6 (27 samples)
	maximum = 86.8519 (27 samples)
Network latency average = 9.7662 (27 samples)
	minimum = 6 (27 samples)
	maximum = 78.2593 (27 samples)
Flit latency average = 9.49497 (27 samples)
	minimum = 6 (27 samples)
	maximum = 77.4444 (27 samples)
Fragmentation average = 0.019464 (27 samples)
	minimum = 0 (27 samples)
	maximum = 22.6667 (27 samples)
Injected packet rate average = 0.0538912 (27 samples)
	minimum = 0.0478958 (27 samples)
	maximum = 0.0613757 (27 samples)
Accepted packet rate average = 0.0538912 (27 samples)
	minimum = 0.0478958 (27 samples)
	maximum = 0.0613757 (27 samples)
Injected flit rate average = 0.103124 (27 samples)
	minimum = 0.0747327 (27 samples)
	maximum = 0.139043 (27 samples)
Accepted flit rate average = 0.103124 (27 samples)
	minimum = 0.095298 (27 samples)
	maximum = 0.109672 (27 samples)
Injected packet size average = 1.91355 (27 samples)
Accepted packet size average = 1.91355 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 44 min, 37 sec (13477 sec)
gpgpu_simulation_rate = 44541 (inst/sec)
gpgpu_simulation_rate = 1442 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 1954613
gpu_sim_insn = 21380248
gpu_ipc =      10.9384
gpu_tot_sim_cycle = 21611883
gpu_tot_sim_insn = 621660786
gpu_tot_ipc =      28.7648
gpu_tot_issued_cta = 1835008
max_total_param_size = 0
gpu_stall_dramfull = 344141
gpu_stall_icnt2sh    = 189903
partiton_reqs_in_parallel = 43001463
partiton_reqs_in_parallel_total    = 287248396
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.2809
partiton_reqs_in_parallel_util = 43001463
partiton_reqs_in_parallel_util_total    = 287248396
gpu_sim_cycle_parition_util = 1954613
gpu_tot_sim_cycle_parition_util    = 13071668
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9781
partiton_replys_in_parallel = 165645
partiton_replys_in_parallel_total    = 3740078
L2_BW  =       8.0325 GB/Sec
L2_BW_total  =      17.1295 GB/Sec
gpu_total_sim_rate=41106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22698207
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11075584
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11073792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22691908
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11075584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22698207
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
55347, 54872, 54890, 54091, 55031, 53946, 54781, 53746, 54227, 53322, 53963, 53093, 53829, 52747, 53381, 52277, 53397, 51907, 53050, 51765, 52585, 51059, 52243, 51156, 51999, 51136, 51821, 51007, 52149, 50745, 52094, 50504, 
gpgpu_n_tot_thrd_icount = 1333644448
gpgpu_n_tot_w_icount = 41676389
gpgpu_n_stall_shd_mem = 438031
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2810298
gpgpu_n_mem_write_global = 1095173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 42136710
gpgpu_n_store_insn = 16825631
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177209344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201053
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3110592	W0_Idle:487237596	W0_Scoreboard:314411133	W1:941237	W2:36351	W3:945	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:40697847	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22224144 {8:2778018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75274376 {40:111815,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165833136 {40:1070885,72:1705818,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8761384 {8:1095173,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 476 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 21609600 
mrq_lat_table:581933 	36689 	51075 	94663 	190335 	263134 	337749 	161704 	82842 	9967 	336 	9 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2237004 	1493496 	147155 	12059 	1043 	138 	2254 	2464 	5853 	3697 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	86 	3347738 	324118 	19005 	5036 	134215 	42242 	16602 	806 	118 	1025 	137 	2245 	2879 	5438 	3697 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1929177 	840023 	41088 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280952 	
mf_lat_pw_table:91791 	0 	0 	0 	0 	0 	0 	2821 	513 	236 	43 	99 	77 	110 	132 	140 	70 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  4.436844  4.390445  4.083761  4.003860  4.007106  4.268790  4.380891  4.500666  3.987159  4.166260  3.880720  4.100358  4.171676  4.427309  3.998089  4.019900 
dram[1]:  4.207987  4.454622  3.962878  4.229791  4.016218  4.234703  4.438735  4.462385  3.959969  4.178659  3.972784  4.003128  4.274276  4.321136  3.833454  3.938106 
dram[2]:  4.220723  4.530296  3.975488  3.990773  4.137510  4.169422  4.303133  4.523084  3.924283  4.148945  3.912328  3.993779  4.199173  4.262958  3.842680  4.116883 
dram[3]:  4.490901  4.441802  3.949387  4.078385  4.170459  4.218242  4.325661  4.548255  4.098716  4.211562  3.999218  4.119919  4.132245  4.235096  3.812252  3.961539 
dram[4]:  4.301023  4.557899  3.880406  4.020384  4.023923  4.233305  4.354202  4.487339  3.953274  4.258614  3.991819  4.038234  4.142036  4.278012  3.867058  3.899262 
dram[5]:  4.259968  4.265355  3.900302  4.042812  4.050861  4.183521  4.304478  4.607502  4.142220  4.081233  3.922988  4.049187  4.152452  4.292235  3.827174  3.958318 
dram[6]:  4.317719  4.347826  3.919373  3.979175  4.164117  4.150268  4.454945  4.547619  3.957899  4.128589  3.930268  4.085030  4.210395  4.280446  3.957958  4.056582 
dram[7]:  4.269541  4.382559  3.879310  3.993815  4.101702  4.272152  4.385282  4.543037  3.955350  4.153877  3.920381  4.042343  4.207460  4.311413  3.891713  4.001516 
dram[8]:  4.250701  4.366447  3.880419  4.056671  4.120655  4.231349  4.329652  4.474240  3.920563  4.055424  3.889814  4.079422  4.202910  4.299192  3.919421  3.985344 
dram[9]:  4.333469  4.430833  3.879970  4.012836  4.138354  4.320343  4.557370  4.537494  4.077782  4.103849  3.993346  4.086730  4.165705  4.380828  3.966140  4.016000 
dram[10]:  4.304789  4.571119  3.912879  3.946788  4.200913  4.324786  4.330625  4.632998  3.910203  4.079051  4.009449  4.011655  4.190476  4.318921  3.846630  4.097342 
average row locality = 1810437/436817 = 4.144612
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6599      6647      6481      6516      6405      6358      6392      6396      6393      6378      6414      6378      6290      6196      6514      6547 
dram[1]:      6648      6638      6483      6465      6403      6369      6391      6399      6412      6375      6326      6341      6233      6226      6587      6583 
dram[2]:      6643      6599      6514      6512      6418      6368      6414      6362      6403      6382      6325      6375      6300      6277      6572      6517 
dram[3]:      6629      6658      6481      6468      6350      6378      6401      6346      6371      6402      6337      6342      6291      6261      6580      6564 
dram[4]:      6584      6629      6485      6450      6373      6407      6418      6376      6428      6399      6332      6348      6243      6284      6564      6596 
dram[5]:      6684      6633      6493      6454      6383      6354      6377      6348      6380      6352      6351      6343      6255      6235      6590      6588 
dram[6]:      6633      6609      6447      6483      6368      6360      6392      6395      6392      6368      6345      6341      6279      6198      6582      6564 
dram[7]:      6648      6657      6493      6491      6381      6372      6397      6370      6415      6398      6359      6323      6235      6299      6577      6588 
dram[8]:      6629      6624      6533      6475      6383      6377      6426      6407      6438      6408      6348      6295      6270      6277      6585      6623 
dram[9]:      6635      6642      6506      6465      6397      6372      6341      6378      6348      6379      6325      6326      6276      6244      6582      6577 
dram[10]:      6634      6592      6475      6506      6382      6389      6403      6389      6389      6414      6314      6385      6266      6261      6586      6545 
total reads: 1131939
bank skew: 6684/6196 = 1.08
chip skew: 103098/102756 = 1.00
number of total write accesses:
dram[0]:      3974      4013      3855      3858      3745      3695      3741      3744      3854      3871      3932      3918      3843      3823      3945      3957 
dram[1]:      3994      3964      3872      3843      3750      3735      3716      3744      3876      3846      3892      3899      3803      3812      4001      3979 
dram[2]:      3989      3943      3866      3868      3752      3722      3750      3729      3859      3841      3894      3897      3862      3839      3980      3944 
dram[3]:      3983      3989      3819      3834      3730      3750      3747      3692      3843      3870      3893      3896      3833      3827      3999      3942 
dram[4]:      3932      3959      3833      3806      3719      3736      3736      3725      3894      3860      3915      3897      3847      3872      3966      3971 
dram[5]:      4000      3992      3835      3839      3732      3699      3717      3724      3843      3847      3888      3865      3823      3826      3973      3953 
dram[6]:      3967      3991      3810      3835      3705      3721      3743      3728      3855      3842      3913      3892      3847      3784      3962      3975 
dram[7]:      3949      3997      3857      3841      3742      3753      3733      3711      3861      3887      3932      3892      3804      3863      3989      3972 
dram[8]:      3985      3969      3851      3833      3692      3719      3766      3754      3877      3836      3925      3875      3838      3839      3970      3982 
dram[9]:      3969      3992      3838      3852      3713      3716      3708      3727      3875      3856      3878      3899      3830      3810      3960      3965 
dram[10]:      3973      3949      3855      3878      3738      3731      3722      3748      3844      3906      3870      3941      3854      3828      3973      3936 
total reads: 678498
bank skew: 4013/3692 = 1.09
chip skew: 61783/61556 = 1.00
average mf latency per bank:
dram[0]:       1036      1057       946       976      1155      1220      1120      1144       987      1016      1062       942      1017       879       939       909
dram[1]:       1104      1162       971       983      1172      1127      1170      1100       869       928      1128      1007      1067      1023       940       928
dram[2]:       1100       984       942      1032      1222      1211      1173      1129       957       995      1018      1049      1103      1079       971       905
dram[3]:       1087      1103       958       948      1127      1205      1077      1140       937       942      1080      1055      1048       964       927       953
dram[4]:        998      1006       916       983      1211      1262      1138      1076       830       901      1011      1039       935       974       964       831
dram[5]:       1102      1064       907       939      1156      1154      1064      1180       895       906      1057       975       928       997       959       972
dram[6]:       1067      1030       912      1033      1330      1160      1230      1200       880       953      1031      1030       982       946       850       962
dram[7]:       1235      1096       991      1043      1064      1177      1219      1180       894       896       952      1003       939      1022       865       937
dram[8]:       1106       995       967       998      1199      1215      1147      1221       950       924       955       968      1075       997       891       957
dram[9]:        992      1103       958       875      1283      1194      1112      1072       904       887       998      1011      1030      1014       926       934
dram[10]:       1158       936       814       879      1145      1154      1118      1122       844       970      1046       959      1014      1019       927       856
maximum mf latency per bank:
dram[0]:     215199    127660    127661    127659    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    125796    125814
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    125803    217050    247850    125791    125785
dram[2]:     127171    127210    127659    185309    247672    247652    247626    247677    182770    127662    125798    125802    127174    185308    206742    125798
dram[3]:     127633    127167    125810    123707    247681    247680    247587    247607    127609    248070    198820    125826    127175    247850    125789    185307
dram[4]:     185229    127173    248769    127636    247683    247711    247602    247612    185309    127638    125807    125820    127151    127166    125826    125805
dram[5]:     185308    127188    185310    127647    247698    247671    247600    247592    125821    185229    217050    125801    175964    127157    172466    125769
dram[6]:     172465    127220    248769    127658    247686    247674    247577    247600    125791    127663    125808    217045    127155    217055    125807    125790
dram[7]:     248769    127197    248772    127660    247652    247702    247625    247587    235212    248030    125838    125793    127122    127158    172462    125806
dram[8]:     248771    185304    127632    127707    247671    247695    247610    247660    127676    127631    125838    125817    172460    127151    206742    186448
dram[9]:     127192    185309    125839    127658    247678    247689    247650    247656    125797    125802    247889    125787    206738    247843    206747    125830
dram[10]:     127658    185309    127641    127677    247676    247632    247636    247628    198976    206744    198799    125791    206744    127116    125796    125822
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27210514 n_act=39516 n_pre=39500 n_req=164672 n_rd=411616 n_write=201755 bw_util=0.04396
n_activity=1642861 dram_eff=0.7467
bk0: 26396a 27525066i bk1: 26588a 27510148i bk2: 25924a 27532700i bk3: 26064a 27510926i bk4: 25620a 27535834i bk5: 25432a 27529096i bk6: 25568a 27546319i bk7: 25584a 27537239i bk8: 25572a 27540989i bk9: 25512a 27528828i bk10: 25656a 27526687i bk11: 25512a 27521071i bk12: 25160a 27534623i bk13: 24784a 27528621i bk14: 26056a 27520040i bk15: 26188a 27513189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.682898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27210420 n_act=39712 n_pre=39696 n_req=164605 n_rd=411516 n_write=201557 bw_util=0.04394
n_activity=1641659 dram_eff=0.7469
bk0: 26592a 27524427i bk1: 26552a 27514276i bk2: 25932a 27520434i bk3: 25860a 27522438i bk4: 25612a 27532439i bk5: 25476a 27522462i bk6: 25564a 27545807i bk7: 25596a 27529425i bk8: 25648a 27536791i bk9: 25500a 27534670i bk10: 25304a 27525599i bk11: 25364a 27523201i bk12: 24932a 27543264i bk13: 24904a 27533103i bk14: 26348a 27515910i bk15: 26332a 27509761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.683202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27209468 n_act=39872 n_pre=39856 n_req=164716 n_rd=411924 n_write=201781 bw_util=0.04399
n_activity=1645263 dram_eff=0.746
bk0: 26572a 27511235i bk1: 26396a 27520906i bk2: 26056a 27522935i bk3: 26048a 27514017i bk4: 25672a 27532652i bk5: 25472a 27519600i bk6: 25656a 27541439i bk7: 25448a 27537859i bk8: 25612a 27530867i bk9: 25528a 27532821i bk10: 25300a 27524329i bk11: 25500a 27520822i bk12: 25200a 27538672i bk13: 25108a 27527628i bk14: 26288a 27516422i bk15: 26068a 27508868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.681895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27211108 n_act=39498 n_pre=39482 n_req=164506 n_rd=411436 n_write=201377 bw_util=0.04392
n_activity=1642890 dram_eff=0.746
bk0: 26516a 27527321i bk1: 26632a 27516515i bk2: 25924a 27531161i bk3: 25872a 27518912i bk4: 25400a 27533663i bk5: 25512a 27519993i bk6: 25604a 27541854i bk7: 25384a 27542058i bk8: 25484a 27548185i bk9: 25608a 27534106i bk10: 25348a 27527112i bk11: 25368a 27520946i bk12: 25164a 27538591i bk13: 25044a 27528637i bk14: 26320a 27514043i bk15: 26256a 27512429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.69282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27210181 n_act=39832 n_pre=39816 n_req=164584 n_rd=411664 n_write=201408 bw_util=0.04394
n_activity=1642480 dram_eff=0.7465
bk0: 26336a 27525666i bk1: 26516a 27520703i bk2: 25940a 27528171i bk3: 25800a 27518773i bk4: 25492a 27538736i bk5: 25628a 27522391i bk6: 25672a 27541772i bk7: 25504a 27535036i bk8: 25712a 27535752i bk9: 25596a 27536806i bk10: 25328a 27523121i bk11: 25392a 27521176i bk12: 24972a 27536934i bk13: 25136a 27523135i bk14: 26256a 27520694i bk15: 26384a 27512095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.676132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27210594 n_act=39916 n_pre=39900 n_req=164376 n_rd=411280 n_write=201211 bw_util=0.0439
n_activity=1647522 dram_eff=0.7435
bk0: 26736a 27522935i bk1: 26532a 27515816i bk2: 25972a 27528889i bk3: 25816a 27524857i bk4: 25532a 27540663i bk5: 25416a 27529832i bk6: 25508a 27548559i bk7: 25392a 27541509i bk8: 25520a 27546053i bk9: 25408a 27535880i bk10: 25404a 27531412i bk11: 25372a 27526715i bk12: 25020a 27541796i bk13: 24940a 27534905i bk14: 26360a 27518728i bk15: 26352a 27515276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.661082
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27211412 n_act=39628 n_pre=39612 n_req=164326 n_rd=411024 n_write=201225 bw_util=0.04388
n_activity=1642017 dram_eff=0.7457
bk0: 26532a 27519192i bk1: 26436a 27512541i bk2: 25788a 27528498i bk3: 25932a 27514297i bk4: 25472a 27536110i bk5: 25440a 27522822i bk6: 25568a 27547829i bk7: 25580a 27537953i bk8: 25568a 27540103i bk9: 25472a 27534038i bk10: 25380a 27524268i bk11: 25364a 27521983i bk12: 25116a 27540028i bk13: 24792a 27530305i bk14: 26328a 27517816i bk15: 26256a 27511085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.675016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27209315 n_act=39858 n_pre=39842 n_req=164786 n_rd=412012 n_write=201874 bw_util=0.044
n_activity=1648366 dram_eff=0.7448
bk0: 26592a 27524603i bk1: 26628a 27513861i bk2: 25972a 27522702i bk3: 25964a 27514053i bk4: 25524a 27534544i bk5: 25488a 27525586i bk6: 25588a 27541622i bk7: 25480a 27536198i bk8: 25660a 27536671i bk9: 25592a 27532435i bk10: 25436a 27523418i bk11: 25292a 27520575i bk12: 24940a 27540821i bk13: 25196a 27530587i bk14: 26308a 27519478i bk15: 26352a 27511804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.684745
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27208720 n_act=39999 n_pre=39983 n_req=164809 n_rd=412392 n_write=201807 bw_util=0.04402
n_activity=1649159 dram_eff=0.7449
bk0: 26516a 27521060i bk1: 26496a 27519271i bk2: 26132a 27527750i bk3: 25900a 27518913i bk4: 25532a 27540640i bk5: 25508a 27529936i bk6: 25704a 27540980i bk7: 25628a 27532767i bk8: 25752a 27532663i bk9: 25632a 27535208i bk10: 25392a 27521215i bk11: 25180a 27522460i bk12: 25080a 27543467i bk13: 25108a 27532548i bk14: 26340a 27524352i bk15: 26492a 27512054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.671768
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27211881 n_act=39356 n_pre=39340 n_req=164381 n_rd=411172 n_write=201152 bw_util=0.04389
n_activity=1643996 dram_eff=0.7449
bk0: 26540a 27523979i bk1: 26568a 27516250i bk2: 26024a 27528634i bk3: 25860a 27516501i bk4: 25588a 27540486i bk5: 25488a 27527180i bk6: 25364a 27553753i bk7: 25512a 27540419i bk8: 25392a 27542053i bk9: 25516a 27539388i bk10: 25300a 27530763i bk11: 25304a 27522403i bk12: 25104a 27541648i bk13: 24976a 27536562i bk14: 26328a 27523790i bk15: 26308a 27515375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.666311
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27902901 n_nop=27210446 n_act=39631 n_pre=39615 n_req=164676 n_rd=411720 n_write=201489 bw_util=0.04395
n_activity=1644115 dram_eff=0.7459
bk0: 26536a 27524034i bk1: 26368a 27518940i bk2: 25900a 27524687i bk3: 26024a 27510528i bk4: 25528a 27539386i bk5: 25556a 27528089i bk6: 25612a 27542520i bk7: 25556a 27538110i bk8: 25556a 27541217i bk9: 25656a 27527530i bk10: 25256a 27527192i bk11: 25540a 27512584i bk12: 25064a 27533804i bk13: 25044a 27529637i bk14: 26344a 27520393i bk15: 26180a 27516736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.677685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177781, Miss = 51488, Miss_rate = 0.290, Pending_hits = 80572, Reservation_fails = 138
L2_cache_bank[1]: Access = 177613, Miss = 51416, Miss_rate = 0.289, Pending_hits = 80520, Reservation_fails = 216
L2_cache_bank[2]: Access = 177473, Miss = 51483, Miss_rate = 0.290, Pending_hits = 80393, Reservation_fails = 195
L2_cache_bank[3]: Access = 177432, Miss = 51396, Miss_rate = 0.290, Pending_hits = 80401, Reservation_fails = 198
L2_cache_bank[4]: Access = 177789, Miss = 51589, Miss_rate = 0.290, Pending_hits = 80379, Reservation_fails = 169
L2_cache_bank[5]: Access = 177393, Miss = 51392, Miss_rate = 0.290, Pending_hits = 80367, Reservation_fails = 182
L2_cache_bank[6]: Access = 177500, Miss = 51440, Miss_rate = 0.290, Pending_hits = 80422, Reservation_fails = 192
L2_cache_bank[7]: Access = 177403, Miss = 51419, Miss_rate = 0.290, Pending_hits = 80457, Reservation_fails = 159
L2_cache_bank[8]: Access = 177440, Miss = 51427, Miss_rate = 0.290, Pending_hits = 80400, Reservation_fails = 213
L2_cache_bank[9]: Access = 177620, Miss = 51489, Miss_rate = 0.290, Pending_hits = 80406, Reservation_fails = 138
L2_cache_bank[10]: Access = 177684, Miss = 51513, Miss_rate = 0.290, Pending_hits = 80484, Reservation_fails = 177
L2_cache_bank[11]: Access = 177213, Miss = 51307, Miss_rate = 0.290, Pending_hits = 80414, Reservation_fails = 176
L2_cache_bank[12]: Access = 177398, Miss = 51438, Miss_rate = 0.290, Pending_hits = 80381, Reservation_fails = 191
L2_cache_bank[13]: Access = 177163, Miss = 51318, Miss_rate = 0.290, Pending_hits = 80354, Reservation_fails = 197
L2_cache_bank[14]: Access = 177629, Miss = 51505, Miss_rate = 0.290, Pending_hits = 80343, Reservation_fails = 228
L2_cache_bank[15]: Access = 177618, Miss = 51498, Miss_rate = 0.290, Pending_hits = 80443, Reservation_fails = 167
L2_cache_bank[16]: Access = 177866, Miss = 51612, Miss_rate = 0.290, Pending_hits = 80561, Reservation_fails = 153
L2_cache_bank[17]: Access = 177658, Miss = 51486, Miss_rate = 0.290, Pending_hits = 80455, Reservation_fails = 136
L2_cache_bank[18]: Access = 177393, Miss = 51410, Miss_rate = 0.290, Pending_hits = 80455, Reservation_fails = 144
L2_cache_bank[19]: Access = 177440, Miss = 51383, Miss_rate = 0.290, Pending_hits = 80500, Reservation_fails = 154
L2_cache_bank[20]: Access = 177615, Miss = 51449, Miss_rate = 0.290, Pending_hits = 80492, Reservation_fails = 162
L2_cache_bank[21]: Access = 177602, Miss = 51481, Miss_rate = 0.290, Pending_hits = 80531, Reservation_fails = 138
L2_total_cache_accesses = 3905723
L2_total_cache_misses = 1131939
L2_total_cache_miss_rate = 0.2898
L2_total_cache_pending_hits = 1769730
L2_total_cache_reservation_fails = 3823
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1645275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1046957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885967
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84967
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3821
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2810298
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1095173
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=8426736
icnt_total_pkts_simt_to_mem=6016534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.36432
	minimum = 6
	maximum = 48
Network latency average = 8.13373
	minimum = 6
	maximum = 33
Slowest packet = 7480402
Flit latency average = 7.85014
	minimum = 6
	maximum = 32
Slowest flit = 14347278
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00169491
	minimum = 0.00146679 (at node 1)
	maximum = 0.0019853 (at node 34)
Accepted packet rate average = 0.00169491
	minimum = 0.00146679 (at node 1)
	maximum = 0.0019853 (at node 34)
Injected flit rate average = 0.00264647
	minimum = 0.0016658 (at node 1)
	maximum = 0.00392098 (at node 34)
Accepted flit rate average= 0.00264647
	minimum = 0.00216079 (at node 39)
	maximum = 0.00306659 (at node 17)
Injected packet length average = 1.56142
Accepted packet length average = 1.56142
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4266 (28 samples)
	minimum = 6 (28 samples)
	maximum = 85.4643 (28 samples)
Network latency average = 9.70789 (28 samples)
	minimum = 6 (28 samples)
	maximum = 76.6429 (28 samples)
Flit latency average = 9.43623 (28 samples)
	minimum = 6 (28 samples)
	maximum = 75.8214 (28 samples)
Fragmentation average = 0.0187689 (28 samples)
	minimum = 0 (28 samples)
	maximum = 21.8571 (28 samples)
Injected packet rate average = 0.0520271 (28 samples)
	minimum = 0.0462376 (28 samples)
	maximum = 0.0592546 (28 samples)
Accepted packet rate average = 0.0520271 (28 samples)
	minimum = 0.0462376 (28 samples)
	maximum = 0.0592546 (28 samples)
Injected flit rate average = 0.0995353 (28 samples)
	minimum = 0.0721232 (28 samples)
	maximum = 0.134217 (28 samples)
Accepted flit rate average = 0.0995353 (28 samples)
	minimum = 0.0919717 (28 samples)
	maximum = 0.105865 (28 samples)
Injected packet size average = 1.91314 (28 samples)
Accepted packet size average = 1.91314 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 12 min, 3 sec (15123 sec)
gpgpu_simulation_rate = 41106 (inst/sec)
gpgpu_simulation_rate = 1429 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 29: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 29 
gpu_sim_cycle = 50956
gpu_sim_insn = 23147352
gpu_ipc =     454.2616
gpu_tot_sim_cycle = 21884989
gpu_tot_sim_insn = 644808138
gpu_tot_ipc =      29.4635
gpu_tot_issued_cta = 1900544
max_total_param_size = 0
gpu_stall_dramfull = 344270
gpu_stall_icnt2sh    = 197532
partiton_reqs_in_parallel = 1120903
partiton_reqs_in_parallel_total    = 330249859
partiton_level_parallism =      21.9975
partiton_level_parallism_total  =      15.1415
partiton_reqs_in_parallel_util = 1120903
partiton_reqs_in_parallel_util_total    = 330249859
gpu_sim_cycle_parition_util = 50956
gpu_tot_sim_cycle_parition_util    = 15026281
partiton_level_parallism_util =      21.9975
partiton_level_parallism_util_total  =      21.9782
partiton_replys_in_parallel = 224748
partiton_replys_in_parallel_total    = 3905723
L2_BW  =     418.0570 GB/Sec
L2_BW_total  =      17.8891 GB/Sec
gpu_total_sim_rate=42053

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23526849
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11337728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11335936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23520550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11337728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23526849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57493, 56904, 56903, 56195, 57065, 56137, 56739, 55882, 56247, 55362, 56072, 55070, 55929, 54826, 55400, 54467, 55464, 53953, 55172, 53740, 54646, 53007, 54346, 53185, 54102, 53191, 53963, 53077, 54186, 52908, 54243, 52400, 
gpgpu_n_tot_thrd_icount = 1384580384
gpgpu_n_tot_w_icount = 43268137
gpgpu_n_stall_shd_mem = 438366
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2941370
gpgpu_n_mem_write_global = 1188849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 44233862
gpgpu_n_store_insn = 17905679
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 181403648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201388
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3159560	W0_Idle:487250745	W0_Scoreboard:315868874	W1:1016261	W2:45159	W3:1521	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:42205175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23272720 {8:2909090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81146600 {40:139079,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175270320 {40:1070885,72:1836890,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9510792 {8:1188849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 464 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 21884988 
mrq_lat_table:617753 	38722 	54437 	100952 	201368 	279445 	357227 	177716 	92047 	13596 	1008 	36 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2350927 	1592865 	158027 	12533 	1153 	138 	2254 	2464 	5853 	3697 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	88 	3550685 	344170 	20662 	5126 	134215 	42242 	16602 	806 	118 	1025 	137 	2245 	2879 	5438 	3697 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2023854 	875037 	42469 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280952 	
mf_lat_pw_table:185467 	0 	0 	0 	0 	0 	0 	2859 	577 	236 	43 	99 	77 	110 	132 	140 	70 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  4.377329  4.443838  4.105498  4.016703  4.059087  4.285089  4.367487  4.498549  3.971377  4.197399  3.907899  4.118923  4.209953  4.453712  3.998568  4.030913 
dram[1]:  4.211953  4.463905  3.977330  4.235701  4.074324  4.266850  4.447282  4.474074  3.972533  4.157915  4.008076  4.024991  4.287540  4.330235  3.853343  3.957193 
dram[2]:  4.233408  4.531778  3.976694  4.014861  4.141660  4.209275  4.320875  4.508992  3.950000  4.162028  3.916935  4.025716  4.194735  4.275575  3.879381  4.130917 
dram[3]:  4.515333  4.416181  3.972905  4.126734  4.231674  4.266719  4.332136  4.572158  4.144971  4.187786  4.033186  4.165337  4.135652  4.221829  3.838699  4.021840 
dram[4]:  4.293645  4.560986  3.909059  4.056931  4.071994  4.258445  4.350420  4.485050  3.940672  4.244582  4.033811  4.081998  4.160866  4.297813  3.869955  3.895373 
dram[5]:  4.259066  4.263790  3.927299  4.033724  4.083522  4.222266  4.294703  4.588336  4.135900  4.085457  3.940880  4.052436  4.159319  4.302690  3.869938  3.952548 
dram[6]:  4.277505  4.351133  3.921758  4.002539  4.188643  4.191696  4.476504  4.525282  3.926829  4.114717  3.929673  4.119909  4.205527  4.291246  4.006043  4.087477 
dram[7]:  4.258562  4.358592  3.895406  4.027412  4.142639  4.312252  4.380202  4.532969  3.947842  4.138669  3.944106  4.043011  4.231953  4.331602  3.928100  4.037608 
dram[8]:  4.249906  4.329637  3.883363  4.079571  4.159398  4.259479  4.340773  4.453912  3.935852  4.052885  3.885735  4.078107  4.221831  4.306066  3.929818  4.025596 
dram[9]:  4.303307  4.414948  3.914924  4.038504  4.143515  4.336279  4.488081  4.493761  4.072917  4.086013  4.020664  4.081434  4.185775  4.356476  3.945984  4.000000 
dram[10]:  4.301708  4.556321  3.944246  3.973496  4.195264  4.336812  4.300635  4.567214  3.916965  4.063282  4.067664  3.997460  4.185803  4.295572  3.852991  4.072052 
average row locality = 1934308/465517 = 4.155182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7017      7067      6899      6924      6809      6768      6794      6804      6793      6787      6810      6781      6684      6593      6925      6955 
dram[1]:      7062      7056      6889      6876      6807      6771      6795      6808      6811      6780      6725      6737      6629      6621      6999      6996 
dram[2]:      7060      7017      6921      6926      6818      6775      6818      6763      6806      6783      6727      6770      6693      6669      6988      6931 
dram[3]:      7051      7074      6890      6879      6757      6785      6803      6748      6778      6799      6739      6746      6690      6651      6997      6979 
dram[4]:      7004      7046      6902      6862      6775      6812      6824      6778      6829      6801      6732      6750      6639      6674      6971      7013 
dram[5]:      7104      7056      6904      6868      6787      6759      6778      6754      6788      6755      6748      6741      6649      6630      7006      7001 
dram[6]:      7050      7034      6850      6895      6769      6763      6801      6801      6794      6766      6743      6743      6670      6587      7001      6980 
dram[7]:      7064      7074      6898      6901      6783      6776      6798      6777      6815      6803      6758      6717      6633      6698      6997      7001 
dram[8]:      7050      7043      6939      6887      6790      6776      6834      6811      6842      6810      6742      6694      6665      6672      6996      7038 
dram[9]:      7051      7060      6916      6877      6797      6779      6742      6777      6751      6784      6725      6724      6669      6638      6992      6989 
dram[10]:      7055      7008      6886      6915      6779      6786      6810      6791      6792      6815      6713      6777      6661      6657      6999      6958 
total reads: 1203345
bank skew: 7104/6587 = 1.08
chip skew: 109589/109247 = 1.00
number of total write accesses:
dram[0]:      4259      4327      4153      4138      4045      4009      4033      4042      4168      4185      4222      4233      4144      4087      4243      4259 
dram[1]:      4285      4260      4164      4158      4047      4054      4003      4064      4181      4147      4193      4215      4107      4092      4299      4282 
dram[2]:      4294      4249      4170      4151      4058      4026      4049      4018      4175      4134      4213      4188      4142      4114      4301      4239 
dram[3]:      4287      4280      4107      4127      4038      4061      4049      3992      4144      4173      4199      4213      4133      4102      4331      4254 
dram[4]:      4211      4247      4145      4112      4028      4030      4039      4022      4197      4167      4244      4202      4121      4135      4248      4268 
dram[5]:      4289      4307      4116      4136      4018      3974      4006      4024      4168      4145      4184      4156      4107      4088      4271      4244 
dram[6]:      4264      4292      4127      4140      4000      4039      4059      4028      4154      4138      4209      4183      4134      4051      4268      4281 
dram[7]:      4251      4315      4126      4118      4050      4065      4043      4016      4160      4210      4250      4187      4095      4144      4312      4272 
dram[8]:      4276      4279      4148      4136      3987      4009      4057      4061      4202      4149      4208      4166      4126      4119      4259      4286 
dram[9]:      4271      4282      4128      4136      4001      4014      3989      4026      4197      4142      4171      4202      4101      4092      4258      4255 
dram[10]:      4280      4237      4150      4179      4028      4017      4019      4047      4152      4229      4168      4240      4130      4112      4271      4232 
total reads: 730963
bank skew: 4331/3974 = 1.09
chip skew: 66614/66233 = 1.01
average mf latency per bank:
dram[0]:       1000      1019       917       946      1110      1171      1079      1103       952       978      1024       912       984       856       910       882
dram[1]:       1065      1118       939       951      1126      1085      1127      1062       844       901      1086       972      1031       990       909       899
dram[2]:       1059       952       911       999      1174      1165      1129      1089       926       962       982      1013      1068      1044       937       879
dram[3]:       1047      1065       929       919      1084      1159      1038      1098       906       912      1039      1017      1013       936       898       925
dram[4]:        966       971       884       951      1161      1211      1094      1040       806       872       974      1002       908       946       933       807
dram[5]:       1062      1026       880       910      1111      1112      1024      1135       864       878      1018       942       900       967       927       942
dram[6]:       1028       996       883       997      1273      1114      1180      1154       853       922       995       996       951       919       825       932
dram[7]:       1186      1057       961      1010      1024      1132      1169      1134       866       867       920       969       911       991       839       912
dram[8]:       1066       961       937       963      1150      1166      1103      1173       916       896       924       936      1038       966       864       926
dram[9]:        958      1065       928       850      1230      1146      1069      1032       873       860       963       975       996       980       896       905
dram[10]:       1114       906       794       855      1100      1112      1075      1079       818       936      1009       927       980       987       897       832
maximum mf latency per bank:
dram[0]:     215199    127660    127661    127659    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    125796    125814
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    125803    217050    247850    125791    125785
dram[2]:     127171    127210    127659    185309    247672    247652    247626    247677    182770    127662    125798    125802    127174    185308    206742    125798
dram[3]:     127633    127167    125810    123707    247681    247680    247587    247607    127609    248070    198820    125826    127175    247850    125789    185307
dram[4]:     185229    127173    248769    127636    247683    247711    247602    247612    185309    127638    125807    125820    127151    127166    125826    125805
dram[5]:     185308    127188    185310    127647    247698    247671    247600    247592    125821    185229    217050    125801    175964    127157    172466    125769
dram[6]:     172465    127220    248769    127658    247686    247674    247577    247600    125791    127663    125808    217045    127155    217055    125807    125790
dram[7]:     248769    127197    248772    127660    247652    247702    247625    247587    235212    248030    125838    125793    127122    127158    172462    125806
dram[8]:     248771    185304    127632    127707    247671    247695    247610    247660    127676    127631    125838    125817    172460    127151    206742    186448
dram[9]:     127192    185309    125839    127658    247678    247689    247650    247656    125797    125802    247889    125787    206738    247843    206747    125830
dram[10]:     127658    185309    127641    127677    247676    247632    247636    247628    198976    206744    198799    125791    206744    127116    125796    125822
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27258524 n_act=42082 n_pre=42066 n_req=175957 n_rd=437640 n_write=217205 bw_util=0.04678
n_activity=1736692 dram_eff=0.7541
bk0: 28068a 27582018i bk1: 28268a 27566869i bk2: 27596a 27589440i bk3: 27696a 27568042i bk4: 27236a 27592439i bk5: 27072a 27582537i bk6: 27176a 27601772i bk7: 27216a 27592557i bk8: 27172a 27595808i bk9: 27148a 27583141i bk10: 27240a 27585109i bk11: 27124a 27577449i bk12: 26736a 27593238i bk13: 26372a 27587297i bk14: 27700a 27574997i bk15: 27820a 27565675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.757085
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27258479 n_act=42272 n_pre=42256 n_req=175913 n_rd=437448 n_write=217062 bw_util=0.04675
n_activity=1735285 dram_eff=0.7544
bk0: 28248a 27582903i bk1: 28224a 27571939i bk2: 27556a 27579098i bk3: 27504a 27577914i bk4: 27228a 27588859i bk5: 27084a 27575923i bk6: 27180a 27603093i bk7: 27232a 27582917i bk8: 27244a 27591438i bk9: 27120a 27586071i bk10: 26900a 27583793i bk11: 26948a 27579544i bk12: 26516a 27600799i bk13: 26484a 27590869i bk14: 27996a 27572696i bk15: 27984a 27564433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.764044
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27257599 n_act=42451 n_pre=42435 n_req=175986 n_rd=437860 n_write=217172 bw_util=0.04679
n_activity=1738981 dram_eff=0.7534
bk0: 28240a 27568161i bk1: 28068a 27576553i bk2: 27684a 27581980i bk3: 27704a 27570941i bk4: 27272a 27589485i bk5: 27100a 27574915i bk6: 27272a 27597337i bk7: 27052a 27593298i bk8: 27224a 27584276i bk9: 27132a 27586026i bk10: 26908a 27582289i bk11: 27080a 27578971i bk12: 26772a 27598043i bk13: 26676a 27586582i bk14: 27952a 27571608i bk15: 27724a 27563678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.763293
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27259313 n_act=41970 n_pre=41954 n_req=175856 n_rd=437464 n_write=216816 bw_util=0.04674
n_activity=1736738 dram_eff=0.7535
bk0: 28204a 27584030i bk1: 28296a 27571559i bk2: 27560a 27589523i bk3: 27516a 27576363i bk4: 27028a 27590629i bk5: 27140a 27574357i bk6: 27212a 27598981i bk7: 26992a 27597493i bk8: 27112a 27603659i bk9: 27196a 27587494i bk10: 26956a 27585739i bk11: 26984a 27578261i bk12: 26760a 27596489i bk13: 26604a 27586690i bk14: 27988a 27567358i bk15: 27916a 27566263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.78028
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27258503 n_act=42405 n_pre=42389 n_req=175828 n_rd=437648 n_write=216572 bw_util=0.04673
n_activity=1736264 dram_eff=0.7536
bk0: 28016a 27586021i bk1: 28184a 27579965i bk2: 27608a 27586562i bk3: 27448a 27576214i bk4: 27100a 27595519i bk5: 27248a 27578793i bk6: 27296a 27598619i bk7: 27112a 27590167i bk8: 27316a 27591038i bk9: 27204a 27590768i bk10: 26928a 27581324i bk11: 27000a 27578420i bk12: 26556a 27597140i bk13: 26696a 27583509i bk14: 27884a 27577104i bk15: 28052a 27565283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.741964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27258769 n_act=42538 n_pre=42522 n_req=175561 n_rd=437312 n_write=216376 bw_util=0.0467
n_activity=1741247 dram_eff=0.7508
bk0: 28416a 27581599i bk1: 28224a 27569862i bk2: 27616a 27587431i bk3: 27472a 27580151i bk4: 27148a 27597238i bk5: 27036a 27586529i bk6: 27112a 27606240i bk7: 27016a 27596463i bk8: 27152a 27600069i bk9: 27020a 27589597i bk10: 26992a 27590704i bk11: 26964a 27584410i bk12: 26596a 27601004i bk13: 26520a 27594965i bk14: 28024a 27574911i bk15: 28004a 27569329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.728767
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27259285 n_act=42264 n_pre=42248 n_req=175614 n_rd=436988 n_write=216732 bw_util=0.0467
n_activity=1735796 dram_eff=0.7532
bk0: 28200a 27574408i bk1: 28136a 27568368i bk2: 27400a 27585913i bk3: 27580a 27571306i bk4: 27076a 27592662i bk5: 27052a 27577957i bk6: 27204a 27603625i bk7: 27204a 27591297i bk8: 27176a 27595248i bk9: 27064a 27588363i bk10: 26972a 27582437i bk11: 26972a 27580238i bk12: 26680a 27599449i bk13: 26348a 27589456i bk14: 28004a 27573476i bk15: 27920a 27563034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.750115
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27257258 n_act=42459 n_pre=42443 n_req=176107 n_rd=437972 n_write=217385 bw_util=0.04682
n_activity=1742108 dram_eff=0.7524
bk0: 28256a 27582677i bk1: 28296a 27568403i bk2: 27592a 27581864i bk3: 27604a 27572091i bk4: 27132a 27590147i bk5: 27104a 27580329i bk6: 27192a 27598574i bk7: 27108a 27592176i bk8: 27260a 27592026i bk9: 27212a 27585768i bk10: 27032a 27580666i bk11: 26868a 27578236i bk12: 26532a 27599866i bk13: 26792a 27588810i bk14: 27988a 27573232i bk15: 28004a 27566671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76342
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27256824 n_act=42640 n_pre=42624 n_req=176057 n_rd=438356 n_write=217073 bw_util=0.04682
n_activity=1742750 dram_eff=0.7522
bk0: 28200a 27579513i bk1: 28172a 27574878i bk2: 27756a 27585867i bk3: 27548a 27574868i bk4: 27160a 27597366i bk5: 27104a 27586801i bk6: 27336a 27598025i bk7: 27244a 27587490i bk8: 27368a 27586395i bk9: 27240a 27587225i bk10: 26968a 27580219i bk11: 26776a 27581103i bk12: 26660a 27603192i bk13: 26688a 27591666i bk14: 27984a 27580656i bk15: 28152a 27567715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.737674
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27259920 n_act=42085 n_pre=42069 n_req=175536 n_rd=437084 n_write=216359 bw_util=0.04668
n_activity=1737679 dram_eff=0.7521
bk0: 28204a 27581067i bk1: 28240a 27571660i bk2: 27664a 27586191i bk3: 27508a 27573345i bk4: 27188a 27597729i bk5: 27116a 27582546i bk6: 26968a 27611906i bk7: 27108a 27596979i bk8: 27004a 27597074i bk9: 27136a 27596447i bk10: 26900a 27588649i bk11: 26896a 27578947i bk12: 26676a 27601962i bk13: 26552a 27595120i bk14: 27968a 27579553i bk15: 27956a 27570559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.724653
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27997517 n_nop=27258367 n_act=42352 n_pre=42336 n_req=175893 n_rd=437608 n_write=216854 bw_util=0.04675
n_activity=1737888 dram_eff=0.7532
bk0: 28220a 27581879i bk1: 28032a 27574920i bk2: 27544a 27582582i bk3: 27660a 27564926i bk4: 27116a 27595480i bk5: 27144a 27582223i bk6: 27240a 27597059i bk7: 27164a 27592522i bk8: 27168a 27595454i bk9: 27260a 27581304i bk10: 26852a 27586201i bk11: 27108a 27569635i bk12: 26644a 27593244i bk13: 26628a 27586319i bk14: 27996a 27576283i bk15: 27832a 27569621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.744538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188004, Miss = 54731, Miss_rate = 0.291, Pending_hits = 83776, Reservation_fails = 149
L2_cache_bank[1]: Access = 187833, Miss = 54679, Miss_rate = 0.291, Pending_hits = 83754, Reservation_fails = 221
L2_cache_bank[2]: Access = 187684, Miss = 54717, Miss_rate = 0.292, Pending_hits = 83617, Reservation_fails = 198
L2_cache_bank[3]: Access = 187677, Miss = 54645, Miss_rate = 0.291, Pending_hits = 83659, Reservation_fails = 206
L2_cache_bank[4]: Access = 188057, Miss = 54831, Miss_rate = 0.292, Pending_hits = 83628, Reservation_fails = 176
L2_cache_bank[5]: Access = 187595, Miss = 54634, Miss_rate = 0.291, Pending_hits = 83563, Reservation_fails = 187
L2_cache_bank[6]: Access = 187748, Miss = 54705, Miss_rate = 0.291, Pending_hits = 83682, Reservation_fails = 198
L2_cache_bank[7]: Access = 187666, Miss = 54661, Miss_rate = 0.291, Pending_hits = 83701, Reservation_fails = 167
L2_cache_bank[8]: Access = 187639, Miss = 54676, Miss_rate = 0.291, Pending_hits = 83655, Reservation_fails = 216
L2_cache_bank[9]: Access = 187814, Miss = 54736, Miss_rate = 0.291, Pending_hits = 83641, Reservation_fails = 141
L2_cache_bank[10]: Access = 187853, Miss = 54764, Miss_rate = 0.292, Pending_hits = 83668, Reservation_fails = 180
L2_cache_bank[11]: Access = 187384, Miss = 54564, Miss_rate = 0.291, Pending_hits = 83635, Reservation_fails = 180
L2_cache_bank[12]: Access = 187655, Miss = 54678, Miss_rate = 0.291, Pending_hits = 83605, Reservation_fails = 197
L2_cache_bank[13]: Access = 187380, Miss = 54569, Miss_rate = 0.291, Pending_hits = 83584, Reservation_fails = 207
L2_cache_bank[14]: Access = 187871, Miss = 54746, Miss_rate = 0.291, Pending_hits = 83591, Reservation_fails = 230
L2_cache_bank[15]: Access = 187859, Miss = 54747, Miss_rate = 0.291, Pending_hits = 83680, Reservation_fails = 175
L2_cache_bank[16]: Access = 188076, Miss = 54858, Miss_rate = 0.292, Pending_hits = 83809, Reservation_fails = 159
L2_cache_bank[17]: Access = 187868, Miss = 54731, Miss_rate = 0.291, Pending_hits = 83690, Reservation_fails = 141
L2_cache_bank[18]: Access = 187621, Miss = 54643, Miss_rate = 0.291, Pending_hits = 83652, Reservation_fails = 154
L2_cache_bank[19]: Access = 187584, Miss = 54628, Miss_rate = 0.291, Pending_hits = 83694, Reservation_fails = 157
L2_cache_bank[20]: Access = 187788, Miss = 54695, Miss_rate = 0.291, Pending_hits = 83709, Reservation_fails = 167
L2_cache_bank[21]: Access = 187815, Miss = 54707, Miss_rate = 0.291, Pending_hits = 83743, Reservation_fails = 148
L2_total_cache_accesses = 4130471
L2_total_cache_misses = 1203345
L2_total_cache_miss_rate = 0.2913
L2_total_cache_pending_hits = 1840736
L2_total_cache_reservation_fails = 3954
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1709666
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 966013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3950
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2941370
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1188849
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=8913628
icnt_total_pkts_simt_to_mem=6401370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.7734
	minimum = 6
	maximum = 101
Network latency average = 9.26454
	minimum = 6
	maximum = 95
Slowest packet = 7978720
Flit latency average = 8.47798
	minimum = 6
	maximum = 94
Slowest flit = 15066450
Fragmentation average = 8.89886e-06
	minimum = 0
	maximum = 4
Injected packet rate average = 0.0882134
	minimum = 0.0779013 (at node 25)
	maximum = 0.100755 (at node 32)
Accepted packet rate average = 0.0882134
	minimum = 0.0779013 (at node 25)
	maximum = 0.100755 (at node 32)
Injected flit rate average = 0.171076
	minimum = 0.133577 (at node 25)
	maximum = 0.21768 (at node 32)
Accepted flit rate average= 0.171076
	minimum = 0.168137 (at node 25)
	maximum = 0.172651 (at node 35)
Injected packet length average = 1.93935
Accepted packet length average = 1.93935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4041 (29 samples)
	minimum = 6 (29 samples)
	maximum = 86 (29 samples)
Network latency average = 9.69261 (29 samples)
	minimum = 6 (29 samples)
	maximum = 77.2759 (29 samples)
Flit latency average = 9.40319 (29 samples)
	minimum = 6 (29 samples)
	maximum = 76.4483 (29 samples)
Fragmentation average = 0.018122 (29 samples)
	minimum = 0 (29 samples)
	maximum = 21.2414 (29 samples)
Injected packet rate average = 0.0532749 (29 samples)
	minimum = 0.0473295 (29 samples)
	maximum = 0.0606856 (29 samples)
Accepted packet rate average = 0.0532749 (29 samples)
	minimum = 0.0473295 (29 samples)
	maximum = 0.0606856 (29 samples)
Injected flit rate average = 0.102002 (29 samples)
	minimum = 0.0742423 (29 samples)
	maximum = 0.137095 (29 samples)
Accepted flit rate average = 0.102002 (29 samples)
	minimum = 0.094598 (29 samples)
	maximum = 0.108168 (29 samples)
Injected packet size average = 1.91464 (29 samples)
Accepted packet size average = 1.91464 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 15 min, 33 sec (15333 sec)
gpgpu_simulation_rate = 42053 (inst/sec)
gpgpu_simulation_rate = 1427 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 1969692
gpu_sim_insn = 21774091
gpu_ipc =      11.0546
gpu_tot_sim_cycle = 24076831
gpu_tot_sim_insn = 666582229
gpu_tot_ipc =      27.6856
gpu_tot_issued_cta = 1966080
max_total_param_size = 0
gpu_stall_dramfull = 344350
gpu_stall_icnt2sh    = 199918
partiton_reqs_in_parallel = 43333144
partiton_reqs_in_parallel_total    = 331370762
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.5628
partiton_reqs_in_parallel_util = 43333144
partiton_reqs_in_parallel_util_total    = 331370762
gpu_sim_cycle_parition_util = 1969692
gpu_tot_sim_cycle_parition_util    = 15077237
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9807
partiton_replys_in_parallel = 255209
partiton_replys_in_parallel_total    = 4130471
L2_BW  =      12.2810 GB/Sec
L2_BW_total  =      17.2652 GB/Sec
gpu_total_sim_rate=39210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24707263
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11862016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11860224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24700964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11862016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24707263
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
60147, 59712, 59388, 58935, 59990, 58878, 59517, 58905, 59028, 58196, 58741, 57931, 58710, 57569, 58112, 57274, 57943, 56825, 58008, 56542, 57384, 55654, 57061, 55778, 56921, 55825, 56540, 55667, 56671, 55331, 57033, 55046, 
gpgpu_n_tot_thrd_icount = 1454285376
gpgpu_n_tot_w_icount = 45446418
gpgpu_n_stall_shd_mem = 445124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3182509
gpgpu_n_mem_write_global = 1202919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 45471275
gpgpu_n_store_insn = 17921415
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 189792256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208146
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3290221	W0_Idle:512824012	W0_Scoreboard:398531996	W1:1729024	W2:128835	W3:6993	W4:126	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:43581431	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24950016 {8:3118752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81709400 {40:153149,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184162688 {40:1271966,72:1841857,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9623352 {8:1202919,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 507 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 24074473 
mrq_lat_table:680551 	41106 	58018 	108007 	218066 	294300 	368038 	181980 	92669 	13607 	1008 	36 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2487380 	1705038 	159838 	12533 	1278 	146 	2578 	3793 	8143 	4393 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	91 	3762221 	345542 	20662 	5126 	171741 	42242 	16602 	806 	118 	1150 	145 	2569 	4208 	7734 	4387 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2223724 	915237 	43538 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280952 	
mf_lat_pw_table:199537 	0 	0 	0 	0 	0 	0 	3083 	618 	237 	54 	107 	84 	120 	152 	157 	75 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  3.890986  3.921784  3.685795  3.586196  3.640329  3.796548  3.860543  3.946343  3.585591  3.755893  3.526442  3.682804  3.762960  3.934421  3.566497  3.586342 
dram[1]:  3.774264  3.968822  3.561951  3.748247  3.632538  3.818091  3.925368  3.992042  3.571604  3.725874  3.559866  3.638098  3.783125  3.857626  3.458776  3.587601 
dram[2]:  3.766104  3.996333  3.570604  3.593941  3.686243  3.795101  3.813056  3.992342  3.561162  3.729408  3.531837  3.636080  3.728096  3.786799  3.497669  3.677260 
dram[3]:  4.001996  3.888281  3.553360  3.701521  3.768473  3.809193  3.862462  4.001050  3.690673  3.713378  3.621335  3.706743  3.659163  3.752209  3.460742  3.546663 
dram[4]:  3.806565  3.974562  3.507017  3.629238  3.603497  3.774288  3.896249  3.899188  3.527027  3.772242  3.629193  3.652447  3.714981  3.786347  3.512979  3.485665 
dram[5]:  3.780967  3.777916  3.532190  3.587176  3.601377  3.751314  3.787220  4.040197  3.701715  3.648896  3.553478  3.631414  3.704685  3.814963  3.464935  3.575630 
dram[6]:  3.761519  3.866752  3.506599  3.575832  3.721119  3.750082  3.966919  4.033851  3.531250  3.685315  3.560699  3.677613  3.720117  3.774409  3.567102  3.633940 
dram[7]:  3.783826  3.841340  3.497912  3.614316  3.736465  3.800921  3.887386  3.996864  3.553354  3.701960  3.541063  3.628992  3.762455  3.864810  3.509758  3.589568 
dram[8]:  3.741965  3.840307  3.466588  3.645211  3.688324  3.793982  3.869434  3.959561  3.573520  3.615695  3.518239  3.672826  3.707984  3.796296  3.531858  3.628804 
dram[9]:  3.797735  3.901967  3.501339  3.614838  3.683890  3.865339  3.970691  3.944463  3.651002  3.680675  3.596219  3.657448  3.713131  3.875552  3.519343  3.614152 
dram[10]:  3.827991  4.004684  3.558125  3.557831  3.749427  3.850033  3.841561  3.993430  3.525949  3.636026  3.642678  3.574390  3.737219  3.798877  3.492272  3.645636 
average row locality = 2057387/555241 = 3.705395
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7505      7586      7389      7437      7284      7237      7282      7297      7285      7257      7297      7272      7186      7054      7407      7439 
dram[1]:      7559      7504      7374      7381      7313      7247      7270      7283      7297      7275      7232      7219      7138      7106      7520      7485 
dram[2]:      7531      7522      7382      7394      7296      7263      7313      7258      7287      7258      7230      7256      7177      7141      7480      7460 
dram[3]:      7540      7576      7370      7357      7241      7270      7281      7243      7287      7304      7207      7222      7187      7136      7483      7510 
dram[4]:      7503      7555      7390      7340      7302      7304      7309      7283      7338      7291      7237      7233      7124      7175      7448      7527 
dram[5]:      7601      7568      7412      7390      7285      7248      7285      7237      7281      7221      7211      7234      7136      7109      7499      7473 
dram[6]:      7574      7507      7342      7378      7249      7210      7266      7243      7276      7262      7214      7243      7138      7050      7514      7481 
dram[7]:      7553      7596      7382      7385      7229      7288      7259      7260      7294      7302      7264      7192      7094      7164      7515      7523 
dram[8]:      7587      7523      7452      7372      7277      7274      7310      7299      7320      7297      7254      7161      7159      7143      7487      7542 
dram[9]:      7568      7590      7414      7358      7291      7252      7205      7284      7250      7226      7222      7228      7163      7107      7510      7480 
dram[10]:      7564      7506      7344      7416      7241      7313      7305      7299      7264      7319      7216      7267      7141      7171      7483      7437 
total reads: 1289566
bank skew: 7601/7050 = 1.08
chip skew: 117457/116947 = 1.00
number of total write accesses:
dram[0]:      4452      4548      4365      4358      4234      4202      4234      4250      4361      4375      4439      4443      4355      4285      4473      4482 
dram[1]:      4496      4462      4384      4381      4253      4234      4196      4254      4375      4346      4423      4412      4340      4301      4520      4494 
dram[2]:      4513      4467      4376      4351      4253      4202      4252      4212      4358      4333      4418      4394      4354      4333      4524      4458 
dram[3]:      4494      4501      4317      4325      4234      4249      4233      4188      4346      4382      4403      4432      4354      4327      4550      4499 
dram[4]:      4442      4476      4355      4328      4240      4234      4220      4243      4407      4369      4449      4411      4333      4362      4461      4509 
dram[5]:      4517      4544      4329      4358      4225      4171      4213      4221      4372      4346      4384      4372      4330      4313      4507      4441 
dram[6]:      4508      4507      4349      4340      4186      4224      4246      4197      4363      4332      4401      4404      4346      4277      4500      4511 
dram[7]:      4472      4558      4343      4329      4227      4263      4236      4211      4361      4411      4464      4399      4310      4357      4534      4520 
dram[8]:      4522      4501      4376      4351      4190      4199      4248      4255      4394      4360      4416      4368      4358      4337      4486      4502 
dram[9]:      4505      4510      4354      4336      4188      4201      4175      4222      4404      4335      4383      4410      4318      4291      4498      4472 
dram[10]:      4498      4464      4348      4396      4206      4214      4212      4250      4354      4429      4375      4457      4336      4332      4492      4466 
total reads: 767821
bank skew: 4558/4171 = 1.09
chip skew: 69995/69602 = 1.01
average mf latency per bank:
dram[0]:       1112      1159      1009      1031      1192      1190      1121      1190      1031      1073      1093      1006      1098       941      1026       996
dram[1]:       1191      1159      1003      1054      1207      1130      1175      1138       956       994      1210      1054      1130      1146      1052      1008
dram[2]:       1194      1058       974      1076      1231      1271      1196      1125      1009      1085      1048      1099      1162      1133      1041      1023
dram[3]:       1180      1209      1000      1004      1125      1234      1092      1135      1032      1001      1097      1103      1135      1055       985      1046
dram[4]:       1065      1074       988      1016      1227      1282      1127      1093       949       982      1093      1098      1040      1103      1027       953
dram[5]:       1129      1125       923      1027      1217      1184      1083      1201       975       960      1111      1038      1035      1066      1043      1024
dram[6]:       1118      1099       987      1106      1335      1120      1203      1223       960       988      1066      1093      1046      1018       954      1031
dram[7]:       1352      1144       987      1084      1092      1175      1208      1180       967       958      1013      1034      1013      1094       938      1045
dram[8]:       1173      1079      1078      1037      1220      1215      1128      1205      1025       946      1024      1032      1161      1112       923      1031
dram[9]:       1034      1183       991       934      1295      1213      1121      1108       984       918      1063      1079      1122      1109      1059      1009
dram[10]:       1188       993       896       972      1169      1187      1133      1152       883       985      1098      1043      1069      1121       993       927
maximum mf latency per bank:
dram[0]:     215199    127660    127661    127659    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    125796    125814
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    125803    217050    247850    125791    125785
dram[2]:     127171    127210    127659    185309    247672    247652    247626    247677    182770    127662    125798    125802    127174    185308    206742    125798
dram[3]:     127633    127167    125810    123707    247681    247680    247587    247607    127609    248070    198820    125826    127175    247850    125789    185307
dram[4]:     185229    127173    248769    127636    247683    247711    247602    247612    185309    127638    125807    125820    127151    127166    125826    125805
dram[5]:     185308    127188    185310    127647    247698    247671    247600    247592    125821    185229    217050    125801    175964    127157    172466    125769
dram[6]:     172465    127220    248769    127658    247686    247674    247577    247600    125791    127663    125808    217045    127155    217055    125807    125790
dram[7]:     248769    127197    248772    127660    247652    247702    247625    247587    235212    248030    125838    125793    127122    127158    172462    125806
dram[8]:     248771    185304    127632    127707    247671    247695    247610    247660    127676    127631    125838    125817    172460    127151    206742    186448
dram[9]:     127192    185309    125839    127658    247678    247689    247650    247656    125797    125802    247889    125787    206738    247843    206747    125830
dram[10]:     127658    185309    127641    127677    247676    247632    247636    247628    198976    206744    198799    125791    206744    127116    125796    125822
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30855284 n_act=50190 n_pre=50174 n_req=187070 n_rd=468856 n_write=230441 bw_util=0.04418
n_activity=1874565 dram_eff=0.7461
bk0: 30020a 31203176i bk1: 30344a 31185825i bk2: 29556a 31210504i bk3: 29748a 31186554i bk4: 29136a 31214398i bk5: 28948a 31204633i bk6: 29128a 31223344i bk7: 29188a 31212941i bk8: 29140a 31218536i bk9: 29028a 31205381i bk10: 29188a 31203851i bk11: 29088a 31198942i bk12: 28744a 31214913i bk13: 28216a 31209286i bk14: 29628a 31193778i bk15: 29756a 31184045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.685686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30855169 n_act=50319 n_pre=50303 n_req=187074 n_rd=468812 n_write=230342 bw_util=0.04417
n_activity=1875314 dram_eff=0.7456
bk0: 30236a 31204970i bk1: 30016a 31193173i bk2: 29496a 31199990i bk3: 29524a 31197676i bk4: 29252a 31209780i bk5: 28988a 31200021i bk6: 29080a 31224859i bk7: 29132a 31207147i bk8: 29188a 31213714i bk9: 29100a 31208312i bk10: 28928a 31202290i bk11: 28876a 31202206i bk12: 28552a 31220889i bk13: 28424a 31212903i bk14: 30080a 31190914i bk15: 29940a 31184664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.691979
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30854699 n_act=50495 n_pre=50479 n_req=187046 n_rd=468992 n_write=230280 bw_util=0.04418
n_activity=1879482 dram_eff=0.7441
bk0: 30124a 31190203i bk1: 30088a 31196462i bk2: 29528a 31204918i bk3: 29576a 31193542i bk4: 29184a 31212418i bk5: 29052a 31199860i bk6: 29252a 31218877i bk7: 29032a 31215692i bk8: 29148a 31207731i bk9: 29032a 31208617i bk10: 28920a 31204454i bk11: 29024a 31200380i bk12: 28708a 31221695i bk13: 28564a 31208184i bk14: 29920a 31192157i bk15: 29840a 31182972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.689974
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30855541 n_act=50186 n_pre=50170 n_req=187048 n_rd=468856 n_write=230192 bw_util=0.04417
n_activity=1877596 dram_eff=0.7446
bk0: 30160a 31204705i bk1: 30304a 31191615i bk2: 29480a 31211412i bk3: 29428a 31199881i bk4: 28964a 31213726i bk5: 29080a 31196516i bk6: 29124a 31221453i bk7: 28972a 31218735i bk8: 29148a 31225166i bk9: 29216a 31208985i bk10: 28828a 31209175i bk11: 28888a 31199340i bk12: 28748a 31217526i bk13: 28544a 31208042i bk14: 29932a 31187781i bk15: 30040a 31182586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.705821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30853847 n_act=50707 n_pre=50691 n_req=187198 n_rd=469436 n_write=230264 bw_util=0.04421
n_activity=1876983 dram_eff=0.7456
bk0: 30012a 31205171i bk1: 30220a 31198597i bk2: 29560a 31206200i bk3: 29360a 31196965i bk4: 29208a 31212648i bk5: 29216a 31196647i bk6: 29236a 31223031i bk7: 29132a 31208238i bk8: 29352a 31210264i bk9: 29164a 31211173i bk10: 28948a 31201012i bk11: 28932a 31198143i bk12: 28496a 31217089i bk13: 28700a 31200508i bk14: 29792a 31196210i bk15: 30108a 31181453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.674073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30854615 n_act=50785 n_pre=50769 n_req=186833 n_rd=468760 n_write=230016 bw_util=0.04415
n_activity=1882234 dram_eff=0.7425
bk0: 30404a 31201359i bk1: 30272a 31187063i bk2: 29648a 31206982i bk3: 29560a 31197920i bk4: 29140a 31216143i bk5: 28992a 31207730i bk6: 29140a 31228003i bk7: 28948a 31218064i bk8: 29124a 31221014i bk9: 28884a 31210537i bk10: 28844a 31213504i bk11: 28936a 31205727i bk12: 28544a 31221928i bk13: 28436a 31215637i bk14: 29996a 31192486i bk15: 29892a 31190907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.661357
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30856311 n_act=50417 n_pre=50401 n_req=186638 n_rd=467788 n_write=230028 bw_util=0.04409
n_activity=1877493 dram_eff=0.7433
bk0: 30296a 31193495i bk1: 30028a 31191044i bk2: 29368a 31207994i bk3: 29512a 31193535i bk4: 28996a 31217481i bk5: 28840a 31203825i bk6: 29064a 31227598i bk7: 28972a 31217678i bk8: 29104a 31217375i bk9: 29048a 31209889i bk10: 28856a 31206621i bk11: 28972a 31203649i bk12: 28552a 31221828i bk13: 28200a 31210375i bk14: 30056a 31192513i bk15: 29924a 31181419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.676901
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30853618 n_act=50617 n_pre=50601 n_req=187295 n_rd=469200 n_write=230909 bw_util=0.04423
n_activity=1884535 dram_eff=0.743
bk0: 30212a 31202005i bk1: 30384a 31187871i bk2: 29528a 31203709i bk3: 29540a 31194531i bk4: 28916a 31215763i bk5: 29152a 31202875i bk6: 29036a 31222058i bk7: 29040a 31215183i bk8: 29176a 31212376i bk9: 29208a 31207696i bk10: 29056a 31201746i bk11: 28768a 31199621i bk12: 28376a 31220374i bk13: 28656a 31212565i bk14: 30060a 31193667i bk15: 30092a 31183879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.690877
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30852820 n_act=50830 n_pre=50814 n_req=187320 n_rd=469828 n_write=230653 bw_util=0.04426
n_activity=1883619 dram_eff=0.7438
bk0: 30348a 31195109i bk1: 30092a 31194995i bk2: 29808a 31202788i bk3: 29488a 31194993i bk4: 29108a 31219058i bk5: 29096a 31209403i bk6: 29240a 31219842i bk7: 29196a 31208193i bk8: 29280a 31209432i bk9: 29188a 31206936i bk10: 29016a 31200792i bk11: 28644a 31202032i bk12: 28636a 31222133i bk13: 28572a 31210225i bk14: 29948a 31198400i bk15: 30168a 31186202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.669865
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30856198 n_act=50232 n_pre=50216 n_req=186750 n_rd=468592 n_write=229707 bw_util=0.04412
n_activity=1879716 dram_eff=0.743
bk0: 30272a 31199029i bk1: 30360a 31190244i bk2: 29656a 31205412i bk3: 29432a 31196520i bk4: 29164a 31220962i bk5: 29008a 31206310i bk6: 28820a 31235460i bk7: 29136a 31218584i bk8: 29000a 31218536i bk9: 28904a 31220252i bk10: 28888a 31209685i bk11: 28912a 31199923i bk12: 28652a 31221277i bk13: 28428a 31218602i bk14: 30040a 31196901i bk15: 29920a 31191109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.657182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31654945 n_nop=30854683 n_act=50464 n_pre=50448 n_req=187115 n_rd=469144 n_write=230206 bw_util=0.04419
n_activity=1877509 dram_eff=0.745
bk0: 30256a 31201738i bk1: 30024a 31194416i bk2: 29376a 31206319i bk3: 29664a 31184779i bk4: 28964a 31219184i bk5: 29252a 31203533i bk6: 29220a 31220226i bk7: 29196a 31212355i bk8: 29056a 31217807i bk9: 29276a 31201946i bk10: 28864a 31206635i bk11: 29068a 31189119i bk12: 28564a 31215356i bk13: 28684a 31205994i bk14: 29932a 31194661i bk15: 29748a 31187613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.675166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199580, Miss = 58635, Miss_rate = 0.294, Pending_hits = 87136, Reservation_fails = 149
L2_cache_bank[1]: Access = 199444, Miss = 58579, Miss_rate = 0.294, Pending_hits = 87153, Reservation_fails = 221
L2_cache_bank[2]: Access = 199390, Miss = 58703, Miss_rate = 0.294, Pending_hits = 86928, Reservation_fails = 198
L2_cache_bank[3]: Access = 199142, Miss = 58500, Miss_rate = 0.294, Pending_hits = 86960, Reservation_fails = 206
L2_cache_bank[4]: Access = 199464, Miss = 58696, Miss_rate = 0.294, Pending_hits = 86945, Reservation_fails = 176
L2_cache_bank[5]: Access = 199168, Miss = 58552, Miss_rate = 0.294, Pending_hits = 86904, Reservation_fails = 187
L2_cache_bank[6]: Access = 199364, Miss = 58596, Miss_rate = 0.294, Pending_hits = 87082, Reservation_fails = 198
L2_cache_bank[7]: Access = 199384, Miss = 58618, Miss_rate = 0.294, Pending_hits = 87055, Reservation_fails = 167
L2_cache_bank[8]: Access = 199366, Miss = 58651, Miss_rate = 0.294, Pending_hits = 86990, Reservation_fails = 216
L2_cache_bank[9]: Access = 199578, Miss = 58708, Miss_rate = 0.294, Pending_hits = 87003, Reservation_fails = 141
L2_cache_bank[10]: Access = 199466, Miss = 58710, Miss_rate = 0.294, Pending_hits = 86984, Reservation_fails = 180
L2_cache_bank[11]: Access = 198892, Miss = 58480, Miss_rate = 0.294, Pending_hits = 86955, Reservation_fails = 180
L2_cache_bank[12]: Access = 199244, Miss = 58573, Miss_rate = 0.294, Pending_hits = 87031, Reservation_fails = 197
L2_cache_bank[13]: Access = 198764, Miss = 58374, Miss_rate = 0.294, Pending_hits = 86889, Reservation_fails = 207
L2_cache_bank[14]: Access = 199344, Miss = 58590, Miss_rate = 0.294, Pending_hits = 86893, Reservation_fails = 230
L2_cache_bank[15]: Access = 199548, Miss = 58710, Miss_rate = 0.294, Pending_hits = 87045, Reservation_fails = 175
L2_cache_bank[16]: Access = 199834, Miss = 58846, Miss_rate = 0.294, Pending_hits = 87206, Reservation_fails = 159
L2_cache_bank[17]: Access = 199443, Miss = 58611, Miss_rate = 0.294, Pending_hits = 87032, Reservation_fails = 141
L2_cache_bank[18]: Access = 199413, Miss = 58623, Miss_rate = 0.294, Pending_hits = 87038, Reservation_fails = 154
L2_cache_bank[19]: Access = 199054, Miss = 58525, Miss_rate = 0.294, Pending_hits = 87030, Reservation_fails = 157
L2_cache_bank[20]: Access = 199203, Miss = 58558, Miss_rate = 0.294, Pending_hits = 87081, Reservation_fails = 167
L2_cache_bank[21]: Access = 199595, Miss = 58728, Miss_rate = 0.294, Pending_hits = 87120, Reservation_fails = 148
L2_total_cache_accesses = 4385680
L2_total_cache_misses = 1289566
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1914460
L2_total_cache_reservation_fails = 3954
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 201550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1783390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1197569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3950
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3182509
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1202919
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=9425785
icnt_total_pkts_simt_to_mem=6702126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.29136
	minimum = 6
	maximum = 48
Network latency average = 8.04595
	minimum = 6
	maximum = 36
Slowest packet = 8261261
Flit latency average = 7.67361
	minimum = 6
	maximum = 35
Slowest flit = 15469686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00259136
	minimum = 0.00226051 (at node 11)
	maximum = 0.00299336 (at node 46)
Accepted packet rate average = 0.00259136
	minimum = 0.00226051 (at node 11)
	maximum = 0.00299336 (at node 46)
Injected flit rate average = 0.00412711
	minimum = 0.00265346 (at node 11)
	maximum = 0.00604105 (at node 46)
Accepted flit rate average= 0.00412711
	minimum = 0.0034018 (at node 48)
	maximum = 0.00475658 (at node 13)
Injected packet length average = 1.59264
Accepted packet length average = 1.59264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3337 (30 samples)
	minimum = 6 (30 samples)
	maximum = 84.7333 (30 samples)
Network latency average = 9.63772 (30 samples)
	minimum = 6 (30 samples)
	maximum = 75.9 (30 samples)
Flit latency average = 9.34553 (30 samples)
	minimum = 6 (30 samples)
	maximum = 75.0667 (30 samples)
Fragmentation average = 0.0175179 (30 samples)
	minimum = 0 (30 samples)
	maximum = 20.5333 (30 samples)
Injected packet rate average = 0.0515854 (30 samples)
	minimum = 0.0458272 (30 samples)
	maximum = 0.0587626 (30 samples)
Accepted packet rate average = 0.0515854 (30 samples)
	minimum = 0.0458272 (30 samples)
	maximum = 0.0587626 (30 samples)
Injected flit rate average = 0.0987397 (30 samples)
	minimum = 0.071856 (30 samples)
	maximum = 0.132727 (30 samples)
Accepted flit rate average = 0.0987397 (30 samples)
	minimum = 0.0915582 (30 samples)
	maximum = 0.104721 (30 samples)
Injected packet size average = 1.9141 (30 samples)
Accepted packet size average = 1.9141 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 43 min, 20 sec (17000 sec)
gpgpu_simulation_rate = 39210 (inst/sec)
gpgpu_simulation_rate = 1416 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 31: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 31 
gpu_sim_cycle = 54937
gpu_sim_insn = 23220192
gpu_ipc =     422.6695
gpu_tot_sim_cycle = 24353918
gpu_tot_sim_insn = 689802421
gpu_tot_ipc =      28.3241
gpu_tot_issued_cta = 2031616
max_total_param_size = 0
gpu_stall_dramfull = 344430
gpu_stall_icnt2sh    = 206578
partiton_reqs_in_parallel = 1208534
partiton_reqs_in_parallel_total    = 374703906
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =      15.4354
partiton_reqs_in_parallel_util = 1208534
partiton_reqs_in_parallel_util_total    = 374703906
gpu_sim_cycle_parition_util = 54937
gpu_tot_sim_cycle_parition_util    = 17046929
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.9808
partiton_replys_in_parallel = 245710
partiton_replys_in_parallel_total    = 4385680
L2_BW  =     423.9288 GB/Sec
L2_BW_total  =      18.0251 GB/Sec
gpu_total_sim_rate=40074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25567348
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12124160
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0001
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12122368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25561049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12124160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25567348
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62356, 61810, 61506, 61050, 62108, 61039, 61719, 61069, 61200, 60321, 60844, 60120, 60888, 59735, 60191, 59353, 60091, 59096, 60063, 58567, 59506, 57796, 59162, 57838, 59057, 57988, 58686, 57823, 58832, 57429, 59137, 57069, 
gpgpu_n_tot_thrd_icount = 1507233664
gpgpu_n_tot_w_icount = 47101052
gpgpu_n_stall_shd_mem = 446150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313581
gpgpu_n_mem_write_global = 1317557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 47568427
gpgpu_n_store_insn = 19030599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 209172
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3341683	W0_Idle:512840200	W0_Scoreboard:400145641	W1:1846012	W2:155319	W3:10461	W4:492	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:45088759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25998592 {8:3249824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88483624 {40:199390,72:1118167,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193599872 {40:1271966,72:1972929,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10540456 {8:1317557,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 248772 
averagemflatency = 494 
max_icnt2mem_latency = 248518 
max_icnt2sh_latency = 24353917 
mrq_lat_table:723275 	43227 	61394 	114192 	228885 	310148 	388402 	201476 	106461 	18351 	1826 	123 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2614647 	1807489 	175352 	12972 	1317 	146 	2578 	3793 	8143 	4393 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	93 	3982609 	367926 	23422 	5302 	171741 	42242 	16602 	806 	118 	1150 	145 	2569 	4208 	7734 	4387 	336 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2319919 	948866 	44786 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280952 	
mf_lat_pw_table:314175 	0 	0 	0 	0 	0 	0 	3123 	688 	237 	54 	107 	84 	120 	152 	157 	75 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    554530    672092    518408    555934    575565    707797    653673    666688   1072718    828574    515834    734390    761161   1076315    723756    689232 
dram[1]:    451651    507609    553373    624414    607042   1143455    810782    709691    484398    650464    465235    793498    665291    709181    583120    668503 
dram[2]:    462810    483985    553791    483305    761728    661664    771497    762553    716709    758875   1056126    450222    709138    517958    498177    485147 
dram[3]:    716294    716777    610852    554372    723816    660400    619261    781757   1073267   1030052    494036    492439    683566    629055    517538    519483 
dram[4]:    507904    587851    553837    555627   1143113    606067    811164    709711    716794    716022    473670    750692    724160    606222    656015    722811 
dram[5]:    554671    618871    517965    555479    660517    475510    811162    763024    464850    415165    767768    628592    433280    507213    490376    753354 
dram[6]:    507022    484966    623706    864087    457273    623628    709755    460988    484161    656134    588458    653982    484527    698782    608119    757661 
dram[7]:    589192    588667    555615    452617    733767    608278    763586    709685    585130    666714    589241    555376    482830    760898    751276    722282 
dram[8]:    462740    715943    554025    588269    575741    650982    761973    654540    554507    835067    463016    416751    661870    659859   1072226    511849 
dram[9]:    623522    641504    734925    518281    816650    641067    581360    762240    447987    758272    791794    556006    665913    810514   1074549    511390 
dram[10]:    618678    827879    556388    493597    606356    707877    709641    608348    759688    859500    483806    507584    611467    722040    511214   1072908 
average row accesses per activate:
dram[0]:  3.965185  4.009898  3.742687  3.666570  3.738457  3.907756  3.919822  4.002919  3.675325  3.844348  3.605634  3.775831  3.836511  4.003973  3.644400  3.670897 
dram[1]:  3.845281  4.053883  3.661808  3.834401  3.740550  3.884421  3.982172  4.076872  3.662855  3.806916  3.661077  3.747740  3.867787  3.902572  3.549268  3.701709 
dram[2]:  3.832439  4.072791  3.666472  3.698380  3.779890  3.893968  3.896976  4.070553  3.637584  3.828130  3.616211  3.736211  3.807442  3.876269  3.607203  3.772013 
dram[3]:  4.094616  3.964626  3.626779  3.795565  3.874724  3.896552  3.937360  4.074518  3.750678  3.784070  3.707463  3.793535  3.741621  3.838882  3.559068  3.643750 
dram[4]:  3.893676  4.073627  3.604938  3.738531  3.705971  3.884519  3.965296  3.986447  3.616624  3.842998  3.729528  3.752487  3.801684  3.882650  3.609300  3.584426 
dram[5]:  3.865770  3.867304  3.617206  3.662194  3.692838  3.853043  3.858038  4.108579  3.787473  3.720951  3.657413  3.716772  3.782083  3.879541  3.555525  3.671280 
dram[6]:  3.848060  3.950724  3.594813  3.665497  3.821250  3.848962  4.021526  4.109323  3.605454  3.758401  3.635111  3.781089  3.791757  3.862168  3.648480  3.712707 
dram[7]:  3.821726  3.905996  3.583405  3.711960  3.846202  3.899937  3.952044  4.065297  3.607536  3.759532  3.634755  3.743567  3.843621  3.951337  3.573452  3.665906 
dram[8]:  3.821651  3.926561  3.542929  3.731148  3.808563  3.892834  3.948882  4.029345  3.639511  3.677191  3.587389  3.769160  3.798886  3.874960  3.615232  3.716478 
dram[9]:  3.860521  3.967445  3.565760  3.714837  3.766728  3.968285  3.999014  4.020242  3.709812  3.782330  3.695976  3.747133  3.788593  3.945455  3.583520  3.723957 
dram[10]:  3.879674  4.086306  3.629608  3.655372  3.884554  3.983516  3.920675  4.077228  3.598494  3.720130  3.728859  3.663740  3.826508  3.889769  3.593987  3.735528 
average row locality = 2197761/579838 = 3.790302
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7927      8012      7806      7849      7689      7645      7693      7708      7696      7668      7705      7673      7588      7450      7820      7853 
dram[1]:      7982      7931      7791      7799      7720      7652      7681      7694      7702      7684      7634      7624      7535      7496      7938      7901 
dram[2]:      7955      7944      7799      7810      7703      7669      7727      7669      7692      7662      7633      7660      7576      7539      7897      7871 
dram[3]:      7962      8001      7784      7775      7653      7678      7690      7654      7697      7713      7608      7623      7584      7536      7905      7926 
dram[4]:      7930      7977      7803      7757      7709      7713      7720      7691      7744      7697      7643      7635      7519      7572      7870      7947 
dram[5]:      8026      7992      7827      7806      7694      7656      7697      7648      7691      7625      7617      7639      7534      7506      7918      7892 
dram[6]:      7998      7928      7758      7793      7652      7621      7680      7654      7685      7666      7614      7649      7535      7446      7937      7892 
dram[7]:      7974      8022      7798      7802      7636      7696      7668      7669      7697      7709      7666      7588      7496      7556      7935      7943 
dram[8]:      8012      7946      7865      7789      7688      7682      7717      7706      7725      7702      7660      7563      7558      7543      7904      7960 
dram[9]:      7995      8011      7829      7775      7697      7661      7613      7693      7653      7634      7621      7634      7560      7503      7926      7903 
dram[10]:      7986      7934      7761      7836      7651      7719      7711      7709      7673      7725      7615      7667      7541      7571      7905      7859 
total reads: 1361790
bank skew: 8026/7446 = 1.08
chip skew: 124020/123508 = 1.00
number of total write accesses:
dram[0]:      4829      4952      4732      4753      4618      4598      4627      4633      4756      4780      4839      4825      4685      4642      4837      4874 
dram[1]:      4892      4859      4769      4774      4650      4615      4604      4663      4792      4757      4810      4811      4664      4641      4921      4881 
dram[2]:      4899      4869      4777      4746      4627      4597      4642      4620      4774      4722      4814      4804      4703      4679      4923      4852 
dram[3]:      4891      4888      4703      4720      4626      4639      4630      4594      4744      4782      4812      4816      4696      4687      4929      4900 
dram[4]:      4814      4859      4753      4711      4643      4632      4620      4663      4831      4762      4836      4812      4673      4736      4860      4896 
dram[5]:      4905      4948      4703      4748      4629      4562      4614      4612      4766      4736      4767      4749      4667      4668      4921      4840 
dram[6]:      4893      4900      4716      4743      4576      4611      4650      4600      4743      4748      4789      4787      4701      4631      4902      4876 
dram[7]:      4867      4942      4726      4737      4618      4659      4611      4596      4749      4814      4863      4777      4646      4705      4933      4906 
dram[8]:      4909      4886      4762      4729      4587      4596      4643      4652      4784      4760      4799      4732      4720      4667      4865      4873 
dram[9]:      4903      4907      4751      4744      4575      4601      4552      4621      4786      4738      4779      4784      4662      4649      4860      4859 
dram[10]:      4879      4897      4743      4786      4597      4606      4596      4645      4749      4823      4776      4852      4700      4709      4886      4853 
total reads: 835971
bank skew: 4952/4552 = 1.09
chip skew: 76149/75771 = 1.00
average mf latency per bank:
dram[0]:       1071      1114       976       996      1145      1142      1077      1146       993      1032      1051       973      1064       912       990       964
dram[1]:       1144      1114       969      1017      1157      1087      1128      1095       923       958      1163      1017      1092      1108      1012       974
dram[2]:       1148      1020       941      1037      1182      1221      1147      1082       971      1044      1009      1058      1121      1095      1003       987
dram[3]:       1135      1164       965       971      1081      1185      1051      1091       993       966      1057      1064      1097      1021       953      1009
dram[4]:       1027      1037       954       980      1176      1229      1084      1052       916       949      1052      1059      1007      1065       990       922
dram[5]:       1088      1084       895       992      1166      1136      1043      1153       940       927      1069      1003      1003      1030      1003       986
dram[6]:       1077      1060       954      1065      1279      1076      1152      1175       928       952      1026      1054      1013       984       921       995
dram[7]:       1294      1102       953      1042      1049      1129      1160      1132       933       924       977      1000       979      1060       907      1009
dram[8]:       1128      1041      1039      1001      1169      1165      1084      1158       987       913       988       997      1119      1076       894       996
dram[9]:        997      1138       956       904      1240      1164      1077      1070       949       888      1024      1042      1084      1069      1022       973
dram[10]:       1143       960       867       940      1122      1141      1091      1110       854       952      1056      1007      1032      1079       959       898
maximum mf latency per bank:
dram[0]:     215199    127660    127661    127659    247678    247651    247680    247633    248028    185309    247966    124017    185307    127111    125796    125814
dram[1]:     127158    172463    172465    182817    247658    247650    247618    247591    248084    206744    217050    125803    217050    247850    125791    125785
dram[2]:     127171    127210    127659    185309    247672    247652    247626    247677    182770    127662    125798    125802    127174    185308    206742    125798
dram[3]:     127633    127167    125810    123707    247681    247680    247587    247607    127609    248070    198820    125826    127175    247850    125789    185307
dram[4]:     185229    127173    248769    127636    247683    247711    247602    247612    185309    127638    125807    125820    127151    127166    125826    125805
dram[5]:     185308    127188    185310    127647    247698    247671    247600    247592    125821    185229    217050    125801    175964    127157    172466    125769
dram[6]:     172465    127220    248769    127658    247686    247674    247577    247600    125791    127663    125808    217045    127155    217055    125807    125790
dram[7]:     248769    127197    248772    127660    247652    247702    247625    247587    235212    248030    125838    125793    127122    127158    172462    125806
dram[8]:     248771    185304    127632    127707    247671    247695    247610    247660    127676    127631    125838    125817    172460    127151    206742    186448
dram[9]:     127192    185309    125839    127658    247678    247689    247650    247656    125797    125802    247889    125787    206738    247843    206747    125830
dram[10]:     127658    185309    127641    127677    247676    247632    247636    247628    198976    206744    198799    125791    206744    127116    125796    125822
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30908195 n_act=52463 n_pre=52447 n_req=199762 n_rd=495128 n_write=248721 bw_util=0.04685
n_activity=1975854 dram_eff=0.7529
bk0: 31708a 31266833i bk1: 32048a 31246190i bk2: 31224a 31273623i bk3: 31396a 31247689i bk4: 30756a 31275902i bk5: 30580a 31263052i bk6: 30772a 31283740i bk7: 30832a 31270807i bk8: 30784a 31278025i bk9: 30672a 31261516i bk10: 30820a 31265323i bk11: 30692a 31259535i bk12: 30352a 31280061i bk13: 29800a 31272065i bk14: 31280a 31255821i bk15: 31412a 31242151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.769557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30908081 n_act=52529 n_pre=52513 n_req=199867 n_rd=495056 n_write=248775 bw_util=0.04685
n_activity=1976519 dram_eff=0.7527
bk0: 31928a 31268602i bk1: 31724a 31253880i bk2: 31164a 31264112i bk3: 31196a 31260357i bk4: 30880a 31270183i bk5: 30608a 31258672i bk6: 30724a 31284941i bk7: 30776a 31265508i bk8: 30808a 31272906i bk9: 30736a 31264228i bk10: 30536a 31265309i bk11: 30496a 31262998i bk12: 30140a 31286794i bk13: 29984a 31276473i bk14: 31752a 31250313i bk15: 31604a 31243253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30907676 n_act=52674 n_pre=52658 n_req=199854 n_rd=495224 n_write=248722 bw_util=0.04685
n_activity=1980661 dram_eff=0.7512
bk0: 31820a 31252577i bk1: 31776a 31256857i bk2: 31196a 31267654i bk3: 31240a 31254206i bk4: 30812a 31273344i bk5: 30676a 31256928i bk6: 30908a 31279796i bk7: 30676a 31274368i bk8: 30768a 31267171i bk9: 30648a 31267392i bk10: 30532a 31267698i bk11: 30640a 31261789i bk12: 30304a 31286956i bk13: 30156a 31271118i bk14: 31588a 31254217i bk15: 31484a 31242585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.772062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30908296 n_act=52430 n_pre=52414 n_req=199846 n_rd=495156 n_write=248658 bw_util=0.04684
n_activity=1978761 dram_eff=0.7518
bk0: 31848a 31266809i bk1: 32004a 31251337i bk2: 31136a 31272866i bk3: 31100a 31258313i bk4: 30612a 31273041i bk5: 30712a 31254604i bk6: 30760a 31282881i bk7: 30616a 31277029i bk8: 30788a 31283991i bk9: 30852a 31267043i bk10: 30432a 31270786i bk11: 30492a 31259358i bk12: 30336a 31282873i bk13: 30144a 31270779i bk14: 31620a 31248834i bk15: 31704a 31239936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.794876
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30906845 n_act=52833 n_pre=52817 n_req=200028 n_rd=495708 n_write=248751 bw_util=0.04688
n_activity=1978258 dram_eff=0.7526
bk0: 31720a 31267944i bk1: 31908a 31260534i bk2: 31212a 31269591i bk3: 31028a 31259447i bk4: 30836a 31270513i bk5: 30852a 31254650i bk6: 30880a 31281504i bk7: 30764a 31266228i bk8: 30976a 31269858i bk9: 30788a 31268988i bk10: 30572a 31265150i bk11: 30540a 31258087i bk12: 30076a 31282476i bk13: 30288a 31262915i bk14: 31480a 31256076i bk15: 31788a 31238993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.763827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30907363 n_act=53039 n_pre=53023 n_req=199603 n_rd=495072 n_write=248457 bw_util=0.04683
n_activity=1983486 dram_eff=0.7497
bk0: 32104a 31263937i bk1: 31968a 31246369i bk2: 31308a 31270536i bk3: 31224a 31257898i bk4: 30776a 31275646i bk5: 30624a 31265562i bk6: 30788a 31289718i bk7: 30592a 31276379i bk8: 30764a 31280333i bk9: 30500a 31268870i bk10: 30468a 31277240i bk11: 30556a 31267100i bk12: 30136a 31287352i bk13: 30024a 31277789i bk14: 31672a 31251743i bk15: 31568a 31248652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.740619
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30909329 n_act=52676 n_pre=52660 n_req=199374 n_rd=494032 n_write=248257 bw_util=0.04675
n_activity=1978717 dram_eff=0.7503
bk0: 31992a 31258776i bk1: 31712a 31253837i bk2: 31032a 31271788i bk3: 31172a 31253886i bk4: 30608a 31278927i bk5: 30484a 31261217i bk6: 30720a 31289536i bk7: 30616a 31278092i bk8: 30740a 31276732i bk9: 30664a 31266744i bk10: 30456a 31271470i bk11: 30596a 31265931i bk12: 30140a 31286128i bk13: 29784a 31274066i bk14: 31748a 31252532i bk15: 31568a 31240736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.75107
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30906569 n_act=52929 n_pre=52913 n_req=200004 n_rd=495420 n_write=249123 bw_util=0.04689
n_activity=1985728 dram_eff=0.7499
bk0: 31896a 31264657i bk1: 32088a 31250164i bk2: 31192a 31268918i bk3: 31208a 31257719i bk4: 30544a 31277088i bk5: 30784a 31261770i bk6: 30672a 31285435i bk7: 30676a 31274811i bk8: 30788a 31273370i bk9: 30836a 31264508i bk10: 30664a 31265266i bk11: 30352a 31261940i bk12: 29984a 31286406i bk13: 30224a 31276767i bk14: 31740a 31252398i bk15: 31772a 31242300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.767803
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30906000 n_act=53071 n_pre=53055 n_req=199984 n_rd=496080 n_write=248748 bw_util=0.04691
n_activity=1984846 dram_eff=0.7505
bk0: 32048a 31257602i bk1: 31784a 31254719i bk2: 31460a 31266049i bk3: 31156a 31257710i bk4: 30752a 31281079i bk5: 30728a 31268620i bk6: 30868a 31281738i bk7: 30824a 31266550i bk8: 30900a 31271178i bk9: 30808a 31265209i bk10: 30640a 31264741i bk11: 30252a 31265409i bk12: 30232a 31286479i bk13: 30172a 31274238i bk14: 31616a 31260087i bk15: 31840a 31245449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.748616
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30909070 n_act=52542 n_pre=52526 n_req=199479 n_rd=494832 n_write=247984 bw_util=0.04678
n_activity=1980927 dram_eff=0.75
bk0: 31980a 31260927i bk1: 32044a 31250022i bk2: 31316a 31266875i bk3: 31100a 31257852i bk4: 30788a 31281507i bk5: 30644a 31264420i bk6: 30452a 31295824i bk7: 30772a 31276727i bk8: 30612a 31277997i bk9: 30536a 31278266i bk10: 30484a 31272612i bk11: 30536a 31262995i bk12: 30240a 31286080i bk13: 30012a 31282388i bk14: 31704a 31257031i bk15: 31612a 31250710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.737354
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31756954 n_nop=30907459 n_act=52653 n_pre=52637 n_req=199960 n_rd=495452 n_write=248753 bw_util=0.04687
n_activity=1978745 dram_eff=0.7522
bk0: 31944a 31263042i bk1: 31736a 31252627i bk2: 31044a 31268345i bk3: 31344a 31246069i bk4: 30604a 31281588i bk5: 30876a 31263030i bk6: 30844a 31281894i bk7: 30836a 31271428i bk8: 30692a 31277938i bk9: 30900a 31259865i bk10: 30460a 31269326i bk11: 30668a 31248992i bk12: 30164a 31279516i bk13: 30284a 31267497i bk14: 31620a 31252873i bk15: 31436a 31244300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.764426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210681, Miss = 61924, Miss_rate = 0.294, Pending_hits = 90702, Reservation_fails = 162
L2_cache_bank[1]: Access = 210635, Miss = 61858, Miss_rate = 0.294, Pending_hits = 90781, Reservation_fails = 236
L2_cache_bank[2]: Access = 210588, Miss = 61983, Miss_rate = 0.294, Pending_hits = 90556, Reservation_fails = 210
L2_cache_bank[3]: Access = 210325, Miss = 61781, Miss_rate = 0.294, Pending_hits = 90604, Reservation_fails = 220
L2_cache_bank[4]: Access = 210626, Miss = 61982, Miss_rate = 0.294, Pending_hits = 90588, Reservation_fails = 186
L2_cache_bank[5]: Access = 210387, Miss = 61824, Miss_rate = 0.294, Pending_hits = 90557, Reservation_fails = 202
L2_cache_bank[6]: Access = 210540, Miss = 61883, Miss_rate = 0.294, Pending_hits = 90686, Reservation_fails = 213
L2_cache_bank[7]: Access = 210545, Miss = 61906, Miss_rate = 0.294, Pending_hits = 90714, Reservation_fails = 180
L2_cache_bank[8]: Access = 210563, Miss = 61938, Miss_rate = 0.294, Pending_hits = 90625, Reservation_fails = 232
L2_cache_bank[9]: Access = 210739, Miss = 61989, Miss_rate = 0.294, Pending_hits = 90661, Reservation_fails = 151
L2_cache_bank[10]: Access = 210611, Miss = 62004, Miss_rate = 0.294, Pending_hits = 90616, Reservation_fails = 188
L2_cache_bank[11]: Access = 210046, Miss = 61764, Miss_rate = 0.294, Pending_hits = 90546, Reservation_fails = 196
L2_cache_bank[12]: Access = 210391, Miss = 61859, Miss_rate = 0.294, Pending_hits = 90651, Reservation_fails = 209
L2_cache_bank[13]: Access = 209951, Miss = 61649, Miss_rate = 0.294, Pending_hits = 90521, Reservation_fails = 218
L2_cache_bank[14]: Access = 210529, Miss = 61870, Miss_rate = 0.294, Pending_hits = 90491, Reservation_fails = 239
L2_cache_bank[15]: Access = 210685, Miss = 61985, Miss_rate = 0.294, Pending_hits = 90686, Reservation_fails = 193
L2_cache_bank[16]: Access = 210979, Miss = 62129, Miss_rate = 0.294, Pending_hits = 90832, Reservation_fails = 171
L2_cache_bank[17]: Access = 210553, Miss = 61891, Miss_rate = 0.294, Pending_hits = 90618, Reservation_fails = 147
L2_cache_bank[18]: Access = 210526, Miss = 61894, Miss_rate = 0.294, Pending_hits = 90636, Reservation_fails = 167
L2_cache_bank[19]: Access = 210258, Miss = 61814, Miss_rate = 0.294, Pending_hits = 90683, Reservation_fails = 172
L2_cache_bank[20]: Access = 210362, Miss = 61843, Miss_rate = 0.294, Pending_hits = 90710, Reservation_fails = 179
L2_cache_bank[21]: Access = 210870, Miss = 62020, Miss_rate = 0.294, Pending_hits = 90785, Reservation_fails = 162
L2_total_cache_accesses = 4631390
L2_total_cache_misses = 1361790
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1994249
L2_total_cache_reservation_fails = 4233
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1847615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1261794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1071158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4227
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3313581
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=9933639
icnt_total_pkts_simt_to_mem=7130871
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71852
	minimum = 6
	maximum = 106
Network latency average = 9.23026
	minimum = 6
	maximum = 93
Slowest packet = 8933022
Flit latency average = 8.47813
	minimum = 6
	maximum = 91
Slowest flit = 16801164
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0894524
	minimum = 0.0791095 (at node 22)
	maximum = 0.102618 (at node 49)
Accepted packet rate average = 0.0894524
	minimum = 0.0791095 (at node 22)
	maximum = 0.102618 (at node 49)
Injected flit rate average = 0.170488
	minimum = 0.13816 (at node 22)
	maximum = 0.211071 (at node 49)
Accepted flit rate average= 0.170488
	minimum = 0.163061 (at node 22)
	maximum = 0.179571 (at node 49)
Injected packet length average = 1.9059
Accepted packet length average = 1.9059
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3138 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.4194 (31 samples)
Network latency average = 9.62457 (31 samples)
	minimum = 6 (31 samples)
	maximum = 76.4516 (31 samples)
Flit latency average = 9.31755 (31 samples)
	minimum = 6 (31 samples)
	maximum = 75.5806 (31 samples)
Fragmentation average = 0.0169528 (31 samples)
	minimum = 0 (31 samples)
	maximum = 19.871 (31 samples)
Injected packet rate average = 0.0528069 (31 samples)
	minimum = 0.0469008 (31 samples)
	maximum = 0.0601773 (31 samples)
Accepted packet rate average = 0.0528069 (31 samples)
	minimum = 0.0469008 (31 samples)
	maximum = 0.0601773 (31 samples)
Injected flit rate average = 0.101054 (31 samples)
	minimum = 0.0739948 (31 samples)
	maximum = 0.135254 (31 samples)
Accepted flit rate average = 0.101054 (31 samples)
	minimum = 0.0938647 (31 samples)
	maximum = 0.107135 (31 samples)
Injected packet size average = 1.91365 (31 samples)
Accepted packet size average = 1.91365 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 46 min, 53 sec (17213 sec)
gpgpu_simulation_rate = 40074 (inst/sec)
gpgpu_simulation_rate = 1414 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 124609 Tlb_hit: 116019 Tlb_miss: 8590 Tlb_hit_rate: 0.931064
Shader1: Tlb_access: 124743 Tlb_hit: 116074 Tlb_miss: 8669 Tlb_hit_rate: 0.930505
Shader2: Tlb_access: 125075 Tlb_hit: 116571 Tlb_miss: 8504 Tlb_hit_rate: 0.932009
Shader3: Tlb_access: 125365 Tlb_hit: 116668 Tlb_miss: 8697 Tlb_hit_rate: 0.930627
Shader4: Tlb_access: 125205 Tlb_hit: 116529 Tlb_miss: 8676 Tlb_hit_rate: 0.930706
Shader5: Tlb_access: 124714 Tlb_hit: 116180 Tlb_miss: 8534 Tlb_hit_rate: 0.931571
Shader6: Tlb_access: 124463 Tlb_hit: 115975 Tlb_miss: 8488 Tlb_hit_rate: 0.931803
Shader7: Tlb_access: 124859 Tlb_hit: 116259 Tlb_miss: 8600 Tlb_hit_rate: 0.931122
Shader8: Tlb_access: 124748 Tlb_hit: 116124 Tlb_miss: 8624 Tlb_hit_rate: 0.930869
Shader9: Tlb_access: 125144 Tlb_hit: 116538 Tlb_miss: 8606 Tlb_hit_rate: 0.931231
Shader10: Tlb_access: 124708 Tlb_hit: 116135 Tlb_miss: 8573 Tlb_hit_rate: 0.931255
Shader11: Tlb_access: 124436 Tlb_hit: 115935 Tlb_miss: 8501 Tlb_hit_rate: 0.931684
Shader12: Tlb_access: 125134 Tlb_hit: 116492 Tlb_miss: 8642 Tlb_hit_rate: 0.930938
Shader13: Tlb_access: 124757 Tlb_hit: 116157 Tlb_miss: 8600 Tlb_hit_rate: 0.931066
Shader14: Tlb_access: 125247 Tlb_hit: 116553 Tlb_miss: 8694 Tlb_hit_rate: 0.930585
Shader15: Tlb_access: 125055 Tlb_hit: 116396 Tlb_miss: 8659 Tlb_hit_rate: 0.930758
Shader16: Tlb_access: 125028 Tlb_hit: 116410 Tlb_miss: 8618 Tlb_hit_rate: 0.931071
Shader17: Tlb_access: 125040 Tlb_hit: 116366 Tlb_miss: 8674 Tlb_hit_rate: 0.930630
Shader18: Tlb_access: 124810 Tlb_hit: 116349 Tlb_miss: 8461 Tlb_hit_rate: 0.932209
Shader19: Tlb_access: 124621 Tlb_hit: 116084 Tlb_miss: 8537 Tlb_hit_rate: 0.931496
Shader20: Tlb_access: 125281 Tlb_hit: 116574 Tlb_miss: 8707 Tlb_hit_rate: 0.930500
Shader21: Tlb_access: 125223 Tlb_hit: 116491 Tlb_miss: 8732 Tlb_hit_rate: 0.930268
Shader22: Tlb_access: 125053 Tlb_hit: 116449 Tlb_miss: 8604 Tlb_hit_rate: 0.931197
Shader23: Tlb_access: 125291 Tlb_hit: 116687 Tlb_miss: 8604 Tlb_hit_rate: 0.931328
Shader24: Tlb_access: 125248 Tlb_hit: 116591 Tlb_miss: 8657 Tlb_hit_rate: 0.930881
Shader25: Tlb_access: 125078 Tlb_hit: 116413 Tlb_miss: 8665 Tlb_hit_rate: 0.930723
Shader26: Tlb_access: 124897 Tlb_hit: 116312 Tlb_miss: 8585 Tlb_hit_rate: 0.931263
Shader27: Tlb_access: 124975 Tlb_hit: 116353 Tlb_miss: 8622 Tlb_hit_rate: 0.931010
Tlb_tot_access: 3498807 Tlb_tot_hit: 3257684, Tlb_tot_miss: 241123, Tlb_tot_hit_rate: 0.931084
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4581 Tlb_invalidate: 3478 Tlb_evict: 0 Tlb_page_evict: 3478
Shader1: Tlb_validate: 4671 Tlb_invalidate: 3520 Tlb_evict: 0 Tlb_page_evict: 3520
Shader2: Tlb_validate: 4653 Tlb_invalidate: 3518 Tlb_evict: 0 Tlb_page_evict: 3518
Shader3: Tlb_validate: 4705 Tlb_invalidate: 3567 Tlb_evict: 0 Tlb_page_evict: 3567
Shader4: Tlb_validate: 4750 Tlb_invalidate: 3594 Tlb_evict: 0 Tlb_page_evict: 3594
Shader5: Tlb_validate: 4603 Tlb_invalidate: 3500 Tlb_evict: 0 Tlb_page_evict: 3500
Shader6: Tlb_validate: 4546 Tlb_invalidate: 3455 Tlb_evict: 0 Tlb_page_evict: 3455
Shader7: Tlb_validate: 4671 Tlb_invalidate: 3497 Tlb_evict: 0 Tlb_page_evict: 3497
Shader8: Tlb_validate: 4643 Tlb_invalidate: 3518 Tlb_evict: 0 Tlb_page_evict: 3518
Shader9: Tlb_validate: 4699 Tlb_invalidate: 3547 Tlb_evict: 0 Tlb_page_evict: 3547
Shader10: Tlb_validate: 4615 Tlb_invalidate: 3504 Tlb_evict: 0 Tlb_page_evict: 3504
Shader11: Tlb_validate: 4603 Tlb_invalidate: 3477 Tlb_evict: 0 Tlb_page_evict: 3477
Shader12: Tlb_validate: 4697 Tlb_invalidate: 3552 Tlb_evict: 0 Tlb_page_evict: 3552
Shader13: Tlb_validate: 4653 Tlb_invalidate: 3484 Tlb_evict: 0 Tlb_page_evict: 3484
Shader14: Tlb_validate: 4726 Tlb_invalidate: 3561 Tlb_evict: 0 Tlb_page_evict: 3561
Shader15: Tlb_validate: 4660 Tlb_invalidate: 3504 Tlb_evict: 0 Tlb_page_evict: 3504
Shader16: Tlb_validate: 4681 Tlb_invalidate: 3534 Tlb_evict: 0 Tlb_page_evict: 3534
Shader17: Tlb_validate: 4662 Tlb_invalidate: 3544 Tlb_evict: 0 Tlb_page_evict: 3544
Shader18: Tlb_validate: 4630 Tlb_invalidate: 3514 Tlb_evict: 0 Tlb_page_evict: 3514
Shader19: Tlb_validate: 4551 Tlb_invalidate: 3449 Tlb_evict: 0 Tlb_page_evict: 3449
Shader20: Tlb_validate: 4710 Tlb_invalidate: 3563 Tlb_evict: 0 Tlb_page_evict: 3563
Shader21: Tlb_validate: 4729 Tlb_invalidate: 3574 Tlb_evict: 0 Tlb_page_evict: 3574
Shader22: Tlb_validate: 4693 Tlb_invalidate: 3566 Tlb_evict: 0 Tlb_page_evict: 3566
Shader23: Tlb_validate: 4745 Tlb_invalidate: 3598 Tlb_evict: 0 Tlb_page_evict: 3598
Shader24: Tlb_validate: 4733 Tlb_invalidate: 3575 Tlb_evict: 0 Tlb_page_evict: 3575
Shader25: Tlb_validate: 4689 Tlb_invalidate: 3536 Tlb_evict: 0 Tlb_page_evict: 3536
Shader26: Tlb_validate: 4671 Tlb_invalidate: 3526 Tlb_evict: 0 Tlb_page_evict: 3526
Shader27: Tlb_validate: 4665 Tlb_invalidate: 3523 Tlb_evict: 0 Tlb_page_evict: 3523
Tlb_tot_valiate: 130635 Tlb_invalidate: 98778, Tlb_tot_evict: 0, Tlb_tot_evict page: 98778
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787507 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787527 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787849 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788056 Trashed: 2 | Page: 788082 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788194 Trashed: 2 | Page: 788230 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788403 Trashed: 2 | Page: 788406 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788694 Trashed: 2 | Page: 788720 Trashed: 2 | Page: 788732 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788795 Trashed: 2 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788883 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788921 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788954 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788995 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789035 Trashed: 1 | Page: 789056 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789162 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789195 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789200 Trashed: 1 | Page: 789206 Trashed: 1 | Page: 789212 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789242 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789268 Trashed: 1 | Page: 789292 Trashed: 1 | Page: 789298 Trashed: 2 | Page: 789314 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789351 Trashed: 1 | Page: 789356 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789555 Trashed: 1 | Page: 789574 Trashed: 1 | Page: 789575 Trashed: 1 | Page: 789618 Trashed: 1 | Page: 789660 Trashed: 1 | Page: 789680 Trashed: 1 | Page: 789800 Trashed: 1 | Page: 789832 Trashed: 1 | Page: 789851 Trashed: 1 | Page: 789852 Trashed: 1 | Page: 789860 Trashed: 1 | Page: 789880 Trashed: 1 | Page: 789897 Trashed: 1 | Page: 789983 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790042 Trashed: 1 | Page: 790047 Trashed: 1 | Page: 790050 Trashed: 1 | Page: 790054 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790104 Trashed: 2 | Page: 790130 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790176 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790239 Trashed: 1 | Page: 790242 Trashed: 2 | Page: 790278 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790369 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790441 Trashed: 1 | Page: 790451 Trashed: 2 | Page: 790454 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790464 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790609 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790640 Trashed: 1 | Page: 790643 Trashed: 1 | Page: 790651 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790742 Trashed: 2 | Page: 790768 Trashed: 2 | Page: 790780 Trashed: 1 | Page: 790836 Trashed: 1 | Page: 790843 Trashed: 2 | Page: 790881 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790888 Trashed: 1 | Page: 790905 Trashed: 1 | Page: 790906 Trashed: 1 | Page: 790931 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790969 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791002 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791043 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791083 Trashed: 1 | Page: 791104 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791210 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791243 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791248 Trashed: 1 | Page: 791254 Trashed: 1 | Page: 791260 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791290 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791316 Trashed: 1 | Page: 791340 Trashed: 1 | Page: 791346 Trashed: 2 | Page: 791362 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791399 Trashed: 1 | Page: 791404 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791531 Trashed: 1 | Total 266
Shader1: Page: 787540 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787733 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787940 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788236 Trashed: 2 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 2 | Page: 788287 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788297 Trashed: 2 | Page: 788310 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788526 Trashed: 2 | Page: 788546 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788678 Trashed: 2 | Page: 788713 Trashed: 1 | Page: 788751 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788777 Trashed: 1 | Page: 788806 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788867 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788889 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788921 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788974 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789004 Trashed: 1 | Page: 789033 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789096 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789125 Trashed: 1 | Page: 789129 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789189 Trashed: 2 | Page: 789230 Trashed: 1 | Page: 789233 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789255 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789261 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789295 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789373 Trashed: 2 | Page: 789394 Trashed: 1 | Page: 789415 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789464 Trashed: 1 | Page: 789466 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 789498 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789588 Trashed: 1 | Page: 789619 Trashed: 1 | Page: 789654 Trashed: 1 | Page: 789773 Trashed: 1 | Page: 789781 Trashed: 1 | Page: 789787 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789872 Trashed: 1 | Page: 789907 Trashed: 1 | Page: 789959 Trashed: 1 | Page: 789986 Trashed: 1 | Page: 789988 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790050 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790068 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790163 Trashed: 1 | Page: 790166 Trashed: 1 | Page: 790177 Trashed: 1 | Page: 790180 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790266 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790284 Trashed: 2 | Page: 790301 Trashed: 1 | Page: 790302 Trashed: 2 | Page: 790335 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790345 Trashed: 2 | Page: 790358 Trashed: 1 | Page: 790369 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790392 Trashed: 1 | Page: 790420 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790446 Trashed: 1 | Page: 790482 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790484 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790527 Trashed: 1 | Page: 790571 Trashed: 1 | Page: 790574 Trashed: 2 | Page: 790594 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790648 Trashed: 1 | Page: 790669 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790680 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790726 Trashed: 2 | Page: 790761 Trashed: 1 | Page: 790799 Trashed: 1 | Page: 790807 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790825 Trashed: 1 | Page: 790854 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790903 Trashed: 1 | Page: 790915 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790937 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790969 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791022 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791052 Trashed: 1 | Page: 791081 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791144 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791173 Trashed: 1 | Page: 791177 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791237 Trashed: 2 | Page: 791278 Trashed: 1 | Page: 791281 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791303 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791309 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791343 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791421 Trashed: 2 | Page: 791442 Trashed: 1 | Page: 791463 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791512 Trashed: 1 | Page: 791514 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791545 Trashed: 1 | Page: 791546 Trashed: 1 | Page: 791549 Trashed: 1 | Page: 791551 Trashed: 1 | Total 242
Shader2: Page: 787461 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788296 Trashed: 2 | Page: 788297 Trashed: 1 | Page: 788304 Trashed: 2 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788518 Trashed: 2 | Page: 788519 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788822 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788915 Trashed: 2 | Page: 788931 Trashed: 1 | Page: 788934 Trashed: 1 | Page: 788962 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789004 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789029 Trashed: 1 | Page: 789054 Trashed: 1 | Page: 789084 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789125 Trashed: 1 | Page: 789173 Trashed: 1 | Page: 789176 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789221 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789256 Trashed: 2 | Page: 789264 Trashed: 1 | Page: 789278 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789301 Trashed: 1 | Page: 789316 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789378 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789403 Trashed: 2 | Page: 789421 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789509 Trashed: 1 | Page: 789592 Trashed: 1 | Page: 789648 Trashed: 1 | Page: 789744 Trashed: 1 | Page: 789756 Trashed: 1 | Page: 789773 Trashed: 1 | Page: 789790 Trashed: 1 | Page: 789800 Trashed: 1 | Page: 789816 Trashed: 1 | Page: 789835 Trashed: 1 | Page: 789855 Trashed: 1 | Page: 789920 Trashed: 1 | Page: 789947 Trashed: 1 | Page: 789951 Trashed: 1 | Page: 790002 Trashed: 1 | Page: 790024 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790120 Trashed: 1 | Page: 790122 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790142 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790234 Trashed: 1 | Page: 790248 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790252 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790339 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790344 Trashed: 2 | Page: 790345 Trashed: 1 | Page: 790352 Trashed: 2 | Page: 790356 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790430 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790476 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790508 Trashed: 1 | Page: 790526 Trashed: 1 | Page: 790533 Trashed: 1 | Page: 790535 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790566 Trashed: 2 | Page: 790567 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790602 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790654 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790680 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790709 Trashed: 1 | Page: 790733 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790802 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790870 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790918 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790949 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790963 Trashed: 2 | Page: 790979 Trashed: 1 | Page: 790982 Trashed: 1 | Page: 791010 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791052 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791077 Trashed: 1 | Page: 791102 Trashed: 1 | Page: 791132 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791173 Trashed: 1 | Page: 791221 Trashed: 1 | Page: 791224 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791269 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791304 Trashed: 2 | Page: 791312 Trashed: 1 | Page: 791326 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791349 Trashed: 1 | Page: 791364 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791426 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791451 Trashed: 2 | Page: 791469 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791541 Trashed: 1 | Total 268
Shader3: Page: 787468 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787581 Trashed: 2 | Page: 787603 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787861 Trashed: 1 | Page: 787914 Trashed: 1 | Page: 787956 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788052 Trashed: 2 | Page: 788056 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788140 Trashed: 2 | Page: 788143 Trashed: 2 | Page: 788156 Trashed: 2 | Page: 788159 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 2 | Page: 788313 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788340 Trashed: 2 | Page: 788358 Trashed: 2 | Page: 788395 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788737 Trashed: 2 | Page: 788761 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788811 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788850 Trashed: 2 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788928 Trashed: 1 | Page: 788939 Trashed: 1 | Page: 788941 Trashed: 2 | Page: 788947 Trashed: 1 | Page: 788966 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 788986 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789021 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789034 Trashed: 1 | Page: 789051 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789093 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789121 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789248 Trashed: 1 | Page: 789253 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789406 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789455 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789486 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789516 Trashed: 1 | Page: 789604 Trashed: 1 | Page: 789629 Trashed: 2 | Page: 789651 Trashed: 1 | Page: 789656 Trashed: 1 | Page: 789773 Trashed: 1 | Page: 789804 Trashed: 1 | Page: 789842 Trashed: 1 | Page: 789870 Trashed: 1 | Page: 789894 Trashed: 1 | Page: 789909 Trashed: 1 | Page: 789962 Trashed: 1 | Page: 790004 Trashed: 1 | Page: 790017 Trashed: 1 | Page: 790042 Trashed: 1 | Page: 790045 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790085 Trashed: 1 | Page: 790100 Trashed: 2 | Page: 790104 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790188 Trashed: 2 | Page: 790191 Trashed: 2 | Page: 790204 Trashed: 2 | Page: 790207 Trashed: 1 | Page: 790213 Trashed: 1 | Page: 790229 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790358 Trashed: 2 | Page: 790361 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790388 Trashed: 2 | Page: 790406 Trashed: 2 | Page: 790443 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790485 Trashed: 1 | Page: 790494 Trashed: 1 | Page: 790503 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790559 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790658 Trashed: 1 | Page: 790698 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790730 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790781 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790785 Trashed: 2 | Page: 790809 Trashed: 1 | Page: 790840 Trashed: 1 | Page: 790859 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790898 Trashed: 2 | Page: 790908 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790949 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 790987 Trashed: 1 | Page: 790989 Trashed: 1 | Page: 791025 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791034 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791069 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791099 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791114 Trashed: 2 | Page: 791117 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791141 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791169 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791296 Trashed: 1 | Page: 791301 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791454 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791503 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791534 Trashed: 1 | Page: 791538 Trashed: 1 | Total 287
Shader4: Page: 787462 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787817 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787883 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787987 Trashed: 2 | Page: 788001 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788335 Trashed: 2 | Page: 788339 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788356 Trashed: 2 | Page: 788368 Trashed: 2 | Page: 788381 Trashed: 1 | Page: 788394 Trashed: 2 | Page: 788432 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788450 Trashed: 2 | Page: 788467 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788499 Trashed: 2 | Page: 788501 Trashed: 1 | Page: 788516 Trashed: 2 | Page: 788519 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788561 Trashed: 2 | Page: 788565 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788752 Trashed: 2 | Page: 788758 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788769 Trashed: 1 | Page: 788771 Trashed: 2 | Page: 788794 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788806 Trashed: 2 | Page: 788816 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788823 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788918 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788959 Trashed: 2 | Page: 788992 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789045 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789128 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789148 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789192 Trashed: 2 | Page: 789196 Trashed: 1 | Page: 789202 Trashed: 1 | Page: 789210 Trashed: 1 | Page: 789259 Trashed: 1 | Page: 789280 Trashed: 2 | Page: 789281 Trashed: 1 | Page: 789293 Trashed: 2 | Page: 789298 Trashed: 1 | Page: 789335 Trashed: 2 | Page: 789336 Trashed: 1 | Page: 789348 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789383 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789389 Trashed: 1 | Page: 789400 Trashed: 1 | Page: 789409 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789462 Trashed: 1 | Page: 789468 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789510 Trashed: 1 | Page: 789622 Trashed: 1 | Page: 789645 Trashed: 1 | Page: 789679 Trashed: 1 | Page: 789783 Trashed: 1 | Page: 789794 Trashed: 1 | Page: 789825 Trashed: 1 | Page: 789865 Trashed: 1 | Page: 789876 Trashed: 1 | Page: 789931 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790035 Trashed: 2 | Page: 790049 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790086 Trashed: 1 | Page: 790091 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790162 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790225 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790233 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790311 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790383 Trashed: 2 | Page: 790387 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790392 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790404 Trashed: 2 | Page: 790416 Trashed: 2 | Page: 790429 Trashed: 1 | Page: 790442 Trashed: 2 | Page: 790480 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790498 Trashed: 2 | Page: 790515 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790547 Trashed: 2 | Page: 790549 Trashed: 1 | Page: 790564 Trashed: 2 | Page: 790567 Trashed: 1 | Page: 790574 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790609 Trashed: 2 | Page: 790613 Trashed: 1 | Page: 790619 Trashed: 1 | Page: 790627 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790674 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790701 Trashed: 1 | Page: 790756 Trashed: 1 | Page: 790763 Trashed: 1 | Page: 790781 Trashed: 1 | Page: 790800 Trashed: 2 | Page: 790806 Trashed: 1 | Page: 790808 Trashed: 1 | Page: 790817 Trashed: 1 | Page: 790819 Trashed: 2 | Page: 790842 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790854 Trashed: 2 | Page: 790864 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790871 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790966 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 791007 Trashed: 2 | Page: 791064 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791093 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791162 Trashed: 2 | Page: 791176 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791196 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791240 Trashed: 2 | Page: 791244 Trashed: 1 | Page: 791250 Trashed: 1 | Page: 791258 Trashed: 1 | Page: 791307 Trashed: 1 | Page: 791328 Trashed: 2 | Page: 791329 Trashed: 1 | Page: 791341 Trashed: 2 | Page: 791346 Trashed: 1 | Page: 791383 Trashed: 2 | Page: 791384 Trashed: 1 | Page: 791396 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791431 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791437 Trashed: 1 | Page: 791448 Trashed: 1 | Page: 791457 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791510 Trashed: 1 | Page: 791516 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791540 Trashed: 1 | Page: 791541 Trashed: 1 | Total 300
Shader5: Page: 787485 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788024 Trashed: 2 | Page: 788025 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788129 Trashed: 2 | Page: 788163 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788237 Trashed: 2 | Page: 788248 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788639 Trashed: 2 | Page: 788653 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788657 Trashed: 2 | Page: 788679 Trashed: 1 | Page: 788686 Trashed: 2 | Page: 788701 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788714 Trashed: 2 | Page: 788716 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788777 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788811 Trashed: 1 | Page: 788826 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788883 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788918 Trashed: 1 | Page: 788920 Trashed: 2 | Page: 788924 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788938 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 789002 Trashed: 2 | Page: 789010 Trashed: 1 | Page: 789015 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789072 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789125 Trashed: 1 | Page: 789146 Trashed: 2 | Page: 789158 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789261 Trashed: 1 | Page: 789277 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789427 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789440 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 789487 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 789495 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789601 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789779 Trashed: 1 | Page: 789788 Trashed: 1 | Page: 789803 Trashed: 1 | Page: 789886 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790072 Trashed: 2 | Page: 790073 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790092 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790119 Trashed: 1 | Page: 790177 Trashed: 2 | Page: 790211 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790285 Trashed: 2 | Page: 790296 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790411 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790477 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790512 Trashed: 1 | Page: 790525 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790604 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790655 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790687 Trashed: 2 | Page: 790701 Trashed: 1 | Page: 790702 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790705 Trashed: 2 | Page: 790727 Trashed: 1 | Page: 790734 Trashed: 2 | Page: 790749 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790762 Trashed: 2 | Page: 790764 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790815 Trashed: 1 | Page: 790825 Trashed: 1 | Page: 790840 Trashed: 1 | Page: 790848 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790859 Trashed: 1 | Page: 790874 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790923 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790931 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790966 Trashed: 1 | Page: 790968 Trashed: 2 | Page: 790972 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 790986 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791058 Trashed: 1 | Page: 791063 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791120 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791173 Trashed: 1 | Page: 791194 Trashed: 2 | Page: 791206 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791309 Trashed: 1 | Page: 791325 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791475 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791488 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791535 Trashed: 1 | Page: 791542 Trashed: 1 | Page: 791543 Trashed: 1 | Page: 791551 Trashed: 1 | Total 250
Shader6: Page: 787459 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787891 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788075 Trashed: 2 | Page: 788134 Trashed: 1 | Page: 788169 Trashed: 2 | Page: 788173 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788240 Trashed: 2 | Page: 788274 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788572 Trashed: 2 | Page: 788573 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788625 Trashed: 2 | Page: 788689 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788778 Trashed: 2 | Page: 788783 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788802 Trashed: 1 | Page: 788818 Trashed: 1 | Page: 788819 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788940 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788974 Trashed: 1 | Page: 788981 Trashed: 2 | Page: 788986 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 788994 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789034 Trashed: 1 | Page: 789041 Trashed: 1 | Page: 789064 Trashed: 1 | Page: 789084 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789139 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789160 Trashed: 1 | Page: 789202 Trashed: 1 | Page: 789222 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789253 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789264 Trashed: 2 | Page: 789269 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789356 Trashed: 2 | Page: 789367 Trashed: 1 | Page: 789373 Trashed: 2 | Page: 789427 Trashed: 1 | Page: 789429 Trashed: 2 | Page: 789437 Trashed: 1 | Page: 789448 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789484 Trashed: 1 | Page: 789486 Trashed: 1 | Page: 789502 Trashed: 1 | Page: 789507 Trashed: 1 | Page: 789535 Trashed: 1 | Page: 789632 Trashed: 1 | Page: 789666 Trashed: 1 | Page: 789671 Trashed: 1 | Page: 789869 Trashed: 1 | Page: 789899 Trashed: 1 | Page: 789939 Trashed: 1 | Page: 789946 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790053 Trashed: 1 | Page: 790056 Trashed: 1 | Page: 790068 Trashed: 1 | Page: 790073 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790082 Trashed: 1 | Page: 790105 Trashed: 1 | Page: 790123 Trashed: 2 | Page: 790182 Trashed: 1 | Page: 790217 Trashed: 2 | Page: 790221 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790288 Trashed: 2 | Page: 790322 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790488 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790620 Trashed: 2 | Page: 790621 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790657 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790673 Trashed: 2 | Page: 790737 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790765 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790772 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790826 Trashed: 2 | Page: 790831 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790847 Trashed: 1 | Page: 790850 Trashed: 1 | Page: 790866 Trashed: 1 | Page: 790867 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790923 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790988 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791029 Trashed: 2 | Page: 791036 Trashed: 1 | Page: 791042 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791089 Trashed: 1 | Page: 791112 Trashed: 1 | Page: 791132 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791187 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791208 Trashed: 1 | Page: 791250 Trashed: 1 | Page: 791270 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791301 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791312 Trashed: 2 | Page: 791317 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791404 Trashed: 2 | Page: 791415 Trashed: 1 | Page: 791421 Trashed: 2 | Page: 791475 Trashed: 1 | Page: 791477 Trashed: 2 | Page: 791485 Trashed: 1 | Page: 791496 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791532 Trashed: 1 | Page: 791534 Trashed: 1 | Page: 791550 Trashed: 1 | Total 249
Shader7: Page: 787567 Trashed: 1 | Page: 787680 Trashed: 2 | Page: 787703 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787738 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 787994 Trashed: 2 | Page: 788000 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788391 Trashed: 2 | Page: 788393 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788613 Trashed: 2 | Page: 788624 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788784 Trashed: 2 | Page: 788786 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788880 Trashed: 2 | Page: 788931 Trashed: 1 | Page: 788939 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788953 Trashed: 1 | Page: 788954 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788968 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788972 Trashed: 2 | Page: 788977 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789007 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789098 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789111 Trashed: 2 | Page: 789126 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789174 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789217 Trashed: 2 | Page: 789276 Trashed: 1 | Page: 789290 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789362 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789392 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789615 Trashed: 1 | Page: 789728 Trashed: 2 | Page: 789751 Trashed: 1 | Page: 789767 Trashed: 1 | Page: 789786 Trashed: 1 | Page: 789842 Trashed: 1 | Page: 789912 Trashed: 1 | Page: 789914 Trashed: 1 | Page: 789924 Trashed: 1 | Page: 789982 Trashed: 1 | Page: 789986 Trashed: 1 | Page: 790017 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790040 Trashed: 1 | Page: 790042 Trashed: 2 | Page: 790048 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790154 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790222 Trashed: 1 | Page: 790241 Trashed: 1 | Page: 790249 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790370 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790439 Trashed: 2 | Page: 790441 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790554 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790597 Trashed: 1 | Page: 790626 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790653 Trashed: 1 | Page: 790661 Trashed: 2 | Page: 790672 Trashed: 1 | Page: 790686 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790776 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790804 Trashed: 1 | Page: 790814 Trashed: 1 | Page: 790832 Trashed: 2 | Page: 790834 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790928 Trashed: 2 | Page: 790979 Trashed: 1 | Page: 790987 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791001 Trashed: 1 | Page: 791002 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791016 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791020 Trashed: 2 | Page: 791025 Trashed: 1 | Page: 791055 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791146 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791159 Trashed: 3 | Page: 791174 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791222 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791265 Trashed: 2 | Page: 791324 Trashed: 1 | Page: 791338 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791410 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791440 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791538 Trashed: 1 | Total 245
Shader8: Page: 787491 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787928 Trashed: 2 | Page: 787935 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788228 Trashed: 2 | Page: 788269 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788400 Trashed: 2 | Page: 788402 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788502 Trashed: 2 | Page: 788512 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788521 Trashed: 2 | Page: 788527 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788600 Trashed: 2 | Page: 788623 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788668 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788780 Trashed: 1 | Page: 788790 Trashed: 2 | Page: 788809 Trashed: 1 | Page: 788837 Trashed: 2 | Page: 788850 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788928 Trashed: 2 | Page: 788937 Trashed: 2 | Page: 788951 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789045 Trashed: 1 | Page: 789050 Trashed: 2 | Page: 789059 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789155 Trashed: 1 | Page: 789176 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789311 Trashed: 1 | Page: 789313 Trashed: 2 | Page: 789316 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789557 Trashed: 1 | Page: 789596 Trashed: 1 | Page: 789696 Trashed: 1 | Page: 789767 Trashed: 1 | Page: 789856 Trashed: 1 | Page: 789950 Trashed: 1 | Page: 789958 Trashed: 1 | Page: 789976 Trashed: 2 | Page: 789983 Trashed: 1 | Page: 789990 Trashed: 1 | Page: 789999 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790160 Trashed: 1 | Page: 790203 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790267 Trashed: 1 | Page: 790276 Trashed: 2 | Page: 790317 Trashed: 1 | Page: 790321 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790371 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790432 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790448 Trashed: 2 | Page: 790450 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790525 Trashed: 1 | Page: 790547 Trashed: 1 | Page: 790550 Trashed: 2 | Page: 790560 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790569 Trashed: 2 | Page: 790575 Trashed: 1 | Page: 790578 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790626 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790648 Trashed: 2 | Page: 790671 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790716 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790807 Trashed: 1 | Page: 790815 Trashed: 1 | Page: 790828 Trashed: 1 | Page: 790838 Trashed: 2 | Page: 790857 Trashed: 1 | Page: 790885 Trashed: 2 | Page: 790898 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791093 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791203 Trashed: 1 | Page: 791224 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791359 Trashed: 1 | Page: 791361 Trashed: 2 | Page: 791364 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791542 Trashed: 1 | Total 256
Shader9: Page: 787485 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787539 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787591 Trashed: 2 | Page: 787622 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788017 Trashed: 2 | Page: 788065 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788383 Trashed: 2 | Page: 788391 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788586 Trashed: 2 | Page: 788635 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788826 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788924 Trashed: 1 | Page: 788938 Trashed: 2 | Page: 788942 Trashed: 1 | Page: 788964 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788991 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789053 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789087 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789220 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789244 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789288 Trashed: 1 | Page: 789290 Trashed: 1 | Page: 789338 Trashed: 1 | Page: 789386 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789535 Trashed: 1 | Page: 789587 Trashed: 1 | Page: 789603 Trashed: 1 | Page: 789616 Trashed: 1 | Page: 789639 Trashed: 2 | Page: 789670 Trashed: 1 | Page: 789683 Trashed: 1 | Page: 789691 Trashed: 1 | Page: 789697 Trashed: 1 | Page: 789704 Trashed: 1 | Page: 789710 Trashed: 1 | Page: 789713 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789903 Trashed: 1 | Page: 789915 Trashed: 1 | Page: 789983 Trashed: 1 | Page: 790019 Trashed: 1 | Page: 790025 Trashed: 1 | Page: 790027 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790054 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790065 Trashed: 2 | Page: 790113 Trashed: 1 | Page: 790119 Trashed: 1 | Page: 790146 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790183 Trashed: 1 | Page: 790197 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790244 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790274 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790312 Trashed: 1 | Page: 790314 Trashed: 1 | Page: 790321 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790431 Trashed: 2 | Page: 790439 Trashed: 1 | Page: 790468 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790557 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790610 Trashed: 1 | Page: 790622 Trashed: 1 | Page: 790634 Trashed: 2 | Page: 790683 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790723 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790767 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790776 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790874 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 790972 Trashed: 1 | Page: 790986 Trashed: 2 | Page: 790990 Trashed: 1 | Page: 791012 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791039 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791101 Trashed: 1 | Page: 791113 Trashed: 2 | Page: 791135 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791185 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791268 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791292 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791336 Trashed: 1 | Page: 791338 Trashed: 1 | Page: 791386 Trashed: 1 | Page: 791434 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791533 Trashed: 1 | Total 241
Shader10: Page: 787575 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787886 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 788000 Trashed: 2 | Page: 788045 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788661 Trashed: 2 | Page: 788674 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788741 Trashed: 1 | Page: 788769 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 2 | Page: 788925 Trashed: 2 | Page: 788927 Trashed: 1 | Page: 788948 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 788997 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789012 Trashed: 2 | Page: 789021 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 789035 Trashed: 1 | Page: 789051 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789070 Trashed: 1 | Page: 789079 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789124 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789199 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789243 Trashed: 1 | Page: 789245 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789264 Trashed: 2 | Page: 789267 Trashed: 1 | Page: 789279 Trashed: 2 | Page: 789289 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789383 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789468 Trashed: 1 | Page: 789469 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789623 Trashed: 1 | Page: 789648 Trashed: 1 | Page: 789663 Trashed: 1 | Page: 789817 Trashed: 1 | Page: 789934 Trashed: 1 | Page: 789938 Trashed: 1 | Page: 789992 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790046 Trashed: 1 | Page: 790048 Trashed: 2 | Page: 790093 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790121 Trashed: 1 | Page: 790131 Trashed: 1 | Page: 790163 Trashed: 1 | Page: 790166 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790186 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790394 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790430 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790485 Trashed: 1 | Page: 790545 Trashed: 1 | Page: 790549 Trashed: 1 | Page: 790552 Trashed: 1 | Page: 790559 Trashed: 1 | Page: 790571 Trashed: 1 | Page: 790575 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790595 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790709 Trashed: 2 | Page: 790722 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790757 Trashed: 1 | Page: 790789 Trashed: 1 | Page: 790817 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790945 Trashed: 1 | Page: 790946 Trashed: 2 | Page: 790973 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790996 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791045 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791069 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791083 Trashed: 1 | Page: 791099 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791118 Trashed: 1 | Page: 791127 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791172 Trashed: 1 | Page: 791185 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791247 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791291 Trashed: 1 | Page: 791293 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791312 Trashed: 2 | Page: 791315 Trashed: 1 | Page: 791327 Trashed: 2 | Page: 791337 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791431 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791516 Trashed: 1 | Page: 791517 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791542 Trashed: 1 | Page: 791551 Trashed: 1 | Total 240
Shader11: Page: 787543 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787989 Trashed: 2 | Page: 788015 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788057 Trashed: 2 | Page: 788060 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788168 Trashed: 2 | Page: 788218 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788502 Trashed: 2 | Page: 788503 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788734 Trashed: 2 | Page: 788742 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788849 Trashed: 2 | Page: 788869 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788894 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788948 Trashed: 1 | Page: 788963 Trashed: 1 | Page: 788971 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789010 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789039 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789139 Trashed: 1 | Page: 789141 Trashed: 2 | Page: 789194 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789255 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789261 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789301 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789326 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789369 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789495 Trashed: 1 | Page: 789591 Trashed: 1 | Page: 789608 Trashed: 1 | Page: 789679 Trashed: 1 | Page: 789691 Trashed: 1 | Page: 789719 Trashed: 1 | Page: 789833 Trashed: 1 | Page: 789955 Trashed: 1 | Page: 789990 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790013 Trashed: 1 | Page: 790037 Trashed: 2 | Page: 790063 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790103 Trashed: 1 | Page: 790105 Trashed: 2 | Page: 790108 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790140 Trashed: 1 | Page: 790143 Trashed: 1 | Page: 790161 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790216 Trashed: 2 | Page: 790266 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790386 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790408 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790419 Trashed: 1 | Page: 790441 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790550 Trashed: 2 | Page: 790551 Trashed: 1 | Page: 790578 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790595 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790660 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790695 Trashed: 1 | Page: 790702 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790782 Trashed: 2 | Page: 790790 Trashed: 1 | Page: 790802 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790897 Trashed: 2 | Page: 790917 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790942 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790996 Trashed: 1 | Page: 791011 Trashed: 1 | Page: 791019 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791058 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791087 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791167 Trashed: 1 | Page: 791187 Trashed: 1 | Page: 791189 Trashed: 2 | Page: 791242 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791303 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791309 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791349 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791374 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791417 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791543 Trashed: 1 | Total 221
Shader12: Page: 787494 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788059 Trashed: 2 | Page: 788075 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788190 Trashed: 2 | Page: 788197 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788515 Trashed: 2 | Page: 788518 Trashed: 2 | Page: 788529 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788611 Trashed: 2 | Page: 788637 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 788986 Trashed: 2 | Page: 788993 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789063 Trashed: 1 | Page: 789077 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789096 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789133 Trashed: 2 | Page: 789148 Trashed: 1 | Page: 789163 Trashed: 1 | Page: 789175 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789331 Trashed: 1 | Page: 789333 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789381 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789454 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789472 Trashed: 2 | Page: 789542 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789589 Trashed: 1 | Page: 789613 Trashed: 1 | Page: 789616 Trashed: 1 | Page: 789706 Trashed: 1 | Page: 789717 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789737 Trashed: 1 | Page: 789879 Trashed: 1 | Page: 789929 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790053 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790107 Trashed: 2 | Page: 790123 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790212 Trashed: 1 | Page: 790238 Trashed: 2 | Page: 790245 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790397 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790405 Trashed: 1 | Page: 790411 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790488 Trashed: 1 | Page: 790526 Trashed: 1 | Page: 790528 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790563 Trashed: 2 | Page: 790566 Trashed: 2 | Page: 790577 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790600 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790626 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790659 Trashed: 2 | Page: 790685 Trashed: 1 | Page: 790705 Trashed: 1 | Page: 790707 Trashed: 1 | Page: 790738 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790768 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790809 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790835 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790918 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790949 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790978 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791034 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791111 Trashed: 1 | Page: 791125 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791141 Trashed: 1 | Page: 791144 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791181 Trashed: 2 | Page: 791196 Trashed: 1 | Page: 791211 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791379 Trashed: 1 | Page: 791381 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791429 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791502 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791520 Trashed: 2 | Total 258
Shader13: Page: 787459 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788076 Trashed: 2 | Page: 788078 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788224 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788324 Trashed: 2 | Page: 788353 Trashed: 2 | Page: 788379 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788503 Trashed: 2 | Page: 788506 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788741 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788829 Trashed: 1 | Page: 788866 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788939 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788979 Trashed: 1 | Page: 788987 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789175 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789197 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789360 Trashed: 2 | Page: 789372 Trashed: 1 | Page: 789373 Trashed: 2 | Page: 789385 Trashed: 1 | Page: 789392 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789438 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789507 Trashed: 1 | Page: 789516 Trashed: 1 | Page: 789562 Trashed: 1 | Page: 789632 Trashed: 1 | Page: 789691 Trashed: 1 | Page: 789748 Trashed: 1 | Page: 789749 Trashed: 1 | Page: 789793 Trashed: 1 | Page: 789797 Trashed: 1 | Page: 789870 Trashed: 1 | Page: 789929 Trashed: 1 | Page: 789935 Trashed: 1 | Page: 789940 Trashed: 1 | Page: 789984 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790084 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790106 Trashed: 1 | Page: 790108 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790124 Trashed: 2 | Page: 790126 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790262 Trashed: 1 | Page: 790265 Trashed: 1 | Page: 790270 Trashed: 1 | Page: 790272 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790353 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790372 Trashed: 2 | Page: 790401 Trashed: 2 | Page: 790427 Trashed: 1 | Page: 790431 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790534 Trashed: 1 | Page: 790551 Trashed: 2 | Page: 790554 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790625 Trashed: 1 | Page: 790628 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790789 Trashed: 1 | Page: 790861 Trashed: 1 | Page: 790877 Trashed: 1 | Page: 790914 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790950 Trashed: 1 | Page: 790967 Trashed: 1 | Page: 790987 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791027 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791142 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791245 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791408 Trashed: 2 | Page: 791420 Trashed: 1 | Page: 791421 Trashed: 2 | Page: 791433 Trashed: 1 | Page: 791440 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791486 Trashed: 1 | Page: 791529 Trashed: 1 | Total 224
Shader14: Page: 787460 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787616 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787678 Trashed: 1 | Page: 787727 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787880 Trashed: 1 | Page: 787889 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787974 Trashed: 2 | Page: 787986 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788240 Trashed: 2 | Page: 788247 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788664 Trashed: 2 | Page: 788710 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788750 Trashed: 2 | Page: 788786 Trashed: 1 | Page: 788809 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 2 | Page: 788877 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788887 Trashed: 2 | Page: 788896 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788923 Trashed: 1 | Page: 788977 Trashed: 3 | Page: 788979 Trashed: 1 | Page: 789005 Trashed: 2 | Page: 789006 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789098 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789113 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789177 Trashed: 2 | Page: 789179 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789312 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789323 Trashed: 1 | Page: 789331 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789376 Trashed: 2 | Page: 789403 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789508 Trashed: 1 | Page: 789623 Trashed: 1 | Page: 789664 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789695 Trashed: 1 | Page: 789704 Trashed: 1 | Page: 789711 Trashed: 1 | Page: 789726 Trashed: 1 | Page: 789775 Trashed: 1 | Page: 789832 Trashed: 1 | Page: 789893 Trashed: 1 | Page: 789928 Trashed: 1 | Page: 789937 Trashed: 1 | Page: 789961 Trashed: 1 | Page: 789967 Trashed: 1 | Page: 789973 Trashed: 1 | Page: 789979 Trashed: 1 | Page: 789981 Trashed: 1 | Page: 790003 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790022 Trashed: 2 | Page: 790034 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790056 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790124 Trashed: 1 | Page: 790128 Trashed: 1 | Page: 790146 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790288 Trashed: 2 | Page: 790295 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790300 Trashed: 1 | Page: 790303 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790440 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790585 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790640 Trashed: 1 | Page: 790646 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790683 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790712 Trashed: 2 | Page: 790758 Trashed: 1 | Page: 790781 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790798 Trashed: 2 | Page: 790834 Trashed: 1 | Page: 790857 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790894 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790910 Trashed: 2 | Page: 790925 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790935 Trashed: 2 | Page: 790944 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790971 Trashed: 1 | Page: 791025 Trashed: 3 | Page: 791027 Trashed: 1 | Page: 791053 Trashed: 2 | Page: 791054 Trashed: 1 | Page: 791062 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791146 Trashed: 1 | Page: 791149 Trashed: 2 | Page: 791155 Trashed: 1 | Page: 791161 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791225 Trashed: 2 | Page: 791227 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791360 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791371 Trashed: 1 | Page: 791379 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791424 Trashed: 2 | Page: 791451 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791549 Trashed: 1 | Total 271
Shader15: Page: 787499 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787927 Trashed: 1 | Page: 787960 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788277 Trashed: 2 | Page: 788295 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788614 Trashed: 2 | Page: 788629 Trashed: 2 | Page: 788633 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788665 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788741 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788792 Trashed: 2 | Page: 788796 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788826 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788874 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788935 Trashed: 2 | Page: 788946 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789017 Trashed: 2 | Page: 789045 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789120 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789179 Trashed: 1 | Page: 789192 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789303 Trashed: 2 | Page: 789328 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789362 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789378 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789417 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789561 Trashed: 1 | Page: 789605 Trashed: 1 | Page: 789676 Trashed: 1 | Page: 789684 Trashed: 1 | Page: 789707 Trashed: 1 | Page: 789722 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789833 Trashed: 1 | Page: 789879 Trashed: 1 | Page: 789950 Trashed: 1 | Page: 789975 Trashed: 1 | Page: 790008 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790189 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790205 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790313 Trashed: 1 | Page: 790325 Trashed: 2 | Page: 790343 Trashed: 1 | Page: 790369 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790405 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790420 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790540 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790591 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790620 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790662 Trashed: 2 | Page: 790677 Trashed: 2 | Page: 790681 Trashed: 1 | Page: 790692 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790713 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790724 Trashed: 1 | Page: 790733 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790767 Trashed: 1 | Page: 790789 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790808 Trashed: 1 | Page: 790809 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790840 Trashed: 2 | Page: 790844 Trashed: 1 | Page: 790861 Trashed: 1 | Page: 790874 Trashed: 1 | Page: 790891 Trashed: 1 | Page: 790922 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790952 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790983 Trashed: 2 | Page: 790994 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791065 Trashed: 2 | Page: 791093 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791168 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791227 Trashed: 1 | Page: 791240 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791351 Trashed: 2 | Page: 791376 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791410 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791426 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791465 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791536 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791539 Trashed: 1 | Total 264
Shader16: Page: 787457 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788039 Trashed: 2 | Page: 788041 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 2 | Page: 788292 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788381 Trashed: 2 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788418 Trashed: 2 | Page: 788428 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788559 Trashed: 3 | Page: 788572 Trashed: 2 | Page: 788575 Trashed: 1 | Page: 788637 Trashed: 2 | Page: 788645 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788797 Trashed: 3 | Page: 788798 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788942 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788960 Trashed: 2 | Page: 788968 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789030 Trashed: 1 | Page: 789039 Trashed: 2 | Page: 789049 Trashed: 1 | Page: 789056 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789080 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789173 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789199 Trashed: 1 | Page: 789224 Trashed: 1 | Page: 789233 Trashed: 1 | Page: 789236 Trashed: 2 | Page: 789248 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789329 Trashed: 2 | Page: 789359 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789450 Trashed: 1 | Page: 789455 Trashed: 1 | Page: 789459 Trashed: 3 | Page: 789472 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789505 Trashed: 1 | Page: 789506 Trashed: 1 | Page: 789519 Trashed: 1 | Page: 789558 Trashed: 1 | Page: 789573 Trashed: 1 | Page: 789630 Trashed: 1 | Page: 789646 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789713 Trashed: 1 | Page: 789733 Trashed: 1 | Page: 789735 Trashed: 1 | Page: 789881 Trashed: 1 | Page: 789910 Trashed: 1 | Page: 789924 Trashed: 1 | Page: 789978 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790070 Trashed: 1 | Page: 790087 Trashed: 2 | Page: 790089 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790146 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790242 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790260 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790314 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790330 Trashed: 1 | Page: 790331 Trashed: 2 | Page: 790340 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790429 Trashed: 2 | Page: 790437 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790463 Trashed: 1 | Page: 790466 Trashed: 2 | Page: 790476 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790499 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790607 Trashed: 3 | Page: 790620 Trashed: 2 | Page: 790623 Trashed: 1 | Page: 790685 Trashed: 2 | Page: 790693 Trashed: 1 | Page: 790725 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790832 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790845 Trashed: 3 | Page: 790846 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 790990 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 791008 Trashed: 2 | Page: 791016 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791078 Trashed: 1 | Page: 791087 Trashed: 2 | Page: 791097 Trashed: 1 | Page: 791104 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791128 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791221 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791247 Trashed: 1 | Page: 791272 Trashed: 1 | Page: 791281 Trashed: 1 | Page: 791284 Trashed: 2 | Page: 791296 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791377 Trashed: 2 | Page: 791407 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791503 Trashed: 1 | Page: 791507 Trashed: 3 | Page: 791520 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791533 Trashed: 1 | Total 270
Shader17: Page: 787489 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787610 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787902 Trashed: 2 | Page: 787938 Trashed: 1 | Page: 787970 Trashed: 2 | Page: 788017 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 2 | Page: 788304 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788535 Trashed: 3 | Page: 788545 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788656 Trashed: 2 | Page: 788673 Trashed: 2 | Page: 788687 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788781 Trashed: 1 | Page: 788817 Trashed: 2 | Page: 788835 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788972 Trashed: 2 | Page: 788978 Trashed: 1 | Page: 788991 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789042 Trashed: 1 | Page: 789060 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789129 Trashed: 1 | Page: 789191 Trashed: 2 | Page: 789201 Trashed: 2 | Page: 789206 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789221 Trashed: 1 | Page: 789224 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789278 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789300 Trashed: 2 | Page: 789310 Trashed: 1 | Page: 789317 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789374 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789416 Trashed: 2 | Page: 789431 Trashed: 1 | Page: 789446 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789466 Trashed: 1 | Page: 789474 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789537 Trashed: 1 | Page: 789616 Trashed: 1 | Page: 789658 Trashed: 1 | Page: 789685 Trashed: 1 | Page: 789776 Trashed: 1 | Page: 789847 Trashed: 1 | Page: 789853 Trashed: 1 | Page: 789905 Trashed: 1 | Page: 789950 Trashed: 2 | Page: 789986 Trashed: 1 | Page: 790018 Trashed: 2 | Page: 790065 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790100 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790112 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790154 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790236 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790311 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790330 Trashed: 2 | Page: 790352 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790362 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790415 Trashed: 1 | Page: 790420 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790461 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790547 Trashed: 1 | Page: 790559 Trashed: 1 | Page: 790583 Trashed: 3 | Page: 790593 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790660 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790688 Trashed: 1 | Page: 790697 Trashed: 1 | Page: 790704 Trashed: 2 | Page: 790721 Trashed: 2 | Page: 790735 Trashed: 1 | Page: 790739 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790802 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790829 Trashed: 1 | Page: 790865 Trashed: 2 | Page: 790883 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791020 Trashed: 1 | Page: 791039 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791090 Trashed: 1 | Page: 791108 Trashed: 2 | Page: 791119 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791177 Trashed: 1 | Page: 791239 Trashed: 2 | Page: 791249 Trashed: 2 | Page: 791254 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791269 Trashed: 1 | Page: 791272 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791326 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791348 Trashed: 2 | Page: 791358 Trashed: 1 | Page: 791365 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791422 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791464 Trashed: 2 | Page: 791479 Trashed: 1 | Page: 791494 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791514 Trashed: 1 | Page: 791522 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791529 Trashed: 1 | Total 280
Shader18: Page: 787461 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788007 Trashed: 2 | Page: 788020 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788090 Trashed: 2 | Page: 788102 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788720 Trashed: 2 | Page: 788746 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788780 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788878 Trashed: 2 | Page: 788882 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788912 Trashed: 2 | Page: 788923 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788940 Trashed: 1 | Page: 788954 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788968 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789041 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789104 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789117 Trashed: 1 | Page: 789119 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789211 Trashed: 1 | Page: 789217 Trashed: 1 | Page: 789218 Trashed: 2 | Page: 789225 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789327 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789413 Trashed: 2 | Page: 789418 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789509 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789563 Trashed: 1 | Page: 789591 Trashed: 1 | Page: 789757 Trashed: 1 | Page: 789766 Trashed: 1 | Page: 789809 Trashed: 1 | Page: 789831 Trashed: 1 | Page: 789833 Trashed: 1 | Page: 789864 Trashed: 1 | Page: 789867 Trashed: 1 | Page: 789977 Trashed: 1 | Page: 789996 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790055 Trashed: 2 | Page: 790068 Trashed: 1 | Page: 790088 Trashed: 1 | Page: 790091 Trashed: 1 | Page: 790101 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790129 Trashed: 1 | Page: 790132 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790138 Trashed: 2 | Page: 790150 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790176 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790201 Trashed: 1 | Page: 790235 Trashed: 1 | Page: 790255 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790305 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790408 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790468 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790507 Trashed: 1 | Page: 790512 Trashed: 1 | Page: 790540 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790684 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790708 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790768 Trashed: 2 | Page: 790794 Trashed: 1 | Page: 790803 Trashed: 1 | Page: 790828 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790900 Trashed: 1 | Page: 790904 Trashed: 1 | Page: 790926 Trashed: 2 | Page: 790930 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790960 Trashed: 2 | Page: 790988 Trashed: 1 | Page: 791002 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791016 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791036 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791089 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791152 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791165 Trashed: 1 | Page: 791167 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791259 Trashed: 1 | Page: 791265 Trashed: 1 | Page: 791266 Trashed: 2 | Page: 791273 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791461 Trashed: 2 | Page: 791466 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791501 Trashed: 1 | Total 256
Shader19: Page: 787460 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787932 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788353 Trashed: 2 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788597 Trashed: 2 | Page: 788627 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788808 Trashed: 2 | Page: 788820 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788942 Trashed: 1 | Page: 788944 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788963 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789046 Trashed: 1 | Page: 789070 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789212 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789289 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789333 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789356 Trashed: 1 | Page: 789382 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789434 Trashed: 2 | Page: 789458 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789508 Trashed: 1 | Page: 789545 Trashed: 1 | Page: 789711 Trashed: 1 | Page: 789736 Trashed: 1 | Page: 789821 Trashed: 1 | Page: 789843 Trashed: 1 | Page: 789848 Trashed: 1 | Page: 789854 Trashed: 1 | Page: 789862 Trashed: 1 | Page: 789867 Trashed: 1 | Page: 789892 Trashed: 1 | Page: 789960 Trashed: 1 | Page: 789980 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790046 Trashed: 1 | Page: 790054 Trashed: 1 | Page: 790080 Trashed: 1 | Page: 790101 Trashed: 1 | Page: 790128 Trashed: 1 | Page: 790135 Trashed: 1 | Page: 790178 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790223 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790401 Trashed: 2 | Page: 790403 Trashed: 1 | Page: 790404 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790453 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790586 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790636 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790645 Trashed: 2 | Page: 790675 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790771 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790856 Trashed: 2 | Page: 790868 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790886 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790899 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790948 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790990 Trashed: 1 | Page: 790992 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791011 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791094 Trashed: 1 | Page: 791118 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791260 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791337 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791381 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791404 Trashed: 1 | Page: 791430 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791482 Trashed: 2 | Page: 791506 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791533 Trashed: 1 | Total 239
Shader20: Page: 787468 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787533 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787900 Trashed: 1 | Page: 787906 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787930 Trashed: 3 | Page: 787983 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788039 Trashed: 2 | Page: 788041 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788093 Trashed: 2 | Page: 788124 Trashed: 2 | Page: 788126 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788178 Trashed: 2 | Page: 788264 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788747 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788811 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788927 Trashed: 2 | Page: 788929 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789019 Trashed: 2 | Page: 789031 Trashed: 1 | Page: 789044 Trashed: 1 | Page: 789057 Trashed: 2 | Page: 789062 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789141 Trashed: 2 | Page: 789179 Trashed: 1 | Page: 789208 Trashed: 1 | Page: 789211 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789231 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789311 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789378 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789422 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789467 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789516 Trashed: 1 | Page: 789527 Trashed: 1 | Page: 789581 Trashed: 1 | Page: 789592 Trashed: 1 | Page: 789603 Trashed: 1 | Page: 789747 Trashed: 1 | Page: 789805 Trashed: 1 | Page: 789902 Trashed: 1 | Page: 789943 Trashed: 1 | Page: 789948 Trashed: 1 | Page: 789954 Trashed: 1 | Page: 789969 Trashed: 1 | Page: 789978 Trashed: 3 | Page: 790031 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790045 Trashed: 1 | Page: 790087 Trashed: 2 | Page: 790089 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790141 Trashed: 2 | Page: 790172 Trashed: 2 | Page: 790174 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790222 Trashed: 1 | Page: 790226 Trashed: 2 | Page: 790312 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790384 Trashed: 1 | Page: 790386 Trashed: 1 | Page: 790411 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790482 Trashed: 1 | Page: 790484 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790546 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790637 Trashed: 1 | Page: 790669 Trashed: 1 | Page: 790674 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790683 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790734 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790795 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790803 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790859 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790975 Trashed: 2 | Page: 790978 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791105 Trashed: 2 | Page: 791110 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791129 Trashed: 2 | Page: 791135 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791156 Trashed: 1 | Page: 791189 Trashed: 2 | Page: 791227 Trashed: 1 | Page: 791256 Trashed: 1 | Page: 791259 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791359 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791426 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791470 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791515 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791536 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791551 Trashed: 1 | Total 255
Shader21: Page: 787558 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787905 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 787953 Trashed: 2 | Page: 787957 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788091 Trashed: 2 | Page: 788095 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788340 Trashed: 2 | Page: 788398 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788520 Trashed: 2 | Page: 788521 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788745 Trashed: 2 | Page: 788749 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788765 Trashed: 2 | Page: 788782 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788881 Trashed: 1 | Page: 788888 Trashed: 2 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788926 Trashed: 2 | Page: 788944 Trashed: 1 | Page: 788947 Trashed: 1 | Page: 788976 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 789005 Trashed: 1 | Page: 789015 Trashed: 1 | Page: 789024 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789055 Trashed: 2 | Page: 789061 Trashed: 1 | Page: 789062 Trashed: 2 | Page: 789094 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789151 Trashed: 2 | Page: 789163 Trashed: 2 | Page: 789177 Trashed: 1 | Page: 789183 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789227 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789309 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789347 Trashed: 1 | Page: 789350 Trashed: 1 | Page: 789363 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789415 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789606 Trashed: 1 | Page: 789649 Trashed: 1 | Page: 789702 Trashed: 1 | Page: 789712 Trashed: 1 | Page: 789735 Trashed: 1 | Page: 789780 Trashed: 1 | Page: 789844 Trashed: 1 | Page: 789886 Trashed: 1 | Page: 789953 Trashed: 1 | Page: 789974 Trashed: 1 | Page: 789981 Trashed: 1 | Page: 789987 Trashed: 1 | Page: 790001 Trashed: 2 | Page: 790005 Trashed: 1 | Page: 790007 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790139 Trashed: 2 | Page: 790143 Trashed: 1 | Page: 790152 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790161 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790255 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790263 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790314 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790341 Trashed: 1 | Page: 790350 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790384 Trashed: 1 | Page: 790388 Trashed: 2 | Page: 790446 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790473 Trashed: 1 | Page: 790476 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790546 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790568 Trashed: 2 | Page: 790569 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790621 Trashed: 1 | Page: 790628 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790642 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790663 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790725 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790793 Trashed: 2 | Page: 790797 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790806 Trashed: 1 | Page: 790813 Trashed: 2 | Page: 790830 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790849 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790900 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790929 Trashed: 1 | Page: 790936 Trashed: 2 | Page: 790946 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790992 Trashed: 1 | Page: 791024 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791053 Trashed: 1 | Page: 791063 Trashed: 1 | Page: 791072 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791103 Trashed: 2 | Page: 791109 Trashed: 1 | Page: 791110 Trashed: 2 | Page: 791142 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791199 Trashed: 2 | Page: 791211 Trashed: 2 | Page: 791225 Trashed: 1 | Page: 791231 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791275 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791357 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791395 Trashed: 1 | Page: 791398 Trashed: 1 | Page: 791411 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791463 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791541 Trashed: 1 | Total 284
Shader22: Page: 787532 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787633 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787980 Trashed: 2 | Page: 787981 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788136 Trashed: 2 | Page: 788155 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788225 Trashed: 2 | Page: 788233 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788575 Trashed: 2 | Page: 788579 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788660 Trashed: 2 | Page: 788674 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788772 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788882 Trashed: 2 | Page: 788887 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788962 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788976 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789052 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789073 Trashed: 2 | Page: 789076 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789131 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789200 Trashed: 1 | Page: 789204 Trashed: 1 | Page: 789208 Trashed: 1 | Page: 789217 Trashed: 1 | Page: 789220 Trashed: 1 | Page: 789222 Trashed: 1 | Page: 789282 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789305 Trashed: 2 | Page: 789364 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789387 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 789580 Trashed: 1 | Page: 789582 Trashed: 1 | Page: 789588 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789629 Trashed: 1 | Page: 789665 Trashed: 1 | Page: 789681 Trashed: 1 | Page: 789715 Trashed: 1 | Page: 789750 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789807 Trashed: 1 | Page: 789846 Trashed: 1 | Page: 789853 Trashed: 1 | Page: 789855 Trashed: 1 | Page: 789864 Trashed: 1 | Page: 789869 Trashed: 1 | Page: 789887 Trashed: 1 | Page: 789961 Trashed: 1 | Page: 789969 Trashed: 1 | Page: 790028 Trashed: 2 | Page: 790029 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790161 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790183 Trashed: 1 | Page: 790184 Trashed: 2 | Page: 790203 Trashed: 1 | Page: 790205 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790253 Trashed: 1 | Page: 790273 Trashed: 2 | Page: 790281 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790287 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790382 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790412 Trashed: 1 | Page: 790442 Trashed: 1 | Page: 790464 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790523 Trashed: 1 | Page: 790527 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790586 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790600 Trashed: 1 | Page: 790606 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790618 Trashed: 1 | Page: 790623 Trashed: 2 | Page: 790627 Trashed: 1 | Page: 790674 Trashed: 1 | Page: 790708 Trashed: 2 | Page: 790722 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790745 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790770 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790820 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790885 Trashed: 1 | Page: 790930 Trashed: 2 | Page: 790935 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791010 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791024 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791121 Trashed: 2 | Page: 791124 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791167 Trashed: 1 | Page: 791179 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791248 Trashed: 1 | Page: 791252 Trashed: 1 | Page: 791256 Trashed: 1 | Page: 791265 Trashed: 1 | Page: 791268 Trashed: 1 | Page: 791270 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791353 Trashed: 2 | Page: 791412 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791460 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791529 Trashed: 1 | Page: 791536 Trashed: 1 | Total 272
Shader23: Page: 787486 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787569 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787709 Trashed: 2 | Page: 787727 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788350 Trashed: 2 | Page: 788399 Trashed: 2 | Page: 788401 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788453 Trashed: 2 | Page: 788454 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788476 Trashed: 2 | Page: 788486 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788705 Trashed: 2 | Page: 788712 Trashed: 1 | Page: 788738 Trashed: 1 | Page: 788757 Trashed: 2 | Page: 788794 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788892 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788922 Trashed: 2 | Page: 788944 Trashed: 1 | Page: 788949 Trashed: 1 | Page: 788971 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789031 Trashed: 2 | Page: 789037 Trashed: 1 | Page: 789046 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789048 Trashed: 1 | Page: 789078 Trashed: 2 | Page: 789087 Trashed: 1 | Page: 789089 Trashed: 1 | Page: 789094 Trashed: 1 | Page: 789103 Trashed: 2 | Page: 789105 Trashed: 2 | Page: 789106 Trashed: 1 | Page: 789117 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789232 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789246 Trashed: 1 | Page: 789248 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789323 Trashed: 1 | Page: 789331 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789406 Trashed: 1 | Page: 789415 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789439 Trashed: 2 | Page: 789462 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789497 Trashed: 2 | Page: 789502 Trashed: 1 | Page: 789534 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789565 Trashed: 1 | Page: 789577 Trashed: 1 | Page: 789592 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789617 Trashed: 1 | Page: 789624 Trashed: 1 | Page: 789671 Trashed: 1 | Page: 789757 Trashed: 2 | Page: 789775 Trashed: 1 | Page: 789844 Trashed: 1 | Page: 789935 Trashed: 1 | Page: 789944 Trashed: 1 | Page: 790053 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790082 Trashed: 1 | Page: 790092 Trashed: 1 | Page: 790108 Trashed: 1 | Page: 790135 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790177 Trashed: 1 | Page: 790193 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790215 Trashed: 1 | Page: 790218 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790259 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790277 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790385 Trashed: 1 | Page: 790398 Trashed: 2 | Page: 790447 Trashed: 2 | Page: 790449 Trashed: 1 | Page: 790468 Trashed: 1 | Page: 790491 Trashed: 1 | Page: 790501 Trashed: 2 | Page: 790502 Trashed: 1 | Page: 790511 Trashed: 1 | Page: 790524 Trashed: 2 | Page: 790534 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790609 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790638 Trashed: 1 | Page: 790643 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790663 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790753 Trashed: 2 | Page: 790760 Trashed: 1 | Page: 790786 Trashed: 1 | Page: 790805 Trashed: 2 | Page: 790842 Trashed: 1 | Page: 790846 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790913 Trashed: 1 | Page: 790940 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790970 Trashed: 2 | Page: 790992 Trashed: 1 | Page: 790997 Trashed: 1 | Page: 791019 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791079 Trashed: 2 | Page: 791085 Trashed: 1 | Page: 791094 Trashed: 1 | Page: 791096 Trashed: 1 | Page: 791126 Trashed: 2 | Page: 791135 Trashed: 1 | Page: 791137 Trashed: 1 | Page: 791142 Trashed: 1 | Page: 791151 Trashed: 2 | Page: 791153 Trashed: 2 | Page: 791154 Trashed: 1 | Page: 791165 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791280 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791294 Trashed: 1 | Page: 791296 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791371 Trashed: 1 | Page: 791379 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791454 Trashed: 1 | Page: 791463 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791487 Trashed: 2 | Page: 791510 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791545 Trashed: 2 | Page: 791550 Trashed: 1 | Total 296
Shader24: Page: 787491 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787893 Trashed: 1 | Page: 787950 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788236 Trashed: 2 | Page: 788242 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788444 Trashed: 2 | Page: 788477 Trashed: 1 | Page: 788484 Trashed: 2 | Page: 788506 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788514 Trashed: 2 | Page: 788519 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788666 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788802 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788874 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788924 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788993 Trashed: 3 | Page: 788996 Trashed: 1 | Page: 789003 Trashed: 2 | Page: 789013 Trashed: 1 | Page: 789021 Trashed: 1 | Page: 789023 Trashed: 1 | Page: 789045 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789147 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789168 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789197 Trashed: 2 | Page: 789205 Trashed: 1 | Page: 789210 Trashed: 1 | Page: 789212 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789333 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789337 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789356 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789392 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789448 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789598 Trashed: 1 | Page: 789684 Trashed: 1 | Page: 789698 Trashed: 1 | Page: 789703 Trashed: 1 | Page: 789747 Trashed: 1 | Page: 789751 Trashed: 1 | Page: 789792 Trashed: 1 | Page: 789822 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789924 Trashed: 1 | Page: 789941 Trashed: 1 | Page: 789998 Trashed: 1 | Page: 790027 Trashed: 1 | Page: 790040 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790092 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790151 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790182 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790215 Trashed: 1 | Page: 790245 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790280 Trashed: 1 | Page: 790284 Trashed: 2 | Page: 790290 Trashed: 1 | Page: 790291 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790319 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790360 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790410 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790431 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790473 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790487 Trashed: 1 | Page: 790492 Trashed: 2 | Page: 790525 Trashed: 1 | Page: 790532 Trashed: 2 | Page: 790554 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790562 Trashed: 2 | Page: 790567 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790595 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790654 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790692 Trashed: 1 | Page: 790700 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790714 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790771 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790827 Trashed: 1 | Page: 790832 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790843 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790850 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790922 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790954 Trashed: 1 | Page: 790972 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791041 Trashed: 2 | Page: 791044 Trashed: 1 | Page: 791051 Trashed: 2 | Page: 791061 Trashed: 1 | Page: 791069 Trashed: 1 | Page: 791071 Trashed: 1 | Page: 791093 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791195 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791245 Trashed: 2 | Page: 791253 Trashed: 1 | Page: 791258 Trashed: 1 | Page: 791260 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791381 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791385 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791404 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791440 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791496 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791518 Trashed: 1 | Total 279
Shader25: Page: 787659 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787825 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787856 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788082 Trashed: 2 | Page: 788086 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788151 Trashed: 2 | Page: 788172 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788396 Trashed: 2 | Page: 788411 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788740 Trashed: 2 | Page: 788748 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788804 Trashed: 2 | Page: 788835 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788964 Trashed: 1 | Page: 788974 Trashed: 1 | Page: 788975 Trashed: 1 | Page: 788987 Trashed: 2 | Page: 788997 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789033 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789065 Trashed: 2 | Page: 789089 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789114 Trashed: 2 | Page: 789116 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789268 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789295 Trashed: 2 | Page: 789302 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789327 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789337 Trashed: 1 | Page: 789363 Trashed: 2 | Page: 789374 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789499 Trashed: 1 | Page: 789707 Trashed: 1 | Page: 789736 Trashed: 1 | Page: 789792 Trashed: 1 | Page: 789798 Trashed: 1 | Page: 789814 Trashed: 1 | Page: 789820 Trashed: 1 | Page: 789841 Trashed: 1 | Page: 789873 Trashed: 1 | Page: 789893 Trashed: 1 | Page: 789900 Trashed: 1 | Page: 789904 Trashed: 1 | Page: 789919 Trashed: 1 | Page: 789925 Trashed: 1 | Page: 789977 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790063 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790130 Trashed: 2 | Page: 790134 Trashed: 1 | Page: 790146 Trashed: 1 | Page: 790158 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790199 Trashed: 2 | Page: 790220 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790245 Trashed: 1 | Page: 790253 Trashed: 1 | Page: 790268 Trashed: 1 | Page: 790277 Trashed: 1 | Page: 790320 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790407 Trashed: 1 | Page: 790418 Trashed: 1 | Page: 790424 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790444 Trashed: 2 | Page: 790459 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790606 Trashed: 1 | Page: 790637 Trashed: 1 | Page: 790666 Trashed: 1 | Page: 790696 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790707 Trashed: 1 | Page: 790715 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790748 Trashed: 1 | Page: 790752 Trashed: 1 | Page: 790772 Trashed: 1 | Page: 790773 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790779 Trashed: 1 | Page: 790788 Trashed: 2 | Page: 790796 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790852 Trashed: 2 | Page: 790883 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790892 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790953 Trashed: 1 | Page: 790978 Trashed: 1 | Page: 791012 Trashed: 1 | Page: 791022 Trashed: 1 | Page: 791023 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791045 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791081 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791113 Trashed: 2 | Page: 791137 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791162 Trashed: 2 | Page: 791164 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791316 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791343 Trashed: 2 | Page: 791350 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791385 Trashed: 1 | Page: 791411 Trashed: 2 | Page: 791422 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791547 Trashed: 1 | Total 246
Shader26: Page: 787519 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788010 Trashed: 2 | Page: 788014 Trashed: 1 | Page: 788023 Trashed: 2 | Page: 788024 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788500 Trashed: 2 | Page: 788522 Trashed: 1 | Page: 788531 Trashed: 2 | Page: 788554 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788773 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788889 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788923 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788966 Trashed: 1 | Page: 788967 Trashed: 1 | Page: 788973 Trashed: 2 | Page: 788989 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789033 Trashed: 1 | Page: 789062 Trashed: 2 | Page: 789095 Trashed: 1 | Page: 789121 Trashed: 1 | Page: 789133 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789154 Trashed: 1 | Page: 789175 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789246 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789269 Trashed: 1 | Page: 789292 Trashed: 1 | Page: 789296 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789343 Trashed: 2 | Page: 789345 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789387 Trashed: 1 | Page: 789406 Trashed: 1 | Page: 789417 Trashed: 1 | Page: 789424 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789441 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789479 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789567 Trashed: 1 | Page: 789622 Trashed: 1 | Page: 789694 Trashed: 1 | Page: 789782 Trashed: 1 | Page: 789794 Trashed: 1 | Page: 789829 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789868 Trashed: 1 | Page: 789979 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790026 Trashed: 1 | Page: 790047 Trashed: 1 | Page: 790058 Trashed: 2 | Page: 790062 Trashed: 1 | Page: 790071 Trashed: 2 | Page: 790072 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790134 Trashed: 1 | Page: 790136 Trashed: 1 | Page: 790149 Trashed: 1 | Page: 790165 Trashed: 1 | Page: 790262 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790353 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790422 Trashed: 1 | Page: 790430 Trashed: 1 | Page: 790479 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790516 Trashed: 1 | Page: 790525 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790548 Trashed: 2 | Page: 790570 Trashed: 1 | Page: 790579 Trashed: 2 | Page: 790602 Trashed: 1 | Page: 790604 Trashed: 1 | Page: 790636 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790821 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790937 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790971 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791014 Trashed: 1 | Page: 791015 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791037 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791081 Trashed: 1 | Page: 791110 Trashed: 2 | Page: 791143 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791169 Trashed: 1 | Page: 791181 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791202 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791294 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791317 Trashed: 1 | Page: 791340 Trashed: 1 | Page: 791344 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791391 Trashed: 2 | Page: 791393 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791454 Trashed: 1 | Page: 791465 Trashed: 1 | Page: 791472 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791489 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791527 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791540 Trashed: 1 | Total 228
Shader27: Page: 787469 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787594 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787889 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 2 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788474 Trashed: 2 | Page: 788492 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788748 Trashed: 2 | Page: 788751 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788762 Trashed: 2 | Page: 788785 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788809 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789005 Trashed: 1 | Page: 789024 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789070 Trashed: 1 | Page: 789076 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789125 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789140 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789193 Trashed: 2 | Page: 789226 Trashed: 2 | Page: 789251 Trashed: 2 | Page: 789260 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789306 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789349 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789392 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789448 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789469 Trashed: 2 | Page: 789500 Trashed: 2 | Page: 789501 Trashed: 1 | Page: 789517 Trashed: 1 | Page: 789532 Trashed: 1 | Page: 789544 Trashed: 1 | Page: 789595 Trashed: 1 | Page: 789622 Trashed: 1 | Page: 789642 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789686 Trashed: 1 | Page: 789771 Trashed: 1 | Page: 789776 Trashed: 1 | Page: 789790 Trashed: 1 | Page: 789851 Trashed: 1 | Page: 789858 Trashed: 1 | Page: 789923 Trashed: 1 | Page: 789937 Trashed: 1 | Page: 789963 Trashed: 1 | Page: 790002 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790050 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790080 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790163 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790259 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790303 Trashed: 1 | Page: 790325 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790348 Trashed: 1 | Page: 790349 Trashed: 2 | Page: 790350 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790436 Trashed: 1 | Page: 790448 Trashed: 1 | Page: 790482 Trashed: 1 | Page: 790484 Trashed: 1 | Page: 790488 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790522 Trashed: 2 | Page: 790540 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790622 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790697 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790763 Trashed: 1 | Page: 790767 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790796 Trashed: 2 | Page: 790799 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790810 Trashed: 2 | Page: 790833 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790857 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790907 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791053 Trashed: 1 | Page: 791072 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791118 Trashed: 1 | Page: 791124 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791173 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791185 Trashed: 1 | Page: 791188 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791241 Trashed: 2 | Page: 791274 Trashed: 2 | Page: 791299 Trashed: 2 | Page: 791308 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791354 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791397 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791440 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791496 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791517 Trashed: 2 | Page: 791548 Trashed: 2 | Page: 791549 Trashed: 1 | Total 271
Tlb_tot_thrash: 7258
========================================Page fault statistics==============================
Shader0: Page_table_access:8590 Page_hit: 7818 Page_miss: 772 Page_hit_rate: 0.910128
Shader1: Page_table_access:8669 Page_hit: 7912 Page_miss: 757 Page_hit_rate: 0.912677
Shader2: Page_table_access:8504 Page_hit: 7768 Page_miss: 736 Page_hit_rate: 0.913453
Shader3: Page_table_access:8697 Page_hit: 7859 Page_miss: 838 Page_hit_rate: 0.903645
Shader4: Page_table_access:8676 Page_hit: 7825 Page_miss: 851 Page_hit_rate: 0.901913
Shader5: Page_table_access:8534 Page_hit: 7806 Page_miss: 728 Page_hit_rate: 0.914694
Shader6: Page_table_access:8488 Page_hit: 7784 Page_miss: 704 Page_hit_rate: 0.917059
Shader7: Page_table_access:8600 Page_hit: 7856 Page_miss: 744 Page_hit_rate: 0.913488
Shader8: Page_table_access:8624 Page_hit: 7857 Page_miss: 767 Page_hit_rate: 0.911062
Shader9: Page_table_access:8606 Page_hit: 7786 Page_miss: 820 Page_hit_rate: 0.904718
Shader10: Page_table_access:8573 Page_hit: 7830 Page_miss: 743 Page_hit_rate: 0.913333
Shader11: Page_table_access:8501 Page_hit: 7699 Page_miss: 802 Page_hit_rate: 0.905658
Shader12: Page_table_access:8642 Page_hit: 7855 Page_miss: 787 Page_hit_rate: 0.908933
Shader13: Page_table_access:8600 Page_hit: 7840 Page_miss: 760 Page_hit_rate: 0.911628
Shader14: Page_table_access:8694 Page_hit: 7943 Page_miss: 751 Page_hit_rate: 0.913619
Shader15: Page_table_access:8659 Page_hit: 7866 Page_miss: 793 Page_hit_rate: 0.908419
Shader16: Page_table_access:8618 Page_hit: 7876 Page_miss: 742 Page_hit_rate: 0.913901
Shader17: Page_table_access:8674 Page_hit: 7935 Page_miss: 739 Page_hit_rate: 0.914803
Shader18: Page_table_access:8461 Page_hit: 7788 Page_miss: 673 Page_hit_rate: 0.920459
Shader19: Page_table_access:8537 Page_hit: 7817 Page_miss: 720 Page_hit_rate: 0.915661
Shader20: Page_table_access:8707 Page_hit: 7886 Page_miss: 821 Page_hit_rate: 0.905708
Shader21: Page_table_access:8732 Page_hit: 7978 Page_miss: 754 Page_hit_rate: 0.913651
Shader22: Page_table_access:8604 Page_hit: 7815 Page_miss: 789 Page_hit_rate: 0.908298
Shader23: Page_table_access:8604 Page_hit: 7822 Page_miss: 782 Page_hit_rate: 0.909112
Shader24: Page_table_access:8657 Page_hit: 7866 Page_miss: 791 Page_hit_rate: 0.908629
Shader25: Page_table_access:8665 Page_hit: 7908 Page_miss: 757 Page_hit_rate: 0.912637
Shader26: Page_table_access:8585 Page_hit: 7821 Page_miss: 764 Page_hit_rate: 0.911008
Shader27: Page_table_access:8622 Page_hit: 7850 Page_miss: 772 Page_hit_rate: 0.910462
Page_table_tot_access: 241123 Page_tot_hit: 219666, Page_tot_miss 21457, Page_tot_hit_rate: 0.911012 Page_tot_fault: 405 Page_tot_pending: 19973
Total_memory_access_page_fault: 405, Average_latency: 18843156.000000
========================================Page thrashing statistics==============================
Page_validate: 25600 Page_evict_dirty: 0 Page_evict_not_dirty: 20480
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 3
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 3
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 3
Page: 787472 Thrashed: 3
Page: 787473 Thrashed: 3
Page: 787474 Thrashed: 3
Page: 787475 Thrashed: 3
Page: 787476 Thrashed: 3
Page: 787477 Thrashed: 3
Page: 787478 Thrashed: 3
Page: 787479 Thrashed: 3
Page: 787480 Thrashed: 3
Page: 787481 Thrashed: 3
Page: 787482 Thrashed: 3
Page: 787483 Thrashed: 3
Page: 787484 Thrashed: 3
Page: 787485 Thrashed: 3
Page: 787486 Thrashed: 3
Page: 787487 Thrashed: 3
Page: 787488 Thrashed: 3
Page: 787489 Thrashed: 3
Page: 787490 Thrashed: 3
Page: 787491 Thrashed: 3
Page: 787492 Thrashed: 3
Page: 787493 Thrashed: 3
Page: 787494 Thrashed: 3
Page: 787495 Thrashed: 3
Page: 787496 Thrashed: 3
Page: 787497 Thrashed: 3
Page: 787498 Thrashed: 3
Page: 787499 Thrashed: 3
Page: 787500 Thrashed: 3
Page: 787501 Thrashed: 3
Page: 787502 Thrashed: 3
Page: 787503 Thrashed: 3
Page: 787504 Thrashed: 3
Page: 787505 Thrashed: 3
Page: 787506 Thrashed: 3
Page: 787507 Thrashed: 3
Page: 787508 Thrashed: 3
Page: 787509 Thrashed: 3
Page: 787510 Thrashed: 3
Page: 787511 Thrashed: 3
Page: 787512 Thrashed: 3
Page: 787513 Thrashed: 3
Page: 787514 Thrashed: 3
Page: 787515 Thrashed: 3
Page: 787516 Thrashed: 3
Page: 787517 Thrashed: 3
Page: 787518 Thrashed: 3
Page: 787519 Thrashed: 3
Page: 787520 Thrashed: 3
Page: 787521 Thrashed: 3
Page: 787522 Thrashed: 3
Page: 787523 Thrashed: 3
Page: 787524 Thrashed: 3
Page: 787525 Thrashed: 3
Page: 787526 Thrashed: 3
Page: 787527 Thrashed: 3
Page: 787528 Thrashed: 3
Page: 787529 Thrashed: 3
Page: 787530 Thrashed: 3
Page: 787531 Thrashed: 3
Page: 787532 Thrashed: 3
Page: 787533 Thrashed: 3
Page: 787534 Thrashed: 3
Page: 787535 Thrashed: 3
Page: 787536 Thrashed: 3
Page: 787537 Thrashed: 3
Page: 787538 Thrashed: 3
Page: 787539 Thrashed: 3
Page: 787540 Thrashed: 3
Page: 787541 Thrashed: 3
Page: 787542 Thrashed: 3
Page: 787543 Thrashed: 3
Page: 787544 Thrashed: 3
Page: 787545 Thrashed: 3
Page: 787546 Thrashed: 3
Page: 787547 Thrashed: 3
Page: 787548 Thrashed: 3
Page: 787549 Thrashed: 3
Page: 787550 Thrashed: 3
Page: 787551 Thrashed: 3
Page: 787552 Thrashed: 3
Page: 787553 Thrashed: 3
Page: 787554 Thrashed: 3
Page: 787555 Thrashed: 3
Page: 787556 Thrashed: 3
Page: 787557 Thrashed: 3
Page: 787558 Thrashed: 3
Page: 787559 Thrashed: 3
Page: 787560 Thrashed: 3
Page: 787561 Thrashed: 3
Page: 787562 Thrashed: 3
Page: 787563 Thrashed: 3
Page: 787564 Thrashed: 3
Page: 787565 Thrashed: 3
Page: 787566 Thrashed: 3
Page: 787567 Thrashed: 3
Page: 787568 Thrashed: 3
Page: 787569 Thrashed: 3
Page: 787570 Thrashed: 3
Page: 787571 Thrashed: 3
Page: 787572 Thrashed: 3
Page: 787573 Thrashed: 3
Page: 787574 Thrashed: 3
Page: 787575 Thrashed: 3
Page: 787576 Thrashed: 3
Page: 787577 Thrashed: 3
Page: 787578 Thrashed: 3
Page: 787579 Thrashed: 3
Page: 787580 Thrashed: 3
Page: 787581 Thrashed: 3
Page: 787582 Thrashed: 3
Page: 787583 Thrashed: 3
Page: 787584 Thrashed: 3
Page: 787585 Thrashed: 3
Page: 787586 Thrashed: 3
Page: 787587 Thrashed: 3
Page: 787588 Thrashed: 3
Page: 787589 Thrashed: 3
Page: 787590 Thrashed: 3
Page: 787591 Thrashed: 3
Page: 787592 Thrashed: 3
Page: 787593 Thrashed: 3
Page: 787594 Thrashed: 3
Page: 787595 Thrashed: 3
Page: 787596 Thrashed: 3
Page: 787597 Thrashed: 3
Page: 787598 Thrashed: 3
Page: 787599 Thrashed: 3
Page: 787600 Thrashed: 3
Page: 787601 Thrashed: 3
Page: 787602 Thrashed: 3
Page: 787603 Thrashed: 3
Page: 787604 Thrashed: 3
Page: 787605 Thrashed: 3
Page: 787606 Thrashed: 3
Page: 787607 Thrashed: 3
Page: 787608 Thrashed: 3
Page: 787609 Thrashed: 3
Page: 787610 Thrashed: 3
Page: 787611 Thrashed: 3
Page: 787612 Thrashed: 3
Page: 787613 Thrashed: 3
Page: 787614 Thrashed: 3
Page: 787615 Thrashed: 3
Page: 787616 Thrashed: 3
Page: 787617 Thrashed: 3
Page: 787618 Thrashed: 3
Page: 787619 Thrashed: 3
Page: 787620 Thrashed: 3
Page: 787621 Thrashed: 3
Page: 787622 Thrashed: 3
Page: 787623 Thrashed: 3
Page: 787624 Thrashed: 3
Page: 787625 Thrashed: 3
Page: 787626 Thrashed: 3
Page: 787627 Thrashed: 3
Page: 787628 Thrashed: 3
Page: 787629 Thrashed: 3
Page: 787630 Thrashed: 3
Page: 787631 Thrashed: 3
Page: 787632 Thrashed: 3
Page: 787633 Thrashed: 3
Page: 787634 Thrashed: 3
Page: 787635 Thrashed: 3
Page: 787636 Thrashed: 3
Page: 787637 Thrashed: 3
Page: 787638 Thrashed: 3
Page: 787639 Thrashed: 3
Page: 787640 Thrashed: 3
Page: 787641 Thrashed: 3
Page: 787642 Thrashed: 3
Page: 787643 Thrashed: 3
Page: 787644 Thrashed: 3
Page: 787645 Thrashed: 3
Page: 787646 Thrashed: 3
Page: 787647 Thrashed: 3
Page: 787648 Thrashed: 3
Page: 787649 Thrashed: 3
Page: 787650 Thrashed: 3
Page: 787651 Thrashed: 3
Page: 787652 Thrashed: 3
Page: 787653 Thrashed: 3
Page: 787654 Thrashed: 3
Page: 787655 Thrashed: 3
Page: 787656 Thrashed: 3
Page: 787657 Thrashed: 3
Page: 787658 Thrashed: 3
Page: 787659 Thrashed: 3
Page: 787660 Thrashed: 3
Page: 787661 Thrashed: 3
Page: 787662 Thrashed: 3
Page: 787663 Thrashed: 3
Page: 787664 Thrashed: 3
Page: 787665 Thrashed: 3
Page: 787666 Thrashed: 3
Page: 787667 Thrashed: 3
Page: 787668 Thrashed: 3
Page: 787669 Thrashed: 3
Page: 787670 Thrashed: 3
Page: 787671 Thrashed: 3
Page: 787672 Thrashed: 3
Page: 787673 Thrashed: 3
Page: 787674 Thrashed: 3
Page: 787675 Thrashed: 3
Page: 787676 Thrashed: 3
Page: 787677 Thrashed: 3
Page: 787678 Thrashed: 3
Page: 787679 Thrashed: 3
Page: 787680 Thrashed: 3
Page: 787681 Thrashed: 3
Page: 787682 Thrashed: 3
Page: 787683 Thrashed: 3
Page: 787684 Thrashed: 3
Page: 787685 Thrashed: 3
Page: 787686 Thrashed: 3
Page: 787687 Thrashed: 3
Page: 787688 Thrashed: 3
Page: 787689 Thrashed: 3
Page: 787690 Thrashed: 3
Page: 787691 Thrashed: 3
Page: 787692 Thrashed: 3
Page: 787693 Thrashed: 3
Page: 787694 Thrashed: 3
Page: 787695 Thrashed: 3
Page: 787696 Thrashed: 3
Page: 787697 Thrashed: 3
Page: 787698 Thrashed: 3
Page: 787699 Thrashed: 3
Page: 787700 Thrashed: 3
Page: 787701 Thrashed: 3
Page: 787702 Thrashed: 3
Page: 787703 Thrashed: 3
Page: 787704 Thrashed: 3
Page: 787705 Thrashed: 3
Page: 787706 Thrashed: 3
Page: 787707 Thrashed: 3
Page: 787708 Thrashed: 3
Page: 787709 Thrashed: 3
Page: 787710 Thrashed: 3
Page: 787711 Thrashed: 3
Page: 787712 Thrashed: 3
Page: 787713 Thrashed: 3
Page: 787714 Thrashed: 3
Page: 787715 Thrashed: 3
Page: 787716 Thrashed: 3
Page: 787717 Thrashed: 3
Page: 787718 Thrashed: 3
Page: 787719 Thrashed: 3
Page: 787720 Thrashed: 3
Page: 787721 Thrashed: 3
Page: 787722 Thrashed: 3
Page: 787723 Thrashed: 3
Page: 787724 Thrashed: 3
Page: 787725 Thrashed: 3
Page: 787726 Thrashed: 3
Page: 787727 Thrashed: 3
Page: 787728 Thrashed: 3
Page: 787729 Thrashed: 3
Page: 787730 Thrashed: 3
Page: 787731 Thrashed: 3
Page: 787732 Thrashed: 3
Page: 787733 Thrashed: 3
Page: 787734 Thrashed: 3
Page: 787735 Thrashed: 3
Page: 787736 Thrashed: 3
Page: 787737 Thrashed: 3
Page: 787738 Thrashed: 3
Page: 787739 Thrashed: 3
Page: 787740 Thrashed: 3
Page: 787741 Thrashed: 3
Page: 787742 Thrashed: 3
Page: 787743 Thrashed: 3
Page: 787744 Thrashed: 3
Page: 787745 Thrashed: 3
Page: 787746 Thrashed: 3
Page: 787747 Thrashed: 3
Page: 787748 Thrashed: 3
Page: 787749 Thrashed: 3
Page: 787750 Thrashed: 3
Page: 787751 Thrashed: 3
Page: 787752 Thrashed: 3
Page: 787753 Thrashed: 3
Page: 787754 Thrashed: 3
Page: 787755 Thrashed: 3
Page: 787756 Thrashed: 3
Page: 787757 Thrashed: 3
Page: 787758 Thrashed: 3
Page: 787759 Thrashed: 3
Page: 787760 Thrashed: 3
Page: 787761 Thrashed: 3
Page: 787762 Thrashed: 3
Page: 787763 Thrashed: 3
Page: 787764 Thrashed: 3
Page: 787765 Thrashed: 3
Page: 787766 Thrashed: 3
Page: 787767 Thrashed: 3
Page: 787768 Thrashed: 3
Page: 787769 Thrashed: 3
Page: 787770 Thrashed: 3
Page: 787771 Thrashed: 3
Page: 787772 Thrashed: 3
Page: 787773 Thrashed: 3
Page: 787774 Thrashed: 3
Page: 787775 Thrashed: 3
Page: 787776 Thrashed: 3
Page: 787777 Thrashed: 3
Page: 787778 Thrashed: 3
Page: 787779 Thrashed: 3
Page: 787780 Thrashed: 3
Page: 787781 Thrashed: 3
Page: 787782 Thrashed: 3
Page: 787783 Thrashed: 3
Page: 787784 Thrashed: 3
Page: 787785 Thrashed: 3
Page: 787786 Thrashed: 3
Page: 787787 Thrashed: 3
Page: 787788 Thrashed: 3
Page: 787789 Thrashed: 3
Page: 787790 Thrashed: 3
Page: 787791 Thrashed: 3
Page: 787792 Thrashed: 3
Page: 787793 Thrashed: 3
Page: 787794 Thrashed: 3
Page: 787795 Thrashed: 3
Page: 787796 Thrashed: 3
Page: 787797 Thrashed: 3
Page: 787798 Thrashed: 3
Page: 787799 Thrashed: 3
Page: 787800 Thrashed: 3
Page: 787801 Thrashed: 3
Page: 787802 Thrashed: 3
Page: 787803 Thrashed: 3
Page: 787804 Thrashed: 3
Page: 787805 Thrashed: 3
Page: 787806 Thrashed: 3
Page: 787807 Thrashed: 3
Page: 787808 Thrashed: 3
Page: 787809 Thrashed: 3
Page: 787810 Thrashed: 3
Page: 787811 Thrashed: 3
Page: 787812 Thrashed: 3
Page: 787813 Thrashed: 3
Page: 787814 Thrashed: 3
Page: 787815 Thrashed: 3
Page: 787816 Thrashed: 3
Page: 787817 Thrashed: 3
Page: 787818 Thrashed: 3
Page: 787819 Thrashed: 3
Page: 787820 Thrashed: 3
Page: 787821 Thrashed: 3
Page: 787822 Thrashed: 3
Page: 787823 Thrashed: 3
Page: 787824 Thrashed: 3
Page: 787825 Thrashed: 3
Page: 787826 Thrashed: 3
Page: 787827 Thrashed: 3
Page: 787828 Thrashed: 3
Page: 787829 Thrashed: 3
Page: 787830 Thrashed: 3
Page: 787831 Thrashed: 3
Page: 787832 Thrashed: 3
Page: 787833 Thrashed: 3
Page: 787834 Thrashed: 3
Page: 787835 Thrashed: 3
Page: 787836 Thrashed: 3
Page: 787837 Thrashed: 3
Page: 787838 Thrashed: 3
Page: 787839 Thrashed: 3
Page: 787840 Thrashed: 3
Page: 787841 Thrashed: 3
Page: 787842 Thrashed: 3
Page: 787843 Thrashed: 3
Page: 787844 Thrashed: 3
Page: 787845 Thrashed: 3
Page: 787846 Thrashed: 3
Page: 787847 Thrashed: 3
Page: 787848 Thrashed: 3
Page: 787849 Thrashed: 3
Page: 787850 Thrashed: 3
Page: 787851 Thrashed: 3
Page: 787852 Thrashed: 3
Page: 787853 Thrashed: 3
Page: 787854 Thrashed: 3
Page: 787855 Thrashed: 3
Page: 787856 Thrashed: 3
Page: 787857 Thrashed: 3
Page: 787858 Thrashed: 3
Page: 787859 Thrashed: 3
Page: 787860 Thrashed: 3
Page: 787861 Thrashed: 3
Page: 787862 Thrashed: 3
Page: 787863 Thrashed: 3
Page: 787864 Thrashed: 3
Page: 787865 Thrashed: 3
Page: 787866 Thrashed: 3
Page: 787867 Thrashed: 3
Page: 787868 Thrashed: 3
Page: 787869 Thrashed: 3
Page: 787870 Thrashed: 3
Page: 787871 Thrashed: 3
Page: 787872 Thrashed: 3
Page: 787873 Thrashed: 3
Page: 787874 Thrashed: 3
Page: 787875 Thrashed: 3
Page: 787876 Thrashed: 3
Page: 787877 Thrashed: 3
Page: 787878 Thrashed: 3
Page: 787879 Thrashed: 3
Page: 787880 Thrashed: 3
Page: 787881 Thrashed: 3
Page: 787882 Thrashed: 3
Page: 787883 Thrashed: 3
Page: 787884 Thrashed: 3
Page: 787885 Thrashed: 3
Page: 787886 Thrashed: 3
Page: 787887 Thrashed: 3
Page: 787888 Thrashed: 3
Page: 787889 Thrashed: 3
Page: 787890 Thrashed: 3
Page: 787891 Thrashed: 3
Page: 787892 Thrashed: 3
Page: 787893 Thrashed: 3
Page: 787894 Thrashed: 3
Page: 787895 Thrashed: 3
Page: 787896 Thrashed: 3
Page: 787897 Thrashed: 3
Page: 787898 Thrashed: 3
Page: 787899 Thrashed: 3
Page: 787900 Thrashed: 3
Page: 787901 Thrashed: 3
Page: 787902 Thrashed: 3
Page: 787903 Thrashed: 3
Page: 787904 Thrashed: 3
Page: 787905 Thrashed: 3
Page: 787906 Thrashed: 3
Page: 787907 Thrashed: 3
Page: 787908 Thrashed: 3
Page: 787909 Thrashed: 3
Page: 787910 Thrashed: 3
Page: 787911 Thrashed: 3
Page: 787912 Thrashed: 3
Page: 787913 Thrashed: 3
Page: 787914 Thrashed: 3
Page: 787915 Thrashed: 3
Page: 787916 Thrashed: 3
Page: 787917 Thrashed: 3
Page: 787918 Thrashed: 3
Page: 787919 Thrashed: 3
Page: 787920 Thrashed: 3
Page: 787921 Thrashed: 3
Page: 787922 Thrashed: 3
Page: 787923 Thrashed: 3
Page: 787924 Thrashed: 3
Page: 787925 Thrashed: 3
Page: 787926 Thrashed: 3
Page: 787927 Thrashed: 3
Page: 787928 Thrashed: 3
Page: 787929 Thrashed: 3
Page: 787930 Thrashed: 3
Page: 787931 Thrashed: 3
Page: 787932 Thrashed: 3
Page: 787933 Thrashed: 3
Page: 787934 Thrashed: 3
Page: 787935 Thrashed: 3
Page: 787936 Thrashed: 3
Page: 787937 Thrashed: 3
Page: 787938 Thrashed: 3
Page: 787939 Thrashed: 3
Page: 787940 Thrashed: 3
Page: 787941 Thrashed: 3
Page: 787942 Thrashed: 3
Page: 787943 Thrashed: 3
Page: 787944 Thrashed: 3
Page: 787945 Thrashed: 3
Page: 787946 Thrashed: 3
Page: 787947 Thrashed: 3
Page: 787948 Thrashed: 3
Page: 787949 Thrashed: 3
Page: 787950 Thrashed: 3
Page: 787951 Thrashed: 3
Page: 787952 Thrashed: 3
Page: 787953 Thrashed: 3
Page: 787954 Thrashed: 3
Page: 787955 Thrashed: 3
Page: 787956 Thrashed: 3
Page: 787957 Thrashed: 3
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 3
Page: 787960 Thrashed: 3
Page: 787961 Thrashed: 3
Page: 787962 Thrashed: 3
Page: 787963 Thrashed: 3
Page: 787964 Thrashed: 3
Page: 787965 Thrashed: 3
Page: 787966 Thrashed: 3
Page: 787967 Thrashed: 3
Page: 787968 Thrashed: 3
Page: 787969 Thrashed: 3
Page: 787970 Thrashed: 3
Page: 787971 Thrashed: 3
Page: 787972 Thrashed: 3
Page: 787973 Thrashed: 3
Page: 787974 Thrashed: 3
Page: 787975 Thrashed: 3
Page: 787976 Thrashed: 3
Page: 787977 Thrashed: 3
Page: 787978 Thrashed: 3
Page: 787979 Thrashed: 3
Page: 787980 Thrashed: 3
Page: 787981 Thrashed: 3
Page: 787982 Thrashed: 3
Page: 787983 Thrashed: 3
Page: 787984 Thrashed: 3
Page: 787985 Thrashed: 3
Page: 787986 Thrashed: 3
Page: 787987 Thrashed: 3
Page: 787988 Thrashed: 3
Page: 787989 Thrashed: 3
Page: 787990 Thrashed: 3
Page: 787991 Thrashed: 3
Page: 787992 Thrashed: 3
Page: 787993 Thrashed: 3
Page: 787994 Thrashed: 3
Page: 787995 Thrashed: 3
Page: 787996 Thrashed: 3
Page: 787997 Thrashed: 3
Page: 787998 Thrashed: 3
Page: 787999 Thrashed: 3
Page: 788000 Thrashed: 3
Page: 788001 Thrashed: 3
Page: 788002 Thrashed: 3
Page: 788003 Thrashed: 3
Page: 788004 Thrashed: 3
Page: 788005 Thrashed: 3
Page: 788006 Thrashed: 3
Page: 788007 Thrashed: 3
Page: 788008 Thrashed: 3
Page: 788009 Thrashed: 3
Page: 788010 Thrashed: 3
Page: 788011 Thrashed: 3
Page: 788012 Thrashed: 3
Page: 788013 Thrashed: 3
Page: 788014 Thrashed: 3
Page: 788015 Thrashed: 3
Page: 788016 Thrashed: 3
Page: 788017 Thrashed: 3
Page: 788018 Thrashed: 3
Page: 788019 Thrashed: 3
Page: 788020 Thrashed: 3
Page: 788021 Thrashed: 3
Page: 788022 Thrashed: 3
Page: 788023 Thrashed: 3
Page: 788024 Thrashed: 3
Page: 788025 Thrashed: 3
Page: 788026 Thrashed: 3
Page: 788027 Thrashed: 3
Page: 788028 Thrashed: 3
Page: 788029 Thrashed: 3
Page: 788030 Thrashed: 3
Page: 788031 Thrashed: 3
Page: 788032 Thrashed: 3
Page: 788033 Thrashed: 3
Page: 788034 Thrashed: 3
Page: 788035 Thrashed: 3
Page: 788036 Thrashed: 3
Page: 788037 Thrashed: 3
Page: 788038 Thrashed: 3
Page: 788039 Thrashed: 3
Page: 788040 Thrashed: 3
Page: 788041 Thrashed: 3
Page: 788042 Thrashed: 3
Page: 788043 Thrashed: 3
Page: 788044 Thrashed: 3
Page: 788045 Thrashed: 3
Page: 788046 Thrashed: 3
Page: 788047 Thrashed: 3
Page: 788048 Thrashed: 3
Page: 788049 Thrashed: 3
Page: 788050 Thrashed: 3
Page: 788051 Thrashed: 3
Page: 788052 Thrashed: 3
Page: 788053 Thrashed: 3
Page: 788054 Thrashed: 3
Page: 788055 Thrashed: 3
Page: 788056 Thrashed: 3
Page: 788057 Thrashed: 3
Page: 788058 Thrashed: 3
Page: 788059 Thrashed: 3
Page: 788060 Thrashed: 3
Page: 788061 Thrashed: 3
Page: 788062 Thrashed: 3
Page: 788063 Thrashed: 3
Page: 788064 Thrashed: 3
Page: 788065 Thrashed: 3
Page: 788066 Thrashed: 3
Page: 788067 Thrashed: 3
Page: 788068 Thrashed: 3
Page: 788069 Thrashed: 3
Page: 788070 Thrashed: 3
Page: 788071 Thrashed: 3
Page: 788072 Thrashed: 3
Page: 788073 Thrashed: 3
Page: 788074 Thrashed: 3
Page: 788075 Thrashed: 3
Page: 788076 Thrashed: 3
Page: 788077 Thrashed: 3
Page: 788078 Thrashed: 3
Page: 788079 Thrashed: 3
Page: 788080 Thrashed: 3
Page: 788081 Thrashed: 3
Page: 788082 Thrashed: 3
Page: 788083 Thrashed: 3
Page: 788084 Thrashed: 3
Page: 788085 Thrashed: 3
Page: 788086 Thrashed: 3
Page: 788087 Thrashed: 3
Page: 788088 Thrashed: 3
Page: 788089 Thrashed: 3
Page: 788090 Thrashed: 3
Page: 788091 Thrashed: 3
Page: 788092 Thrashed: 3
Page: 788093 Thrashed: 3
Page: 788094 Thrashed: 3
Page: 788095 Thrashed: 3
Page: 788096 Thrashed: 3
Page: 788097 Thrashed: 3
Page: 788098 Thrashed: 3
Page: 788099 Thrashed: 3
Page: 788100 Thrashed: 3
Page: 788101 Thrashed: 3
Page: 788102 Thrashed: 3
Page: 788103 Thrashed: 3
Page: 788104 Thrashed: 3
Page: 788105 Thrashed: 3
Page: 788106 Thrashed: 3
Page: 788107 Thrashed: 3
Page: 788108 Thrashed: 3
Page: 788109 Thrashed: 3
Page: 788110 Thrashed: 3
Page: 788111 Thrashed: 3
Page: 788112 Thrashed: 3
Page: 788113 Thrashed: 3
Page: 788114 Thrashed: 3
Page: 788115 Thrashed: 3
Page: 788116 Thrashed: 3
Page: 788117 Thrashed: 3
Page: 788118 Thrashed: 3
Page: 788119 Thrashed: 3
Page: 788120 Thrashed: 3
Page: 788121 Thrashed: 3
Page: 788122 Thrashed: 3
Page: 788123 Thrashed: 3
Page: 788124 Thrashed: 3
Page: 788125 Thrashed: 3
Page: 788126 Thrashed: 3
Page: 788127 Thrashed: 3
Page: 788128 Thrashed: 3
Page: 788129 Thrashed: 3
Page: 788130 Thrashed: 3
Page: 788131 Thrashed: 3
Page: 788132 Thrashed: 3
Page: 788133 Thrashed: 3
Page: 788134 Thrashed: 3
Page: 788135 Thrashed: 3
Page: 788136 Thrashed: 3
Page: 788137 Thrashed: 3
Page: 788138 Thrashed: 3
Page: 788139 Thrashed: 3
Page: 788140 Thrashed: 3
Page: 788141 Thrashed: 3
Page: 788142 Thrashed: 3
Page: 788143 Thrashed: 3
Page: 788144 Thrashed: 3
Page: 788145 Thrashed: 3
Page: 788146 Thrashed: 3
Page: 788147 Thrashed: 3
Page: 788148 Thrashed: 3
Page: 788149 Thrashed: 3
Page: 788150 Thrashed: 3
Page: 788151 Thrashed: 3
Page: 788152 Thrashed: 3
Page: 788153 Thrashed: 3
Page: 788154 Thrashed: 3
Page: 788155 Thrashed: 3
Page: 788156 Thrashed: 3
Page: 788157 Thrashed: 3
Page: 788158 Thrashed: 3
Page: 788159 Thrashed: 3
Page: 788160 Thrashed: 3
Page: 788161 Thrashed: 3
Page: 788162 Thrashed: 3
Page: 788163 Thrashed: 3
Page: 788164 Thrashed: 3
Page: 788165 Thrashed: 3
Page: 788166 Thrashed: 3
Page: 788167 Thrashed: 3
Page: 788168 Thrashed: 3
Page: 788169 Thrashed: 3
Page: 788170 Thrashed: 3
Page: 788171 Thrashed: 3
Page: 788172 Thrashed: 3
Page: 788173 Thrashed: 3
Page: 788174 Thrashed: 3
Page: 788175 Thrashed: 3
Page: 788176 Thrashed: 3
Page: 788177 Thrashed: 3
Page: 788178 Thrashed: 3
Page: 788179 Thrashed: 3
Page: 788180 Thrashed: 3
Page: 788181 Thrashed: 3
Page: 788182 Thrashed: 3
Page: 788183 Thrashed: 3
Page: 788184 Thrashed: 3
Page: 788185 Thrashed: 3
Page: 788186 Thrashed: 3
Page: 788187 Thrashed: 3
Page: 788188 Thrashed: 3
Page: 788189 Thrashed: 3
Page: 788190 Thrashed: 3
Page: 788191 Thrashed: 3
Page: 788192 Thrashed: 3
Page: 788193 Thrashed: 3
Page: 788194 Thrashed: 3
Page: 788195 Thrashed: 3
Page: 788196 Thrashed: 3
Page: 788197 Thrashed: 3
Page: 788198 Thrashed: 3
Page: 788199 Thrashed: 3
Page: 788200 Thrashed: 3
Page: 788201 Thrashed: 3
Page: 788202 Thrashed: 3
Page: 788203 Thrashed: 3
Page: 788204 Thrashed: 3
Page: 788205 Thrashed: 3
Page: 788206 Thrashed: 3
Page: 788207 Thrashed: 3
Page: 788208 Thrashed: 3
Page: 788209 Thrashed: 3
Page: 788210 Thrashed: 3
Page: 788211 Thrashed: 3
Page: 788212 Thrashed: 3
Page: 788213 Thrashed: 3
Page: 788214 Thrashed: 3
Page: 788215 Thrashed: 3
Page: 788216 Thrashed: 3
Page: 788217 Thrashed: 3
Page: 788218 Thrashed: 3
Page: 788219 Thrashed: 3
Page: 788220 Thrashed: 3
Page: 788221 Thrashed: 3
Page: 788222 Thrashed: 3
Page: 788223 Thrashed: 3
Page: 788224 Thrashed: 3
Page: 788225 Thrashed: 3
Page: 788226 Thrashed: 3
Page: 788227 Thrashed: 3
Page: 788228 Thrashed: 3
Page: 788229 Thrashed: 3
Page: 788230 Thrashed: 3
Page: 788231 Thrashed: 3
Page: 788232 Thrashed: 3
Page: 788233 Thrashed: 3
Page: 788234 Thrashed: 3
Page: 788235 Thrashed: 3
Page: 788236 Thrashed: 3
Page: 788237 Thrashed: 3
Page: 788238 Thrashed: 3
Page: 788239 Thrashed: 3
Page: 788240 Thrashed: 3
Page: 788241 Thrashed: 3
Page: 788242 Thrashed: 3
Page: 788243 Thrashed: 3
Page: 788244 Thrashed: 3
Page: 788245 Thrashed: 3
Page: 788246 Thrashed: 3
Page: 788247 Thrashed: 3
Page: 788248 Thrashed: 3
Page: 788249 Thrashed: 3
Page: 788250 Thrashed: 3
Page: 788251 Thrashed: 3
Page: 788252 Thrashed: 3
Page: 788253 Thrashed: 3
Page: 788254 Thrashed: 3
Page: 788255 Thrashed: 3
Page: 788256 Thrashed: 3
Page: 788257 Thrashed: 3
Page: 788258 Thrashed: 3
Page: 788259 Thrashed: 3
Page: 788260 Thrashed: 3
Page: 788261 Thrashed: 3
Page: 788262 Thrashed: 3
Page: 788263 Thrashed: 3
Page: 788264 Thrashed: 3
Page: 788265 Thrashed: 3
Page: 788266 Thrashed: 3
Page: 788267 Thrashed: 3
Page: 788268 Thrashed: 3
Page: 788269 Thrashed: 3
Page: 788270 Thrashed: 3
Page: 788271 Thrashed: 3
Page: 788272 Thrashed: 3
Page: 788273 Thrashed: 3
Page: 788274 Thrashed: 3
Page: 788275 Thrashed: 3
Page: 788276 Thrashed: 3
Page: 788277 Thrashed: 3
Page: 788278 Thrashed: 3
Page: 788279 Thrashed: 3
Page: 788280 Thrashed: 3
Page: 788281 Thrashed: 3
Page: 788282 Thrashed: 3
Page: 788283 Thrashed: 3
Page: 788284 Thrashed: 3
Page: 788285 Thrashed: 3
Page: 788286 Thrashed: 3
Page: 788287 Thrashed: 3
Page: 788288 Thrashed: 3
Page: 788289 Thrashed: 3
Page: 788290 Thrashed: 3
Page: 788291 Thrashed: 3
Page: 788292 Thrashed: 3
Page: 788293 Thrashed: 3
Page: 788294 Thrashed: 3
Page: 788295 Thrashed: 3
Page: 788296 Thrashed: 3
Page: 788297 Thrashed: 3
Page: 788298 Thrashed: 3
Page: 788299 Thrashed: 3
Page: 788300 Thrashed: 3
Page: 788301 Thrashed: 3
Page: 788302 Thrashed: 3
Page: 788303 Thrashed: 3
Page: 788304 Thrashed: 3
Page: 788305 Thrashed: 3
Page: 788306 Thrashed: 3
Page: 788307 Thrashed: 3
Page: 788308 Thrashed: 3
Page: 788309 Thrashed: 3
Page: 788310 Thrashed: 3
Page: 788311 Thrashed: 3
Page: 788312 Thrashed: 3
Page: 788313 Thrashed: 3
Page: 788314 Thrashed: 3
Page: 788315 Thrashed: 3
Page: 788316 Thrashed: 3
Page: 788317 Thrashed: 3
Page: 788318 Thrashed: 3
Page: 788319 Thrashed: 3
Page: 788320 Thrashed: 3
Page: 788321 Thrashed: 3
Page: 788322 Thrashed: 3
Page: 788323 Thrashed: 3
Page: 788324 Thrashed: 3
Page: 788325 Thrashed: 3
Page: 788326 Thrashed: 3
Page: 788327 Thrashed: 3
Page: 788328 Thrashed: 3
Page: 788329 Thrashed: 3
Page: 788330 Thrashed: 3
Page: 788331 Thrashed: 3
Page: 788332 Thrashed: 3
Page: 788333 Thrashed: 3
Page: 788334 Thrashed: 3
Page: 788335 Thrashed: 3
Page: 788336 Thrashed: 3
Page: 788337 Thrashed: 3
Page: 788338 Thrashed: 3
Page: 788339 Thrashed: 3
Page: 788340 Thrashed: 3
Page: 788341 Thrashed: 3
Page: 788342 Thrashed: 3
Page: 788343 Thrashed: 3
Page: 788344 Thrashed: 3
Page: 788345 Thrashed: 3
Page: 788346 Thrashed: 3
Page: 788347 Thrashed: 3
Page: 788348 Thrashed: 3
Page: 788349 Thrashed: 3
Page: 788350 Thrashed: 3
Page: 788351 Thrashed: 3
Page: 788352 Thrashed: 3
Page: 788353 Thrashed: 3
Page: 788354 Thrashed: 3
Page: 788355 Thrashed: 3
Page: 788356 Thrashed: 3
Page: 788357 Thrashed: 3
Page: 788358 Thrashed: 3
Page: 788359 Thrashed: 3
Page: 788360 Thrashed: 3
Page: 788361 Thrashed: 3
Page: 788362 Thrashed: 3
Page: 788363 Thrashed: 3
Page: 788364 Thrashed: 3
Page: 788365 Thrashed: 3
Page: 788366 Thrashed: 3
Page: 788367 Thrashed: 3
Page: 788368 Thrashed: 3
Page: 788369 Thrashed: 3
Page: 788370 Thrashed: 3
Page: 788371 Thrashed: 3
Page: 788372 Thrashed: 3
Page: 788373 Thrashed: 3
Page: 788374 Thrashed: 3
Page: 788375 Thrashed: 3
Page: 788376 Thrashed: 3
Page: 788377 Thrashed: 3
Page: 788378 Thrashed: 3
Page: 788379 Thrashed: 3
Page: 788380 Thrashed: 3
Page: 788381 Thrashed: 3
Page: 788382 Thrashed: 3
Page: 788383 Thrashed: 3
Page: 788384 Thrashed: 3
Page: 788385 Thrashed: 3
Page: 788386 Thrashed: 3
Page: 788387 Thrashed: 3
Page: 788388 Thrashed: 3
Page: 788389 Thrashed: 3
Page: 788390 Thrashed: 3
Page: 788391 Thrashed: 3
Page: 788392 Thrashed: 3
Page: 788393 Thrashed: 3
Page: 788394 Thrashed: 3
Page: 788395 Thrashed: 3
Page: 788396 Thrashed: 3
Page: 788397 Thrashed: 3
Page: 788398 Thrashed: 3
Page: 788399 Thrashed: 3
Page: 788400 Thrashed: 3
Page: 788401 Thrashed: 3
Page: 788402 Thrashed: 3
Page: 788403 Thrashed: 3
Page: 788404 Thrashed: 3
Page: 788405 Thrashed: 3
Page: 788406 Thrashed: 3
Page: 788407 Thrashed: 3
Page: 788408 Thrashed: 3
Page: 788409 Thrashed: 3
Page: 788410 Thrashed: 3
Page: 788411 Thrashed: 3
Page: 788412 Thrashed: 3
Page: 788413 Thrashed: 3
Page: 788414 Thrashed: 3
Page: 788415 Thrashed: 3
Page: 788416 Thrashed: 3
Page: 788417 Thrashed: 3
Page: 788418 Thrashed: 3
Page: 788419 Thrashed: 3
Page: 788420 Thrashed: 3
Page: 788421 Thrashed: 3
Page: 788422 Thrashed: 3
Page: 788423 Thrashed: 3
Page: 788424 Thrashed: 3
Page: 788425 Thrashed: 3
Page: 788426 Thrashed: 3
Page: 788427 Thrashed: 3
Page: 788428 Thrashed: 3
Page: 788429 Thrashed: 3
Page: 788430 Thrashed: 3
Page: 788431 Thrashed: 3
Page: 788432 Thrashed: 3
Page: 788433 Thrashed: 3
Page: 788434 Thrashed: 3
Page: 788435 Thrashed: 3
Page: 788436 Thrashed: 3
Page: 788437 Thrashed: 3
Page: 788438 Thrashed: 3
Page: 788439 Thrashed: 3
Page: 788440 Thrashed: 3
Page: 788441 Thrashed: 3
Page: 788442 Thrashed: 3
Page: 788443 Thrashed: 3
Page: 788444 Thrashed: 3
Page: 788445 Thrashed: 3
Page: 788446 Thrashed: 3
Page: 788447 Thrashed: 3
Page: 788448 Thrashed: 3
Page: 788449 Thrashed: 3
Page: 788450 Thrashed: 3
Page: 788451 Thrashed: 3
Page: 788452 Thrashed: 3
Page: 788453 Thrashed: 3
Page: 788454 Thrashed: 3
Page: 788455 Thrashed: 3
Page: 788456 Thrashed: 3
Page: 788457 Thrashed: 3
Page: 788458 Thrashed: 3
Page: 788459 Thrashed: 3
Page: 788460 Thrashed: 3
Page: 788461 Thrashed: 3
Page: 788462 Thrashed: 3
Page: 788463 Thrashed: 3
Page: 788464 Thrashed: 3
Page: 788465 Thrashed: 3
Page: 788466 Thrashed: 3
Page: 788467 Thrashed: 3
Page: 788468 Thrashed: 3
Page: 788469 Thrashed: 3
Page: 788470 Thrashed: 3
Page: 788471 Thrashed: 3
Page: 788472 Thrashed: 3
Page: 788473 Thrashed: 3
Page: 788474 Thrashed: 3
Page: 788475 Thrashed: 3
Page: 788476 Thrashed: 3
Page: 788477 Thrashed: 3
Page: 788478 Thrashed: 3
Page: 788479 Thrashed: 3
Page: 788480 Thrashed: 6
Page: 788481 Thrashed: 6
Page: 788482 Thrashed: 6
Page: 788483 Thrashed: 6
Page: 788484 Thrashed: 6
Page: 788485 Thrashed: 6
Page: 788486 Thrashed: 6
Page: 788487 Thrashed: 6
Page: 788488 Thrashed: 6
Page: 788489 Thrashed: 6
Page: 788490 Thrashed: 6
Page: 788491 Thrashed: 6
Page: 788492 Thrashed: 6
Page: 788493 Thrashed: 6
Page: 788494 Thrashed: 6
Page: 788495 Thrashed: 6
Page: 788496 Thrashed: 6
Page: 788497 Thrashed: 6
Page: 788498 Thrashed: 6
Page: 788499 Thrashed: 6
Page: 788500 Thrashed: 6
Page: 788501 Thrashed: 6
Page: 788502 Thrashed: 6
Page: 788503 Thrashed: 6
Page: 788504 Thrashed: 6
Page: 788505 Thrashed: 6
Page: 788506 Thrashed: 6
Page: 788507 Thrashed: 6
Page: 788508 Thrashed: 6
Page: 788509 Thrashed: 6
Page: 788510 Thrashed: 6
Page: 788511 Thrashed: 6
Page: 788512 Thrashed: 6
Page: 788513 Thrashed: 6
Page: 788514 Thrashed: 6
Page: 788515 Thrashed: 6
Page: 788516 Thrashed: 6
Page: 788517 Thrashed: 6
Page: 788518 Thrashed: 6
Page: 788519 Thrashed: 6
Page: 788520 Thrashed: 6
Page: 788521 Thrashed: 6
Page: 788522 Thrashed: 6
Page: 788523 Thrashed: 6
Page: 788524 Thrashed: 6
Page: 788525 Thrashed: 6
Page: 788526 Thrashed: 6
Page: 788527 Thrashed: 6
Page: 788528 Thrashed: 6
Page: 788529 Thrashed: 6
Page: 788530 Thrashed: 6
Page: 788531 Thrashed: 6
Page: 788532 Thrashed: 6
Page: 788533 Thrashed: 6
Page: 788534 Thrashed: 6
Page: 788535 Thrashed: 6
Page: 788536 Thrashed: 6
Page: 788537 Thrashed: 6
Page: 788538 Thrashed: 6
Page: 788539 Thrashed: 6
Page: 788540 Thrashed: 6
Page: 788541 Thrashed: 6
Page: 788542 Thrashed: 6
Page: 788543 Thrashed: 6
Page: 788544 Thrashed: 6
Page: 788545 Thrashed: 6
Page: 788546 Thrashed: 6
Page: 788547 Thrashed: 6
Page: 788548 Thrashed: 6
Page: 788549 Thrashed: 6
Page: 788550 Thrashed: 6
Page: 788551 Thrashed: 6
Page: 788552 Thrashed: 6
Page: 788553 Thrashed: 6
Page: 788554 Thrashed: 6
Page: 788555 Thrashed: 6
Page: 788556 Thrashed: 6
Page: 788557 Thrashed: 6
Page: 788558 Thrashed: 6
Page: 788559 Thrashed: 6
Page: 788560 Thrashed: 6
Page: 788561 Thrashed: 6
Page: 788562 Thrashed: 6
Page: 788563 Thrashed: 6
Page: 788564 Thrashed: 6
Page: 788565 Thrashed: 6
Page: 788566 Thrashed: 6
Page: 788567 Thrashed: 6
Page: 788568 Thrashed: 6
Page: 788569 Thrashed: 6
Page: 788570 Thrashed: 6
Page: 788571 Thrashed: 6
Page: 788572 Thrashed: 6
Page: 788573 Thrashed: 6
Page: 788574 Thrashed: 6
Page: 788575 Thrashed: 6
Page: 788576 Thrashed: 6
Page: 788577 Thrashed: 6
Page: 788578 Thrashed: 6
Page: 788579 Thrashed: 6
Page: 788580 Thrashed: 6
Page: 788581 Thrashed: 6
Page: 788582 Thrashed: 6
Page: 788583 Thrashed: 6
Page: 788584 Thrashed: 6
Page: 788585 Thrashed: 6
Page: 788586 Thrashed: 6
Page: 788587 Thrashed: 6
Page: 788588 Thrashed: 6
Page: 788589 Thrashed: 6
Page: 788590 Thrashed: 6
Page: 788591 Thrashed: 6
Page: 788592 Thrashed: 6
Page: 788593 Thrashed: 6
Page: 788594 Thrashed: 6
Page: 788595 Thrashed: 6
Page: 788596 Thrashed: 6
Page: 788597 Thrashed: 6
Page: 788598 Thrashed: 6
Page: 788599 Thrashed: 6
Page: 788600 Thrashed: 6
Page: 788601 Thrashed: 6
Page: 788602 Thrashed: 6
Page: 788603 Thrashed: 6
Page: 788604 Thrashed: 6
Page: 788605 Thrashed: 6
Page: 788606 Thrashed: 6
Page: 788607 Thrashed: 6
Page: 788608 Thrashed: 6
Page: 788609 Thrashed: 6
Page: 788610 Thrashed: 6
Page: 788611 Thrashed: 6
Page: 788612 Thrashed: 6
Page: 788613 Thrashed: 6
Page: 788614 Thrashed: 6
Page: 788615 Thrashed: 6
Page: 788616 Thrashed: 6
Page: 788617 Thrashed: 6
Page: 788618 Thrashed: 6
Page: 788619 Thrashed: 6
Page: 788620 Thrashed: 6
Page: 788621 Thrashed: 6
Page: 788622 Thrashed: 6
Page: 788623 Thrashed: 6
Page: 788624 Thrashed: 6
Page: 788625 Thrashed: 6
Page: 788626 Thrashed: 6
Page: 788627 Thrashed: 6
Page: 788628 Thrashed: 6
Page: 788629 Thrashed: 6
Page: 788630 Thrashed: 6
Page: 788631 Thrashed: 6
Page: 788632 Thrashed: 6
Page: 788633 Thrashed: 6
Page: 788634 Thrashed: 6
Page: 788635 Thrashed: 6
Page: 788636 Thrashed: 6
Page: 788637 Thrashed: 6
Page: 788638 Thrashed: 6
Page: 788639 Thrashed: 6
Page: 788640 Thrashed: 6
Page: 788641 Thrashed: 6
Page: 788642 Thrashed: 6
Page: 788643 Thrashed: 6
Page: 788644 Thrashed: 6
Page: 788645 Thrashed: 6
Page: 788646 Thrashed: 6
Page: 788647 Thrashed: 6
Page: 788648 Thrashed: 6
Page: 788649 Thrashed: 6
Page: 788650 Thrashed: 6
Page: 788651 Thrashed: 6
Page: 788652 Thrashed: 6
Page: 788653 Thrashed: 6
Page: 788654 Thrashed: 6
Page: 788655 Thrashed: 6
Page: 788656 Thrashed: 6
Page: 788657 Thrashed: 6
Page: 788658 Thrashed: 6
Page: 788659 Thrashed: 6
Page: 788660 Thrashed: 6
Page: 788661 Thrashed: 6
Page: 788662 Thrashed: 6
Page: 788663 Thrashed: 6
Page: 788664 Thrashed: 6
Page: 788665 Thrashed: 6
Page: 788666 Thrashed: 6
Page: 788667 Thrashed: 6
Page: 788668 Thrashed: 6
Page: 788669 Thrashed: 6
Page: 788670 Thrashed: 6
Page: 788671 Thrashed: 6
Page: 788672 Thrashed: 6
Page: 788673 Thrashed: 6
Page: 788674 Thrashed: 6
Page: 788675 Thrashed: 6
Page: 788676 Thrashed: 6
Page: 788677 Thrashed: 6
Page: 788678 Thrashed: 6
Page: 788679 Thrashed: 6
Page: 788680 Thrashed: 6
Page: 788681 Thrashed: 6
Page: 788682 Thrashed: 6
Page: 788683 Thrashed: 6
Page: 788684 Thrashed: 6
Page: 788685 Thrashed: 6
Page: 788686 Thrashed: 6
Page: 788687 Thrashed: 6
Page: 788688 Thrashed: 6
Page: 788689 Thrashed: 6
Page: 788690 Thrashed: 6
Page: 788691 Thrashed: 6
Page: 788692 Thrashed: 6
Page: 788693 Thrashed: 6
Page: 788694 Thrashed: 6
Page: 788695 Thrashed: 6
Page: 788696 Thrashed: 6
Page: 788697 Thrashed: 6
Page: 788698 Thrashed: 6
Page: 788699 Thrashed: 6
Page: 788700 Thrashed: 6
Page: 788701 Thrashed: 6
Page: 788702 Thrashed: 6
Page: 788703 Thrashed: 6
Page: 788704 Thrashed: 6
Page: 788705 Thrashed: 6
Page: 788706 Thrashed: 6
Page: 788707 Thrashed: 6
Page: 788708 Thrashed: 6
Page: 788709 Thrashed: 6
Page: 788710 Thrashed: 6
Page: 788711 Thrashed: 6
Page: 788712 Thrashed: 6
Page: 788713 Thrashed: 6
Page: 788714 Thrashed: 6
Page: 788715 Thrashed: 6
Page: 788716 Thrashed: 6
Page: 788717 Thrashed: 6
Page: 788718 Thrashed: 6
Page: 788719 Thrashed: 6
Page: 788720 Thrashed: 6
Page: 788721 Thrashed: 6
Page: 788722 Thrashed: 6
Page: 788723 Thrashed: 6
Page: 788724 Thrashed: 6
Page: 788725 Thrashed: 6
Page: 788726 Thrashed: 6
Page: 788727 Thrashed: 6
Page: 788728 Thrashed: 6
Page: 788729 Thrashed: 6
Page: 788730 Thrashed: 6
Page: 788731 Thrashed: 6
Page: 788732 Thrashed: 6
Page: 788733 Thrashed: 6
Page: 788734 Thrashed: 6
Page: 788735 Thrashed: 6
Page: 788736 Thrashed: 6
Page: 788737 Thrashed: 6
Page: 788738 Thrashed: 6
Page: 788739 Thrashed: 6
Page: 788740 Thrashed: 6
Page: 788741 Thrashed: 6
Page: 788742 Thrashed: 6
Page: 788743 Thrashed: 6
Page: 788744 Thrashed: 6
Page: 788745 Thrashed: 6
Page: 788746 Thrashed: 6
Page: 788747 Thrashed: 6
Page: 788748 Thrashed: 6
Page: 788749 Thrashed: 6
Page: 788750 Thrashed: 6
Page: 788751 Thrashed: 6
Page: 788752 Thrashed: 6
Page: 788753 Thrashed: 6
Page: 788754 Thrashed: 6
Page: 788755 Thrashed: 6
Page: 788756 Thrashed: 6
Page: 788757 Thrashed: 6
Page: 788758 Thrashed: 6
Page: 788759 Thrashed: 6
Page: 788760 Thrashed: 6
Page: 788761 Thrashed: 6
Page: 788762 Thrashed: 6
Page: 788763 Thrashed: 6
Page: 788764 Thrashed: 6
Page: 788765 Thrashed: 6
Page: 788766 Thrashed: 6
Page: 788767 Thrashed: 6
Page: 788768 Thrashed: 6
Page: 788769 Thrashed: 6
Page: 788770 Thrashed: 6
Page: 788771 Thrashed: 6
Page: 788772 Thrashed: 6
Page: 788773 Thrashed: 6
Page: 788774 Thrashed: 6
Page: 788775 Thrashed: 6
Page: 788776 Thrashed: 6
Page: 788777 Thrashed: 6
Page: 788778 Thrashed: 6
Page: 788779 Thrashed: 6
Page: 788780 Thrashed: 6
Page: 788781 Thrashed: 6
Page: 788782 Thrashed: 6
Page: 788783 Thrashed: 6
Page: 788784 Thrashed: 6
Page: 788785 Thrashed: 6
Page: 788786 Thrashed: 6
Page: 788787 Thrashed: 6
Page: 788788 Thrashed: 6
Page: 788789 Thrashed: 6
Page: 788790 Thrashed: 6
Page: 788791 Thrashed: 6
Page: 788792 Thrashed: 6
Page: 788793 Thrashed: 6
Page: 788794 Thrashed: 6
Page: 788795 Thrashed: 6
Page: 788796 Thrashed: 6
Page: 788797 Thrashed: 6
Page: 788798 Thrashed: 6
Page: 788799 Thrashed: 6
Page: 788800 Thrashed: 6
Page: 788801 Thrashed: 6
Page: 788802 Thrashed: 6
Page: 788803 Thrashed: 6
Page: 788804 Thrashed: 6
Page: 788805 Thrashed: 6
Page: 788806 Thrashed: 6
Page: 788807 Thrashed: 6
Page: 788808 Thrashed: 6
Page: 788809 Thrashed: 6
Page: 788810 Thrashed: 6
Page: 788811 Thrashed: 6
Page: 788812 Thrashed: 6
Page: 788813 Thrashed: 6
Page: 788814 Thrashed: 6
Page: 788815 Thrashed: 6
Page: 788816 Thrashed: 6
Page: 788817 Thrashed: 6
Page: 788818 Thrashed: 6
Page: 788819 Thrashed: 6
Page: 788820 Thrashed: 6
Page: 788821 Thrashed: 6
Page: 788822 Thrashed: 6
Page: 788823 Thrashed: 6
Page: 788824 Thrashed: 6
Page: 788825 Thrashed: 6
Page: 788826 Thrashed: 6
Page: 788827 Thrashed: 6
Page: 788828 Thrashed: 6
Page: 788829 Thrashed: 6
Page: 788830 Thrashed: 6
Page: 788831 Thrashed: 6
Page: 788832 Thrashed: 6
Page: 788833 Thrashed: 6
Page: 788834 Thrashed: 6
Page: 788835 Thrashed: 6
Page: 788836 Thrashed: 6
Page: 788837 Thrashed: 6
Page: 788838 Thrashed: 6
Page: 788839 Thrashed: 6
Page: 788840 Thrashed: 6
Page: 788841 Thrashed: 6
Page: 788842 Thrashed: 6
Page: 788843 Thrashed: 6
Page: 788844 Thrashed: 6
Page: 788845 Thrashed: 6
Page: 788846 Thrashed: 6
Page: 788847 Thrashed: 6
Page: 788848 Thrashed: 6
Page: 788849 Thrashed: 6
Page: 788850 Thrashed: 6
Page: 788851 Thrashed: 6
Page: 788852 Thrashed: 6
Page: 788853 Thrashed: 6
Page: 788854 Thrashed: 6
Page: 788855 Thrashed: 6
Page: 788856 Thrashed: 6
Page: 788857 Thrashed: 6
Page: 788858 Thrashed: 6
Page: 788859 Thrashed: 6
Page: 788860 Thrashed: 6
Page: 788861 Thrashed: 6
Page: 788862 Thrashed: 6
Page: 788863 Thrashed: 6
Page: 788864 Thrashed: 6
Page: 788865 Thrashed: 6
Page: 788866 Thrashed: 6
Page: 788867 Thrashed: 6
Page: 788868 Thrashed: 6
Page: 788869 Thrashed: 6
Page: 788870 Thrashed: 6
Page: 788871 Thrashed: 6
Page: 788872 Thrashed: 6
Page: 788873 Thrashed: 6
Page: 788874 Thrashed: 6
Page: 788875 Thrashed: 6
Page: 788876 Thrashed: 6
Page: 788877 Thrashed: 6
Page: 788878 Thrashed: 6
Page: 788879 Thrashed: 6
Page: 788880 Thrashed: 6
Page: 788881 Thrashed: 6
Page: 788882 Thrashed: 6
Page: 788883 Thrashed: 6
Page: 788884 Thrashed: 6
Page: 788885 Thrashed: 6
Page: 788886 Thrashed: 6
Page: 788887 Thrashed: 6
Page: 788888 Thrashed: 6
Page: 788889 Thrashed: 6
Page: 788890 Thrashed: 6
Page: 788891 Thrashed: 6
Page: 788892 Thrashed: 6
Page: 788893 Thrashed: 6
Page: 788894 Thrashed: 6
Page: 788895 Thrashed: 6
Page: 788896 Thrashed: 6
Page: 788897 Thrashed: 6
Page: 788898 Thrashed: 6
Page: 788899 Thrashed: 6
Page: 788900 Thrashed: 6
Page: 788901 Thrashed: 6
Page: 788902 Thrashed: 6
Page: 788903 Thrashed: 6
Page: 788904 Thrashed: 6
Page: 788905 Thrashed: 6
Page: 788906 Thrashed: 6
Page: 788907 Thrashed: 6
Page: 788908 Thrashed: 6
Page: 788909 Thrashed: 6
Page: 788910 Thrashed: 6
Page: 788911 Thrashed: 6
Page: 788912 Thrashed: 6
Page: 788913 Thrashed: 6
Page: 788914 Thrashed: 6
Page: 788915 Thrashed: 6
Page: 788916 Thrashed: 6
Page: 788917 Thrashed: 6
Page: 788918 Thrashed: 6
Page: 788919 Thrashed: 6
Page: 788920 Thrashed: 6
Page: 788921 Thrashed: 6
Page: 788922 Thrashed: 6
Page: 788923 Thrashed: 6
Page: 788924 Thrashed: 6
Page: 788925 Thrashed: 6
Page: 788926 Thrashed: 6
Page: 788927 Thrashed: 6
Page: 788928 Thrashed: 6
Page: 788929 Thrashed: 6
Page: 788930 Thrashed: 6
Page: 788931 Thrashed: 6
Page: 788932 Thrashed: 6
Page: 788933 Thrashed: 6
Page: 788934 Thrashed: 6
Page: 788935 Thrashed: 6
Page: 788936 Thrashed: 6
Page: 788937 Thrashed: 6
Page: 788938 Thrashed: 6
Page: 788939 Thrashed: 6
Page: 788940 Thrashed: 6
Page: 788941 Thrashed: 6
Page: 788942 Thrashed: 6
Page: 788943 Thrashed: 6
Page: 788944 Thrashed: 6
Page: 788945 Thrashed: 6
Page: 788946 Thrashed: 6
Page: 788947 Thrashed: 6
Page: 788948 Thrashed: 6
Page: 788949 Thrashed: 6
Page: 788950 Thrashed: 6
Page: 788951 Thrashed: 6
Page: 788952 Thrashed: 6
Page: 788953 Thrashed: 6
Page: 788954 Thrashed: 6
Page: 788955 Thrashed: 6
Page: 788956 Thrashed: 6
Page: 788957 Thrashed: 6
Page: 788958 Thrashed: 6
Page: 788959 Thrashed: 6
Page: 788960 Thrashed: 6
Page: 788961 Thrashed: 6
Page: 788962 Thrashed: 6
Page: 788963 Thrashed: 6
Page: 788964 Thrashed: 6
Page: 788965 Thrashed: 6
Page: 788966 Thrashed: 6
Page: 788967 Thrashed: 6
Page: 788968 Thrashed: 6
Page: 788969 Thrashed: 6
Page: 788970 Thrashed: 6
Page: 788971 Thrashed: 6
Page: 788972 Thrashed: 6
Page: 788973 Thrashed: 6
Page: 788974 Thrashed: 6
Page: 788975 Thrashed: 6
Page: 788976 Thrashed: 6
Page: 788977 Thrashed: 6
Page: 788978 Thrashed: 6
Page: 788979 Thrashed: 6
Page: 788980 Thrashed: 6
Page: 788981 Thrashed: 6
Page: 788982 Thrashed: 6
Page: 788983 Thrashed: 6
Page: 788984 Thrashed: 6
Page: 788985 Thrashed: 6
Page: 788986 Thrashed: 6
Page: 788987 Thrashed: 6
Page: 788988 Thrashed: 6
Page: 788989 Thrashed: 6
Page: 788990 Thrashed: 6
Page: 788991 Thrashed: 6
Page: 788992 Thrashed: 6
Page: 788993 Thrashed: 6
Page: 788994 Thrashed: 6
Page: 788995 Thrashed: 6
Page: 788996 Thrashed: 6
Page: 788997 Thrashed: 6
Page: 788998 Thrashed: 6
Page: 788999 Thrashed: 6
Page: 789000 Thrashed: 6
Page: 789001 Thrashed: 6
Page: 789002 Thrashed: 6
Page: 789003 Thrashed: 6
Page: 789004 Thrashed: 6
Page: 789005 Thrashed: 6
Page: 789006 Thrashed: 6
Page: 789007 Thrashed: 6
Page: 789008 Thrashed: 6
Page: 789009 Thrashed: 6
Page: 789010 Thrashed: 6
Page: 789011 Thrashed: 6
Page: 789012 Thrashed: 6
Page: 789013 Thrashed: 6
Page: 789014 Thrashed: 6
Page: 789015 Thrashed: 6
Page: 789016 Thrashed: 6
Page: 789017 Thrashed: 6
Page: 789018 Thrashed: 6
Page: 789019 Thrashed: 6
Page: 789020 Thrashed: 6
Page: 789021 Thrashed: 6
Page: 789022 Thrashed: 6
Page: 789023 Thrashed: 6
Page: 789024 Thrashed: 6
Page: 789025 Thrashed: 6
Page: 789026 Thrashed: 6
Page: 789027 Thrashed: 6
Page: 789028 Thrashed: 6
Page: 789029 Thrashed: 6
Page: 789030 Thrashed: 6
Page: 789031 Thrashed: 6
Page: 789032 Thrashed: 6
Page: 789033 Thrashed: 6
Page: 789034 Thrashed: 6
Page: 789035 Thrashed: 6
Page: 789036 Thrashed: 6
Page: 789037 Thrashed: 6
Page: 789038 Thrashed: 6
Page: 789039 Thrashed: 6
Page: 789040 Thrashed: 6
Page: 789041 Thrashed: 6
Page: 789042 Thrashed: 6
Page: 789043 Thrashed: 6
Page: 789044 Thrashed: 6
Page: 789045 Thrashed: 6
Page: 789046 Thrashed: 6
Page: 789047 Thrashed: 6
Page: 789048 Thrashed: 6
Page: 789049 Thrashed: 6
Page: 789050 Thrashed: 6
Page: 789051 Thrashed: 6
Page: 789052 Thrashed: 6
Page: 789053 Thrashed: 6
Page: 789054 Thrashed: 6
Page: 789055 Thrashed: 6
Page: 789056 Thrashed: 6
Page: 789057 Thrashed: 6
Page: 789058 Thrashed: 6
Page: 789059 Thrashed: 6
Page: 789060 Thrashed: 6
Page: 789061 Thrashed: 6
Page: 789062 Thrashed: 6
Page: 789063 Thrashed: 6
Page: 789064 Thrashed: 6
Page: 789065 Thrashed: 6
Page: 789066 Thrashed: 6
Page: 789067 Thrashed: 6
Page: 789068 Thrashed: 6
Page: 789069 Thrashed: 6
Page: 789070 Thrashed: 6
Page: 789071 Thrashed: 6
Page: 789072 Thrashed: 6
Page: 789073 Thrashed: 6
Page: 789074 Thrashed: 6
Page: 789075 Thrashed: 6
Page: 789076 Thrashed: 6
Page: 789077 Thrashed: 6
Page: 789078 Thrashed: 6
Page: 789079 Thrashed: 6
Page: 789080 Thrashed: 6
Page: 789081 Thrashed: 6
Page: 789082 Thrashed: 6
Page: 789083 Thrashed: 6
Page: 789084 Thrashed: 6
Page: 789085 Thrashed: 6
Page: 789086 Thrashed: 6
Page: 789087 Thrashed: 6
Page: 789088 Thrashed: 6
Page: 789089 Thrashed: 6
Page: 789090 Thrashed: 6
Page: 789091 Thrashed: 6
Page: 789092 Thrashed: 6
Page: 789093 Thrashed: 6
Page: 789094 Thrashed: 6
Page: 789095 Thrashed: 6
Page: 789096 Thrashed: 6
Page: 789097 Thrashed: 6
Page: 789098 Thrashed: 6
Page: 789099 Thrashed: 6
Page: 789100 Thrashed: 6
Page: 789101 Thrashed: 6
Page: 789102 Thrashed: 6
Page: 789103 Thrashed: 6
Page: 789104 Thrashed: 6
Page: 789105 Thrashed: 6
Page: 789106 Thrashed: 6
Page: 789107 Thrashed: 6
Page: 789108 Thrashed: 6
Page: 789109 Thrashed: 6
Page: 789110 Thrashed: 6
Page: 789111 Thrashed: 6
Page: 789112 Thrashed: 6
Page: 789113 Thrashed: 6
Page: 789114 Thrashed: 6
Page: 789115 Thrashed: 6
Page: 789116 Thrashed: 6
Page: 789117 Thrashed: 6
Page: 789118 Thrashed: 6
Page: 789119 Thrashed: 6
Page: 789120 Thrashed: 6
Page: 789121 Thrashed: 6
Page: 789122 Thrashed: 6
Page: 789123 Thrashed: 6
Page: 789124 Thrashed: 6
Page: 789125 Thrashed: 6
Page: 789126 Thrashed: 6
Page: 789127 Thrashed: 6
Page: 789128 Thrashed: 6
Page: 789129 Thrashed: 6
Page: 789130 Thrashed: 6
Page: 789131 Thrashed: 6
Page: 789132 Thrashed: 6
Page: 789133 Thrashed: 6
Page: 789134 Thrashed: 6
Page: 789135 Thrashed: 6
Page: 789136 Thrashed: 6
Page: 789137 Thrashed: 6
Page: 789138 Thrashed: 6
Page: 789139 Thrashed: 6
Page: 789140 Thrashed: 6
Page: 789141 Thrashed: 6
Page: 789142 Thrashed: 6
Page: 789143 Thrashed: 6
Page: 789144 Thrashed: 6
Page: 789145 Thrashed: 6
Page: 789146 Thrashed: 6
Page: 789147 Thrashed: 6
Page: 789148 Thrashed: 6
Page: 789149 Thrashed: 6
Page: 789150 Thrashed: 6
Page: 789151 Thrashed: 6
Page: 789152 Thrashed: 6
Page: 789153 Thrashed: 6
Page: 789154 Thrashed: 6
Page: 789155 Thrashed: 6
Page: 789156 Thrashed: 6
Page: 789157 Thrashed: 6
Page: 789158 Thrashed: 6
Page: 789159 Thrashed: 6
Page: 789160 Thrashed: 6
Page: 789161 Thrashed: 6
Page: 789162 Thrashed: 6
Page: 789163 Thrashed: 6
Page: 789164 Thrashed: 6
Page: 789165 Thrashed: 6
Page: 789166 Thrashed: 6
Page: 789167 Thrashed: 6
Page: 789168 Thrashed: 6
Page: 789169 Thrashed: 6
Page: 789170 Thrashed: 6
Page: 789171 Thrashed: 6
Page: 789172 Thrashed: 6
Page: 789173 Thrashed: 6
Page: 789174 Thrashed: 6
Page: 789175 Thrashed: 6
Page: 789176 Thrashed: 6
Page: 789177 Thrashed: 6
Page: 789178 Thrashed: 6
Page: 789179 Thrashed: 6
Page: 789180 Thrashed: 6
Page: 789181 Thrashed: 6
Page: 789182 Thrashed: 6
Page: 789183 Thrashed: 6
Page: 789184 Thrashed: 6
Page: 789185 Thrashed: 6
Page: 789186 Thrashed: 6
Page: 789187 Thrashed: 6
Page: 789188 Thrashed: 6
Page: 789189 Thrashed: 6
Page: 789190 Thrashed: 6
Page: 789191 Thrashed: 6
Page: 789192 Thrashed: 6
Page: 789193 Thrashed: 6
Page: 789194 Thrashed: 6
Page: 789195 Thrashed: 6
Page: 789196 Thrashed: 6
Page: 789197 Thrashed: 6
Page: 789198 Thrashed: 6
Page: 789199 Thrashed: 6
Page: 789200 Thrashed: 6
Page: 789201 Thrashed: 6
Page: 789202 Thrashed: 6
Page: 789203 Thrashed: 6
Page: 789204 Thrashed: 6
Page: 789205 Thrashed: 6
Page: 789206 Thrashed: 6
Page: 789207 Thrashed: 6
Page: 789208 Thrashed: 6
Page: 789209 Thrashed: 6
Page: 789210 Thrashed: 6
Page: 789211 Thrashed: 6
Page: 789212 Thrashed: 6
Page: 789213 Thrashed: 6
Page: 789214 Thrashed: 6
Page: 789215 Thrashed: 6
Page: 789216 Thrashed: 6
Page: 789217 Thrashed: 6
Page: 789218 Thrashed: 6
Page: 789219 Thrashed: 6
Page: 789220 Thrashed: 6
Page: 789221 Thrashed: 6
Page: 789222 Thrashed: 6
Page: 789223 Thrashed: 6
Page: 789224 Thrashed: 6
Page: 789225 Thrashed: 6
Page: 789226 Thrashed: 6
Page: 789227 Thrashed: 6
Page: 789228 Thrashed: 6
Page: 789229 Thrashed: 6
Page: 789230 Thrashed: 6
Page: 789231 Thrashed: 6
Page: 789232 Thrashed: 6
Page: 789233 Thrashed: 6
Page: 789234 Thrashed: 6
Page: 789235 Thrashed: 6
Page: 789236 Thrashed: 6
Page: 789237 Thrashed: 6
Page: 789238 Thrashed: 6
Page: 789239 Thrashed: 6
Page: 789240 Thrashed: 6
Page: 789241 Thrashed: 6
Page: 789242 Thrashed: 6
Page: 789243 Thrashed: 6
Page: 789244 Thrashed: 6
Page: 789245 Thrashed: 6
Page: 789246 Thrashed: 6
Page: 789247 Thrashed: 6
Page: 789248 Thrashed: 6
Page: 789249 Thrashed: 6
Page: 789250 Thrashed: 6
Page: 789251 Thrashed: 6
Page: 789252 Thrashed: 6
Page: 789253 Thrashed: 6
Page: 789254 Thrashed: 6
Page: 789255 Thrashed: 6
Page: 789256 Thrashed: 6
Page: 789257 Thrashed: 6
Page: 789258 Thrashed: 6
Page: 789259 Thrashed: 6
Page: 789260 Thrashed: 6
Page: 789261 Thrashed: 6
Page: 789262 Thrashed: 6
Page: 789263 Thrashed: 6
Page: 789264 Thrashed: 6
Page: 789265 Thrashed: 6
Page: 789266 Thrashed: 6
Page: 789267 Thrashed: 6
Page: 789268 Thrashed: 6
Page: 789269 Thrashed: 6
Page: 789270 Thrashed: 6
Page: 789271 Thrashed: 6
Page: 789272 Thrashed: 6
Page: 789273 Thrashed: 6
Page: 789274 Thrashed: 6
Page: 789275 Thrashed: 6
Page: 789276 Thrashed: 6
Page: 789277 Thrashed: 6
Page: 789278 Thrashed: 6
Page: 789279 Thrashed: 6
Page: 789280 Thrashed: 6
Page: 789281 Thrashed: 6
Page: 789282 Thrashed: 6
Page: 789283 Thrashed: 6
Page: 789284 Thrashed: 6
Page: 789285 Thrashed: 6
Page: 789286 Thrashed: 6
Page: 789287 Thrashed: 6
Page: 789288 Thrashed: 6
Page: 789289 Thrashed: 6
Page: 789290 Thrashed: 6
Page: 789291 Thrashed: 6
Page: 789292 Thrashed: 6
Page: 789293 Thrashed: 6
Page: 789294 Thrashed: 6
Page: 789295 Thrashed: 6
Page: 789296 Thrashed: 6
Page: 789297 Thrashed: 6
Page: 789298 Thrashed: 6
Page: 789299 Thrashed: 6
Page: 789300 Thrashed: 6
Page: 789301 Thrashed: 6
Page: 789302 Thrashed: 6
Page: 789303 Thrashed: 6
Page: 789304 Thrashed: 6
Page: 789305 Thrashed: 6
Page: 789306 Thrashed: 6
Page: 789307 Thrashed: 6
Page: 789308 Thrashed: 6
Page: 789309 Thrashed: 6
Page: 789310 Thrashed: 6
Page: 789311 Thrashed: 6
Page: 789312 Thrashed: 6
Page: 789313 Thrashed: 6
Page: 789314 Thrashed: 6
Page: 789315 Thrashed: 6
Page: 789316 Thrashed: 6
Page: 789317 Thrashed: 6
Page: 789318 Thrashed: 6
Page: 789319 Thrashed: 6
Page: 789320 Thrashed: 6
Page: 789321 Thrashed: 6
Page: 789322 Thrashed: 6
Page: 789323 Thrashed: 6
Page: 789324 Thrashed: 6
Page: 789325 Thrashed: 6
Page: 789326 Thrashed: 6
Page: 789327 Thrashed: 6
Page: 789328 Thrashed: 6
Page: 789329 Thrashed: 6
Page: 789330 Thrashed: 6
Page: 789331 Thrashed: 6
Page: 789332 Thrashed: 6
Page: 789333 Thrashed: 6
Page: 789334 Thrashed: 6
Page: 789335 Thrashed: 6
Page: 789336 Thrashed: 6
Page: 789337 Thrashed: 6
Page: 789338 Thrashed: 6
Page: 789339 Thrashed: 6
Page: 789340 Thrashed: 6
Page: 789341 Thrashed: 6
Page: 789342 Thrashed: 6
Page: 789343 Thrashed: 6
Page: 789344 Thrashed: 6
Page: 789345 Thrashed: 6
Page: 789346 Thrashed: 6
Page: 789347 Thrashed: 6
Page: 789348 Thrashed: 6
Page: 789349 Thrashed: 6
Page: 789350 Thrashed: 6
Page: 789351 Thrashed: 6
Page: 789352 Thrashed: 6
Page: 789353 Thrashed: 6
Page: 789354 Thrashed: 6
Page: 789355 Thrashed: 6
Page: 789356 Thrashed: 6
Page: 789357 Thrashed: 6
Page: 789358 Thrashed: 6
Page: 789359 Thrashed: 6
Page: 789360 Thrashed: 6
Page: 789361 Thrashed: 6
Page: 789362 Thrashed: 6
Page: 789363 Thrashed: 6
Page: 789364 Thrashed: 6
Page: 789365 Thrashed: 6
Page: 789366 Thrashed: 6
Page: 789367 Thrashed: 6
Page: 789368 Thrashed: 6
Page: 789369 Thrashed: 6
Page: 789370 Thrashed: 6
Page: 789371 Thrashed: 6
Page: 789372 Thrashed: 6
Page: 789373 Thrashed: 6
Page: 789374 Thrashed: 6
Page: 789375 Thrashed: 6
Page: 789376 Thrashed: 6
Page: 789377 Thrashed: 6
Page: 789378 Thrashed: 6
Page: 789379 Thrashed: 6
Page: 789380 Thrashed: 6
Page: 789381 Thrashed: 6
Page: 789382 Thrashed: 6
Page: 789383 Thrashed: 6
Page: 789384 Thrashed: 6
Page: 789385 Thrashed: 6
Page: 789386 Thrashed: 6
Page: 789387 Thrashed: 6
Page: 789388 Thrashed: 6
Page: 789389 Thrashed: 6
Page: 789390 Thrashed: 6
Page: 789391 Thrashed: 6
Page: 789392 Thrashed: 6
Page: 789393 Thrashed: 6
Page: 789394 Thrashed: 6
Page: 789395 Thrashed: 6
Page: 789396 Thrashed: 6
Page: 789397 Thrashed: 6
Page: 789398 Thrashed: 6
Page: 789399 Thrashed: 6
Page: 789400 Thrashed: 6
Page: 789401 Thrashed: 6
Page: 789402 Thrashed: 6
Page: 789403 Thrashed: 6
Page: 789404 Thrashed: 6
Page: 789405 Thrashed: 6
Page: 789406 Thrashed: 6
Page: 789407 Thrashed: 6
Page: 789408 Thrashed: 6
Page: 789409 Thrashed: 6
Page: 789410 Thrashed: 6
Page: 789411 Thrashed: 6
Page: 789412 Thrashed: 6
Page: 789413 Thrashed: 6
Page: 789414 Thrashed: 6
Page: 789415 Thrashed: 6
Page: 789416 Thrashed: 6
Page: 789417 Thrashed: 6
Page: 789418 Thrashed: 6
Page: 789419 Thrashed: 6
Page: 789420 Thrashed: 6
Page: 789421 Thrashed: 6
Page: 789422 Thrashed: 6
Page: 789423 Thrashed: 6
Page: 789424 Thrashed: 6
Page: 789425 Thrashed: 6
Page: 789426 Thrashed: 6
Page: 789427 Thrashed: 6
Page: 789428 Thrashed: 6
Page: 789429 Thrashed: 6
Page: 789430 Thrashed: 6
Page: 789431 Thrashed: 6
Page: 789432 Thrashed: 6
Page: 789433 Thrashed: 6
Page: 789434 Thrashed: 6
Page: 789435 Thrashed: 6
Page: 789436 Thrashed: 6
Page: 789437 Thrashed: 6
Page: 789438 Thrashed: 6
Page: 789439 Thrashed: 6
Page: 789440 Thrashed: 6
Page: 789441 Thrashed: 6
Page: 789442 Thrashed: 6
Page: 789443 Thrashed: 6
Page: 789444 Thrashed: 6
Page: 789445 Thrashed: 6
Page: 789446 Thrashed: 6
Page: 789447 Thrashed: 6
Page: 789448 Thrashed: 6
Page: 789449 Thrashed: 6
Page: 789450 Thrashed: 6
Page: 789451 Thrashed: 6
Page: 789452 Thrashed: 6
Page: 789453 Thrashed: 6
Page: 789454 Thrashed: 6
Page: 789455 Thrashed: 6
Page: 789456 Thrashed: 6
Page: 789457 Thrashed: 6
Page: 789458 Thrashed: 6
Page: 789459 Thrashed: 6
Page: 789460 Thrashed: 6
Page: 789461 Thrashed: 6
Page: 789462 Thrashed: 6
Page: 789463 Thrashed: 6
Page: 789464 Thrashed: 6
Page: 789465 Thrashed: 6
Page: 789466 Thrashed: 6
Page: 789467 Thrashed: 6
Page: 789468 Thrashed: 6
Page: 789469 Thrashed: 6
Page: 789470 Thrashed: 6
Page: 789471 Thrashed: 6
Page: 789472 Thrashed: 6
Page: 789473 Thrashed: 6
Page: 789474 Thrashed: 6
Page: 789475 Thrashed: 6
Page: 789476 Thrashed: 6
Page: 789477 Thrashed: 6
Page: 789478 Thrashed: 6
Page: 789479 Thrashed: 6
Page: 789480 Thrashed: 6
Page: 789481 Thrashed: 6
Page: 789482 Thrashed: 6
Page: 789483 Thrashed: 6
Page: 789484 Thrashed: 6
Page: 789485 Thrashed: 6
Page: 789486 Thrashed: 6
Page: 789487 Thrashed: 6
Page: 789488 Thrashed: 6
Page: 789489 Thrashed: 6
Page: 789490 Thrashed: 6
Page: 789491 Thrashed: 6
Page: 789492 Thrashed: 6
Page: 789493 Thrashed: 6
Page: 789494 Thrashed: 6
Page: 789495 Thrashed: 6
Page: 789496 Thrashed: 6
Page: 789497 Thrashed: 6
Page: 789498 Thrashed: 6
Page: 789499 Thrashed: 6
Page: 789500 Thrashed: 6
Page: 789501 Thrashed: 6
Page: 789502 Thrashed: 6
Page: 789503 Thrashed: 6
Page: 789504 Thrashed: 3
Page: 789505 Thrashed: 3
Page: 789506 Thrashed: 3
Page: 789507 Thrashed: 3
Page: 789508 Thrashed: 3
Page: 789509 Thrashed: 3
Page: 789510 Thrashed: 3
Page: 789511 Thrashed: 3
Page: 789512 Thrashed: 3
Page: 789513 Thrashed: 3
Page: 789514 Thrashed: 3
Page: 789515 Thrashed: 3
Page: 789516 Thrashed: 3
Page: 789517 Thrashed: 3
Page: 789518 Thrashed: 3
Page: 789519 Thrashed: 3
Page: 789520 Thrashed: 3
Page: 789521 Thrashed: 3
Page: 789522 Thrashed: 3
Page: 789523 Thrashed: 3
Page: 789524 Thrashed: 3
Page: 789525 Thrashed: 3
Page: 789526 Thrashed: 3
Page: 789527 Thrashed: 3
Page: 789528 Thrashed: 3
Page: 789529 Thrashed: 3
Page: 789530 Thrashed: 3
Page: 789531 Thrashed: 3
Page: 789532 Thrashed: 3
Page: 789533 Thrashed: 3
Page: 789534 Thrashed: 3
Page: 789535 Thrashed: 3
Page: 789536 Thrashed: 3
Page: 789537 Thrashed: 3
Page: 789538 Thrashed: 3
Page: 789539 Thrashed: 3
Page: 789540 Thrashed: 3
Page: 789541 Thrashed: 3
Page: 789542 Thrashed: 3
Page: 789543 Thrashed: 3
Page: 789544 Thrashed: 3
Page: 789545 Thrashed: 3
Page: 789546 Thrashed: 3
Page: 789547 Thrashed: 3
Page: 789548 Thrashed: 3
Page: 789549 Thrashed: 3
Page: 789550 Thrashed: 3
Page: 789551 Thrashed: 3
Page: 789552 Thrashed: 3
Page: 789553 Thrashed: 3
Page: 789554 Thrashed: 3
Page: 789555 Thrashed: 3
Page: 789556 Thrashed: 3
Page: 789557 Thrashed: 3
Page: 789558 Thrashed: 3
Page: 789559 Thrashed: 3
Page: 789560 Thrashed: 3
Page: 789561 Thrashed: 3
Page: 789562 Thrashed: 3
Page: 789563 Thrashed: 3
Page: 789564 Thrashed: 3
Page: 789565 Thrashed: 3
Page: 789566 Thrashed: 3
Page: 789567 Thrashed: 3
Page: 789568 Thrashed: 3
Page: 789569 Thrashed: 3
Page: 789570 Thrashed: 3
Page: 789571 Thrashed: 3
Page: 789572 Thrashed: 3
Page: 789573 Thrashed: 3
Page: 789574 Thrashed: 3
Page: 789575 Thrashed: 3
Page: 789576 Thrashed: 3
Page: 789577 Thrashed: 3
Page: 789578 Thrashed: 3
Page: 789579 Thrashed: 3
Page: 789580 Thrashed: 3
Page: 789581 Thrashed: 3
Page: 789582 Thrashed: 3
Page: 789583 Thrashed: 3
Page: 789584 Thrashed: 3
Page: 789585 Thrashed: 3
Page: 789586 Thrashed: 3
Page: 789587 Thrashed: 3
Page: 789588 Thrashed: 3
Page: 789589 Thrashed: 3
Page: 789590 Thrashed: 3
Page: 789591 Thrashed: 3
Page: 789592 Thrashed: 3
Page: 789593 Thrashed: 3
Page: 789594 Thrashed: 3
Page: 789595 Thrashed: 3
Page: 789596 Thrashed: 3
Page: 789597 Thrashed: 3
Page: 789598 Thrashed: 3
Page: 789599 Thrashed: 3
Page: 789600 Thrashed: 3
Page: 789601 Thrashed: 3
Page: 789602 Thrashed: 3
Page: 789603 Thrashed: 3
Page: 789604 Thrashed: 3
Page: 789605 Thrashed: 3
Page: 789606 Thrashed: 3
Page: 789607 Thrashed: 3
Page: 789608 Thrashed: 3
Page: 789609 Thrashed: 3
Page: 789610 Thrashed: 3
Page: 789611 Thrashed: 3
Page: 789612 Thrashed: 3
Page: 789613 Thrashed: 3
Page: 789614 Thrashed: 3
Page: 789615 Thrashed: 3
Page: 789616 Thrashed: 3
Page: 789617 Thrashed: 3
Page: 789618 Thrashed: 3
Page: 789619 Thrashed: 3
Page: 789620 Thrashed: 3
Page: 789621 Thrashed: 3
Page: 789622 Thrashed: 3
Page: 789623 Thrashed: 3
Page: 789624 Thrashed: 3
Page: 789625 Thrashed: 3
Page: 789626 Thrashed: 3
Page: 789627 Thrashed: 3
Page: 789628 Thrashed: 3
Page: 789629 Thrashed: 3
Page: 789630 Thrashed: 3
Page: 789631 Thrashed: 3
Page: 789632 Thrashed: 3
Page: 789633 Thrashed: 3
Page: 789634 Thrashed: 3
Page: 789635 Thrashed: 3
Page: 789636 Thrashed: 3
Page: 789637 Thrashed: 3
Page: 789638 Thrashed: 3
Page: 789639 Thrashed: 3
Page: 789640 Thrashed: 3
Page: 789641 Thrashed: 3
Page: 789642 Thrashed: 3
Page: 789643 Thrashed: 3
Page: 789644 Thrashed: 3
Page: 789645 Thrashed: 3
Page: 789646 Thrashed: 3
Page: 789647 Thrashed: 3
Page: 789648 Thrashed: 3
Page: 789649 Thrashed: 3
Page: 789650 Thrashed: 3
Page: 789651 Thrashed: 3
Page: 789652 Thrashed: 3
Page: 789653 Thrashed: 3
Page: 789654 Thrashed: 3
Page: 789655 Thrashed: 3
Page: 789656 Thrashed: 3
Page: 789657 Thrashed: 3
Page: 789658 Thrashed: 3
Page: 789659 Thrashed: 3
Page: 789660 Thrashed: 3
Page: 789661 Thrashed: 3
Page: 789662 Thrashed: 3
Page: 789663 Thrashed: 3
Page: 789664 Thrashed: 3
Page: 789665 Thrashed: 3
Page: 789666 Thrashed: 3
Page: 789667 Thrashed: 3
Page: 789668 Thrashed: 3
Page: 789669 Thrashed: 3
Page: 789670 Thrashed: 3
Page: 789671 Thrashed: 3
Page: 789672 Thrashed: 3
Page: 789673 Thrashed: 3
Page: 789674 Thrashed: 3
Page: 789675 Thrashed: 3
Page: 789676 Thrashed: 3
Page: 789677 Thrashed: 3
Page: 789678 Thrashed: 3
Page: 789679 Thrashed: 3
Page: 789680 Thrashed: 3
Page: 789681 Thrashed: 3
Page: 789682 Thrashed: 3
Page: 789683 Thrashed: 3
Page: 789684 Thrashed: 3
Page: 789685 Thrashed: 3
Page: 789686 Thrashed: 3
Page: 789687 Thrashed: 3
Page: 789688 Thrashed: 3
Page: 789689 Thrashed: 3
Page: 789690 Thrashed: 3
Page: 789691 Thrashed: 3
Page: 789692 Thrashed: 3
Page: 789693 Thrashed: 3
Page: 789694 Thrashed: 3
Page: 789695 Thrashed: 3
Page: 789696 Thrashed: 3
Page: 789697 Thrashed: 3
Page: 789698 Thrashed: 3
Page: 789699 Thrashed: 3
Page: 789700 Thrashed: 3
Page: 789701 Thrashed: 3
Page: 789702 Thrashed: 3
Page: 789703 Thrashed: 3
Page: 789704 Thrashed: 3
Page: 789705 Thrashed: 3
Page: 789706 Thrashed: 3
Page: 789707 Thrashed: 3
Page: 789708 Thrashed: 3
Page: 789709 Thrashed: 3
Page: 789710 Thrashed: 3
Page: 789711 Thrashed: 3
Page: 789712 Thrashed: 3
Page: 789713 Thrashed: 3
Page: 789714 Thrashed: 3
Page: 789715 Thrashed: 3
Page: 789716 Thrashed: 3
Page: 789717 Thrashed: 3
Page: 789718 Thrashed: 3
Page: 789719 Thrashed: 3
Page: 789720 Thrashed: 3
Page: 789721 Thrashed: 3
Page: 789722 Thrashed: 3
Page: 789723 Thrashed: 3
Page: 789724 Thrashed: 3
Page: 789725 Thrashed: 3
Page: 789726 Thrashed: 3
Page: 789727 Thrashed: 3
Page: 789728 Thrashed: 3
Page: 789729 Thrashed: 3
Page: 789730 Thrashed: 3
Page: 789731 Thrashed: 3
Page: 789732 Thrashed: 3
Page: 789733 Thrashed: 3
Page: 789734 Thrashed: 3
Page: 789735 Thrashed: 3
Page: 789736 Thrashed: 3
Page: 789737 Thrashed: 3
Page: 789738 Thrashed: 3
Page: 789739 Thrashed: 3
Page: 789740 Thrashed: 3
Page: 789741 Thrashed: 3
Page: 789742 Thrashed: 3
Page: 789743 Thrashed: 3
Page: 789744 Thrashed: 3
Page: 789745 Thrashed: 3
Page: 789746 Thrashed: 3
Page: 789747 Thrashed: 3
Page: 789748 Thrashed: 3
Page: 789749 Thrashed: 3
Page: 789750 Thrashed: 3
Page: 789751 Thrashed: 3
Page: 789752 Thrashed: 3
Page: 789753 Thrashed: 3
Page: 789754 Thrashed: 3
Page: 789755 Thrashed: 3
Page: 789756 Thrashed: 3
Page: 789757 Thrashed: 3
Page: 789758 Thrashed: 3
Page: 789759 Thrashed: 3
Page: 789760 Thrashed: 3
Page: 789761 Thrashed: 3
Page: 789762 Thrashed: 3
Page: 789763 Thrashed: 3
Page: 789764 Thrashed: 3
Page: 789765 Thrashed: 3
Page: 789766 Thrashed: 3
Page: 789767 Thrashed: 3
Page: 789768 Thrashed: 3
Page: 789769 Thrashed: 3
Page: 789770 Thrashed: 3
Page: 789771 Thrashed: 3
Page: 789772 Thrashed: 3
Page: 789773 Thrashed: 3
Page: 789774 Thrashed: 3
Page: 789775 Thrashed: 3
Page: 789776 Thrashed: 3
Page: 789777 Thrashed: 3
Page: 789778 Thrashed: 3
Page: 789779 Thrashed: 3
Page: 789780 Thrashed: 3
Page: 789781 Thrashed: 3
Page: 789782 Thrashed: 3
Page: 789783 Thrashed: 3
Page: 789784 Thrashed: 3
Page: 789785 Thrashed: 3
Page: 789786 Thrashed: 3
Page: 789787 Thrashed: 3
Page: 789788 Thrashed: 3
Page: 789789 Thrashed: 3
Page: 789790 Thrashed: 3
Page: 789791 Thrashed: 3
Page: 789792 Thrashed: 3
Page: 789793 Thrashed: 3
Page: 789794 Thrashed: 3
Page: 789795 Thrashed: 3
Page: 789796 Thrashed: 3
Page: 789797 Thrashed: 3
Page: 789798 Thrashed: 3
Page: 789799 Thrashed: 3
Page: 789800 Thrashed: 3
Page: 789801 Thrashed: 3
Page: 789802 Thrashed: 3
Page: 789803 Thrashed: 3
Page: 789804 Thrashed: 3
Page: 789805 Thrashed: 3
Page: 789806 Thrashed: 3
Page: 789807 Thrashed: 3
Page: 789808 Thrashed: 3
Page: 789809 Thrashed: 3
Page: 789810 Thrashed: 3
Page: 789811 Thrashed: 3
Page: 789812 Thrashed: 3
Page: 789813 Thrashed: 3
Page: 789814 Thrashed: 3
Page: 789815 Thrashed: 3
Page: 789816 Thrashed: 3
Page: 789817 Thrashed: 3
Page: 789818 Thrashed: 3
Page: 789819 Thrashed: 3
Page: 789820 Thrashed: 3
Page: 789821 Thrashed: 3
Page: 789822 Thrashed: 3
Page: 789823 Thrashed: 3
Page: 789824 Thrashed: 3
Page: 789825 Thrashed: 3
Page: 789826 Thrashed: 3
Page: 789827 Thrashed: 3
Page: 789828 Thrashed: 3
Page: 789829 Thrashed: 3
Page: 789830 Thrashed: 3
Page: 789831 Thrashed: 3
Page: 789832 Thrashed: 3
Page: 789833 Thrashed: 3
Page: 789834 Thrashed: 3
Page: 789835 Thrashed: 3
Page: 789836 Thrashed: 3
Page: 789837 Thrashed: 3
Page: 789838 Thrashed: 3
Page: 789839 Thrashed: 3
Page: 789840 Thrashed: 3
Page: 789841 Thrashed: 3
Page: 789842 Thrashed: 3
Page: 789843 Thrashed: 3
Page: 789844 Thrashed: 3
Page: 789845 Thrashed: 3
Page: 789846 Thrashed: 3
Page: 789847 Thrashed: 3
Page: 789848 Thrashed: 3
Page: 789849 Thrashed: 3
Page: 789850 Thrashed: 3
Page: 789851 Thrashed: 3
Page: 789852 Thrashed: 3
Page: 789853 Thrashed: 3
Page: 789854 Thrashed: 3
Page: 789855 Thrashed: 3
Page: 789856 Thrashed: 3
Page: 789857 Thrashed: 3
Page: 789858 Thrashed: 3
Page: 789859 Thrashed: 3
Page: 789860 Thrashed: 3
Page: 789861 Thrashed: 3
Page: 789862 Thrashed: 3
Page: 789863 Thrashed: 3
Page: 789864 Thrashed: 3
Page: 789865 Thrashed: 3
Page: 789866 Thrashed: 3
Page: 789867 Thrashed: 3
Page: 789868 Thrashed: 3
Page: 789869 Thrashed: 3
Page: 789870 Thrashed: 3
Page: 789871 Thrashed: 3
Page: 789872 Thrashed: 3
Page: 789873 Thrashed: 3
Page: 789874 Thrashed: 3
Page: 789875 Thrashed: 3
Page: 789876 Thrashed: 3
Page: 789877 Thrashed: 3
Page: 789878 Thrashed: 3
Page: 789879 Thrashed: 3
Page: 789880 Thrashed: 3
Page: 789881 Thrashed: 3
Page: 789882 Thrashed: 3
Page: 789883 Thrashed: 3
Page: 789884 Thrashed: 3
Page: 789885 Thrashed: 3
Page: 789886 Thrashed: 3
Page: 789887 Thrashed: 3
Page: 789888 Thrashed: 3
Page: 789889 Thrashed: 3
Page: 789890 Thrashed: 3
Page: 789891 Thrashed: 3
Page: 789892 Thrashed: 3
Page: 789893 Thrashed: 3
Page: 789894 Thrashed: 3
Page: 789895 Thrashed: 3
Page: 789896 Thrashed: 3
Page: 789897 Thrashed: 3
Page: 789898 Thrashed: 3
Page: 789899 Thrashed: 3
Page: 789900 Thrashed: 3
Page: 789901 Thrashed: 3
Page: 789902 Thrashed: 3
Page: 789903 Thrashed: 3
Page: 789904 Thrashed: 3
Page: 789905 Thrashed: 3
Page: 789906 Thrashed: 3
Page: 789907 Thrashed: 3
Page: 789908 Thrashed: 3
Page: 789909 Thrashed: 3
Page: 789910 Thrashed: 3
Page: 789911 Thrashed: 3
Page: 789912 Thrashed: 3
Page: 789913 Thrashed: 3
Page: 789914 Thrashed: 3
Page: 789915 Thrashed: 3
Page: 789916 Thrashed: 3
Page: 789917 Thrashed: 3
Page: 789918 Thrashed: 3
Page: 789919 Thrashed: 3
Page: 789920 Thrashed: 3
Page: 789921 Thrashed: 3
Page: 789922 Thrashed: 3
Page: 789923 Thrashed: 3
Page: 789924 Thrashed: 3
Page: 789925 Thrashed: 3
Page: 789926 Thrashed: 3
Page: 789927 Thrashed: 3
Page: 789928 Thrashed: 3
Page: 789929 Thrashed: 3
Page: 789930 Thrashed: 3
Page: 789931 Thrashed: 3
Page: 789932 Thrashed: 3
Page: 789933 Thrashed: 3
Page: 789934 Thrashed: 3
Page: 789935 Thrashed: 3
Page: 789936 Thrashed: 3
Page: 789937 Thrashed: 3
Page: 789938 Thrashed: 3
Page: 789939 Thrashed: 3
Page: 789940 Thrashed: 3
Page: 789941 Thrashed: 3
Page: 789942 Thrashed: 3
Page: 789943 Thrashed: 3
Page: 789944 Thrashed: 3
Page: 789945 Thrashed: 3
Page: 789946 Thrashed: 3
Page: 789947 Thrashed: 3
Page: 789948 Thrashed: 3
Page: 789949 Thrashed: 3
Page: 789950 Thrashed: 3
Page: 789951 Thrashed: 3
Page: 789952 Thrashed: 3
Page: 789953 Thrashed: 3
Page: 789954 Thrashed: 3
Page: 789955 Thrashed: 3
Page: 789956 Thrashed: 3
Page: 789957 Thrashed: 3
Page: 789958 Thrashed: 3
Page: 789959 Thrashed: 3
Page: 789960 Thrashed: 3
Page: 789961 Thrashed: 3
Page: 789962 Thrashed: 3
Page: 789963 Thrashed: 3
Page: 789964 Thrashed: 3
Page: 789965 Thrashed: 3
Page: 789966 Thrashed: 3
Page: 789967 Thrashed: 3
Page: 789968 Thrashed: 3
Page: 789969 Thrashed: 3
Page: 789970 Thrashed: 3
Page: 789971 Thrashed: 3
Page: 789972 Thrashed: 3
Page: 789973 Thrashed: 3
Page: 789974 Thrashed: 3
Page: 789975 Thrashed: 3
Page: 789976 Thrashed: 3
Page: 789977 Thrashed: 3
Page: 789978 Thrashed: 3
Page: 789979 Thrashed: 3
Page: 789980 Thrashed: 3
Page: 789981 Thrashed: 3
Page: 789982 Thrashed: 3
Page: 789983 Thrashed: 3
Page: 789984 Thrashed: 3
Page: 789985 Thrashed: 3
Page: 789986 Thrashed: 3
Page: 789987 Thrashed: 3
Page: 789988 Thrashed: 3
Page: 789989 Thrashed: 3
Page: 789990 Thrashed: 3
Page: 789991 Thrashed: 3
Page: 789992 Thrashed: 3
Page: 789993 Thrashed: 3
Page: 789994 Thrashed: 3
Page: 789995 Thrashed: 3
Page: 789996 Thrashed: 3
Page: 789997 Thrashed: 3
Page: 789998 Thrashed: 3
Page: 789999 Thrashed: 3
Page: 790000 Thrashed: 3
Page: 790001 Thrashed: 3
Page: 790002 Thrashed: 3
Page: 790003 Thrashed: 3
Page: 790004 Thrashed: 3
Page: 790005 Thrashed: 3
Page: 790006 Thrashed: 3
Page: 790007 Thrashed: 3
Page: 790008 Thrashed: 3
Page: 790009 Thrashed: 3
Page: 790010 Thrashed: 3
Page: 790011 Thrashed: 3
Page: 790012 Thrashed: 3
Page: 790013 Thrashed: 3
Page: 790014 Thrashed: 3
Page: 790015 Thrashed: 3
Page: 790016 Thrashed: 3
Page: 790017 Thrashed: 3
Page: 790018 Thrashed: 3
Page: 790019 Thrashed: 3
Page: 790020 Thrashed: 3
Page: 790021 Thrashed: 3
Page: 790022 Thrashed: 3
Page: 790023 Thrashed: 3
Page: 790024 Thrashed: 3
Page: 790025 Thrashed: 3
Page: 790026 Thrashed: 3
Page: 790027 Thrashed: 3
Page: 790028 Thrashed: 3
Page: 790029 Thrashed: 3
Page: 790030 Thrashed: 3
Page: 790031 Thrashed: 3
Page: 790032 Thrashed: 3
Page: 790033 Thrashed: 3
Page: 790034 Thrashed: 3
Page: 790035 Thrashed: 3
Page: 790036 Thrashed: 3
Page: 790037 Thrashed: 3
Page: 790038 Thrashed: 3
Page: 790039 Thrashed: 3
Page: 790040 Thrashed: 3
Page: 790041 Thrashed: 3
Page: 790042 Thrashed: 3
Page: 790043 Thrashed: 3
Page: 790044 Thrashed: 3
Page: 790045 Thrashed: 3
Page: 790046 Thrashed: 3
Page: 790047 Thrashed: 3
Page: 790048 Thrashed: 3
Page: 790049 Thrashed: 3
Page: 790050 Thrashed: 3
Page: 790051 Thrashed: 3
Page: 790052 Thrashed: 3
Page: 790053 Thrashed: 3
Page: 790054 Thrashed: 3
Page: 790055 Thrashed: 3
Page: 790056 Thrashed: 3
Page: 790057 Thrashed: 3
Page: 790058 Thrashed: 3
Page: 790059 Thrashed: 3
Page: 790060 Thrashed: 3
Page: 790061 Thrashed: 3
Page: 790062 Thrashed: 3
Page: 790063 Thrashed: 3
Page: 790064 Thrashed: 3
Page: 790065 Thrashed: 3
Page: 790066 Thrashed: 3
Page: 790067 Thrashed: 3
Page: 790068 Thrashed: 3
Page: 790069 Thrashed: 3
Page: 790070 Thrashed: 3
Page: 790071 Thrashed: 3
Page: 790072 Thrashed: 3
Page: 790073 Thrashed: 3
Page: 790074 Thrashed: 3
Page: 790075 Thrashed: 3
Page: 790076 Thrashed: 3
Page: 790077 Thrashed: 3
Page: 790078 Thrashed: 3
Page: 790079 Thrashed: 3
Page: 790080 Thrashed: 3
Page: 790081 Thrashed: 3
Page: 790082 Thrashed: 3
Page: 790083 Thrashed: 3
Page: 790084 Thrashed: 3
Page: 790085 Thrashed: 3
Page: 790086 Thrashed: 3
Page: 790087 Thrashed: 3
Page: 790088 Thrashed: 3
Page: 790089 Thrashed: 3
Page: 790090 Thrashed: 3
Page: 790091 Thrashed: 3
Page: 790092 Thrashed: 3
Page: 790093 Thrashed: 3
Page: 790094 Thrashed: 3
Page: 790095 Thrashed: 3
Page: 790096 Thrashed: 3
Page: 790097 Thrashed: 3
Page: 790098 Thrashed: 3
Page: 790099 Thrashed: 3
Page: 790100 Thrashed: 3
Page: 790101 Thrashed: 3
Page: 790102 Thrashed: 3
Page: 790103 Thrashed: 3
Page: 790104 Thrashed: 3
Page: 790105 Thrashed: 3
Page: 790106 Thrashed: 3
Page: 790107 Thrashed: 3
Page: 790108 Thrashed: 3
Page: 790109 Thrashed: 3
Page: 790110 Thrashed: 3
Page: 790111 Thrashed: 3
Page: 790112 Thrashed: 3
Page: 790113 Thrashed: 3
Page: 790114 Thrashed: 3
Page: 790115 Thrashed: 3
Page: 790116 Thrashed: 3
Page: 790117 Thrashed: 3
Page: 790118 Thrashed: 3
Page: 790119 Thrashed: 3
Page: 790120 Thrashed: 3
Page: 790121 Thrashed: 3
Page: 790122 Thrashed: 3
Page: 790123 Thrashed: 3
Page: 790124 Thrashed: 3
Page: 790125 Thrashed: 3
Page: 790126 Thrashed: 3
Page: 790127 Thrashed: 3
Page: 790128 Thrashed: 3
Page: 790129 Thrashed: 3
Page: 790130 Thrashed: 3
Page: 790131 Thrashed: 3
Page: 790132 Thrashed: 3
Page: 790133 Thrashed: 3
Page: 790134 Thrashed: 3
Page: 790135 Thrashed: 3
Page: 790136 Thrashed: 3
Page: 790137 Thrashed: 3
Page: 790138 Thrashed: 3
Page: 790139 Thrashed: 3
Page: 790140 Thrashed: 3
Page: 790141 Thrashed: 3
Page: 790142 Thrashed: 3
Page: 790143 Thrashed: 3
Page: 790144 Thrashed: 3
Page: 790145 Thrashed: 3
Page: 790146 Thrashed: 3
Page: 790147 Thrashed: 3
Page: 790148 Thrashed: 3
Page: 790149 Thrashed: 3
Page: 790150 Thrashed: 3
Page: 790151 Thrashed: 3
Page: 790152 Thrashed: 3
Page: 790153 Thrashed: 3
Page: 790154 Thrashed: 3
Page: 790155 Thrashed: 3
Page: 790156 Thrashed: 3
Page: 790157 Thrashed: 3
Page: 790158 Thrashed: 3
Page: 790159 Thrashed: 3
Page: 790160 Thrashed: 3
Page: 790161 Thrashed: 3
Page: 790162 Thrashed: 3
Page: 790163 Thrashed: 3
Page: 790164 Thrashed: 3
Page: 790165 Thrashed: 3
Page: 790166 Thrashed: 3
Page: 790167 Thrashed: 3
Page: 790168 Thrashed: 3
Page: 790169 Thrashed: 3
Page: 790170 Thrashed: 3
Page: 790171 Thrashed: 3
Page: 790172 Thrashed: 3
Page: 790173 Thrashed: 3
Page: 790174 Thrashed: 3
Page: 790175 Thrashed: 3
Page: 790176 Thrashed: 3
Page: 790177 Thrashed: 3
Page: 790178 Thrashed: 3
Page: 790179 Thrashed: 3
Page: 790180 Thrashed: 3
Page: 790181 Thrashed: 3
Page: 790182 Thrashed: 3
Page: 790183 Thrashed: 3
Page: 790184 Thrashed: 3
Page: 790185 Thrashed: 3
Page: 790186 Thrashed: 3
Page: 790187 Thrashed: 3
Page: 790188 Thrashed: 3
Page: 790189 Thrashed: 3
Page: 790190 Thrashed: 3
Page: 790191 Thrashed: 3
Page: 790192 Thrashed: 3
Page: 790193 Thrashed: 3
Page: 790194 Thrashed: 3
Page: 790195 Thrashed: 3
Page: 790196 Thrashed: 3
Page: 790197 Thrashed: 3
Page: 790198 Thrashed: 3
Page: 790199 Thrashed: 3
Page: 790200 Thrashed: 3
Page: 790201 Thrashed: 3
Page: 790202 Thrashed: 3
Page: 790203 Thrashed: 3
Page: 790204 Thrashed: 3
Page: 790205 Thrashed: 3
Page: 790206 Thrashed: 3
Page: 790207 Thrashed: 3
Page: 790208 Thrashed: 3
Page: 790209 Thrashed: 3
Page: 790210 Thrashed: 3
Page: 790211 Thrashed: 3
Page: 790212 Thrashed: 3
Page: 790213 Thrashed: 3
Page: 790214 Thrashed: 3
Page: 790215 Thrashed: 3
Page: 790216 Thrashed: 3
Page: 790217 Thrashed: 3
Page: 790218 Thrashed: 3
Page: 790219 Thrashed: 3
Page: 790220 Thrashed: 3
Page: 790221 Thrashed: 3
Page: 790222 Thrashed: 3
Page: 790223 Thrashed: 3
Page: 790224 Thrashed: 3
Page: 790225 Thrashed: 3
Page: 790226 Thrashed: 3
Page: 790227 Thrashed: 3
Page: 790228 Thrashed: 3
Page: 790229 Thrashed: 3
Page: 790230 Thrashed: 3
Page: 790231 Thrashed: 3
Page: 790232 Thrashed: 3
Page: 790233 Thrashed: 3
Page: 790234 Thrashed: 3
Page: 790235 Thrashed: 3
Page: 790236 Thrashed: 3
Page: 790237 Thrashed: 3
Page: 790238 Thrashed: 3
Page: 790239 Thrashed: 3
Page: 790240 Thrashed: 3
Page: 790241 Thrashed: 3
Page: 790242 Thrashed: 3
Page: 790243 Thrashed: 3
Page: 790244 Thrashed: 3
Page: 790245 Thrashed: 3
Page: 790246 Thrashed: 3
Page: 790247 Thrashed: 3
Page: 790248 Thrashed: 3
Page: 790249 Thrashed: 3
Page: 790250 Thrashed: 3
Page: 790251 Thrashed: 3
Page: 790252 Thrashed: 3
Page: 790253 Thrashed: 3
Page: 790254 Thrashed: 3
Page: 790255 Thrashed: 3
Page: 790256 Thrashed: 3
Page: 790257 Thrashed: 3
Page: 790258 Thrashed: 3
Page: 790259 Thrashed: 3
Page: 790260 Thrashed: 3
Page: 790261 Thrashed: 3
Page: 790262 Thrashed: 3
Page: 790263 Thrashed: 3
Page: 790264 Thrashed: 3
Page: 790265 Thrashed: 3
Page: 790266 Thrashed: 3
Page: 790267 Thrashed: 3
Page: 790268 Thrashed: 3
Page: 790269 Thrashed: 3
Page: 790270 Thrashed: 3
Page: 790271 Thrashed: 3
Page: 790272 Thrashed: 3
Page: 790273 Thrashed: 3
Page: 790274 Thrashed: 3
Page: 790275 Thrashed: 3
Page: 790276 Thrashed: 3
Page: 790277 Thrashed: 3
Page: 790278 Thrashed: 3
Page: 790279 Thrashed: 3
Page: 790280 Thrashed: 3
Page: 790281 Thrashed: 3
Page: 790282 Thrashed: 3
Page: 790283 Thrashed: 3
Page: 790284 Thrashed: 3
Page: 790285 Thrashed: 3
Page: 790286 Thrashed: 3
Page: 790287 Thrashed: 3
Page: 790288 Thrashed: 3
Page: 790289 Thrashed: 3
Page: 790290 Thrashed: 3
Page: 790291 Thrashed: 3
Page: 790292 Thrashed: 3
Page: 790293 Thrashed: 3
Page: 790294 Thrashed: 3
Page: 790295 Thrashed: 3
Page: 790296 Thrashed: 3
Page: 790297 Thrashed: 3
Page: 790298 Thrashed: 3
Page: 790299 Thrashed: 3
Page: 790300 Thrashed: 3
Page: 790301 Thrashed: 3
Page: 790302 Thrashed: 3
Page: 790303 Thrashed: 3
Page: 790304 Thrashed: 3
Page: 790305 Thrashed: 3
Page: 790306 Thrashed: 3
Page: 790307 Thrashed: 3
Page: 790308 Thrashed: 3
Page: 790309 Thrashed: 3
Page: 790310 Thrashed: 3
Page: 790311 Thrashed: 3
Page: 790312 Thrashed: 3
Page: 790313 Thrashed: 3
Page: 790314 Thrashed: 3
Page: 790315 Thrashed: 3
Page: 790316 Thrashed: 3
Page: 790317 Thrashed: 3
Page: 790318 Thrashed: 3
Page: 790319 Thrashed: 3
Page: 790320 Thrashed: 3
Page: 790321 Thrashed: 3
Page: 790322 Thrashed: 3
Page: 790323 Thrashed: 3
Page: 790324 Thrashed: 3
Page: 790325 Thrashed: 3
Page: 790326 Thrashed: 3
Page: 790327 Thrashed: 3
Page: 790328 Thrashed: 3
Page: 790329 Thrashed: 3
Page: 790330 Thrashed: 3
Page: 790331 Thrashed: 3
Page: 790332 Thrashed: 3
Page: 790333 Thrashed: 3
Page: 790334 Thrashed: 3
Page: 790335 Thrashed: 3
Page: 790336 Thrashed: 3
Page: 790337 Thrashed: 3
Page: 790338 Thrashed: 3
Page: 790339 Thrashed: 3
Page: 790340 Thrashed: 3
Page: 790341 Thrashed: 3
Page: 790342 Thrashed: 3
Page: 790343 Thrashed: 3
Page: 790344 Thrashed: 3
Page: 790345 Thrashed: 3
Page: 790346 Thrashed: 3
Page: 790347 Thrashed: 3
Page: 790348 Thrashed: 3
Page: 790349 Thrashed: 3
Page: 790350 Thrashed: 3
Page: 790351 Thrashed: 3
Page: 790352 Thrashed: 3
Page: 790353 Thrashed: 3
Page: 790354 Thrashed: 3
Page: 790355 Thrashed: 3
Page: 790356 Thrashed: 3
Page: 790357 Thrashed: 3
Page: 790358 Thrashed: 3
Page: 790359 Thrashed: 3
Page: 790360 Thrashed: 3
Page: 790361 Thrashed: 3
Page: 790362 Thrashed: 3
Page: 790363 Thrashed: 3
Page: 790364 Thrashed: 3
Page: 790365 Thrashed: 3
Page: 790366 Thrashed: 3
Page: 790367 Thrashed: 3
Page: 790368 Thrashed: 3
Page: 790369 Thrashed: 3
Page: 790370 Thrashed: 3
Page: 790371 Thrashed: 3
Page: 790372 Thrashed: 3
Page: 790373 Thrashed: 3
Page: 790374 Thrashed: 3
Page: 790375 Thrashed: 3
Page: 790376 Thrashed: 3
Page: 790377 Thrashed: 3
Page: 790378 Thrashed: 3
Page: 790379 Thrashed: 3
Page: 790380 Thrashed: 3
Page: 790381 Thrashed: 3
Page: 790382 Thrashed: 3
Page: 790383 Thrashed: 3
Page: 790384 Thrashed: 3
Page: 790385 Thrashed: 3
Page: 790386 Thrashed: 3
Page: 790387 Thrashed: 3
Page: 790388 Thrashed: 3
Page: 790389 Thrashed: 3
Page: 790390 Thrashed: 3
Page: 790391 Thrashed: 3
Page: 790392 Thrashed: 3
Page: 790393 Thrashed: 3
Page: 790394 Thrashed: 3
Page: 790395 Thrashed: 3
Page: 790396 Thrashed: 3
Page: 790397 Thrashed: 3
Page: 790398 Thrashed: 3
Page: 790399 Thrashed: 3
Page: 790400 Thrashed: 3
Page: 790401 Thrashed: 3
Page: 790402 Thrashed: 3
Page: 790403 Thrashed: 3
Page: 790404 Thrashed: 3
Page: 790405 Thrashed: 3
Page: 790406 Thrashed: 3
Page: 790407 Thrashed: 3
Page: 790408 Thrashed: 3
Page: 790409 Thrashed: 3
Page: 790410 Thrashed: 3
Page: 790411 Thrashed: 3
Page: 790412 Thrashed: 3
Page: 790413 Thrashed: 3
Page: 790414 Thrashed: 3
Page: 790415 Thrashed: 3
Page: 790416 Thrashed: 3
Page: 790417 Thrashed: 3
Page: 790418 Thrashed: 3
Page: 790419 Thrashed: 3
Page: 790420 Thrashed: 3
Page: 790421 Thrashed: 3
Page: 790422 Thrashed: 3
Page: 790423 Thrashed: 3
Page: 790424 Thrashed: 3
Page: 790425 Thrashed: 3
Page: 790426 Thrashed: 3
Page: 790427 Thrashed: 3
Page: 790428 Thrashed: 3
Page: 790429 Thrashed: 3
Page: 790430 Thrashed: 3
Page: 790431 Thrashed: 3
Page: 790432 Thrashed: 3
Page: 790433 Thrashed: 3
Page: 790434 Thrashed: 3
Page: 790435 Thrashed: 3
Page: 790436 Thrashed: 3
Page: 790437 Thrashed: 3
Page: 790438 Thrashed: 3
Page: 790439 Thrashed: 3
Page: 790440 Thrashed: 3
Page: 790441 Thrashed: 3
Page: 790442 Thrashed: 3
Page: 790443 Thrashed: 3
Page: 790444 Thrashed: 3
Page: 790445 Thrashed: 3
Page: 790446 Thrashed: 3
Page: 790447 Thrashed: 3
Page: 790448 Thrashed: 3
Page: 790449 Thrashed: 3
Page: 790450 Thrashed: 3
Page: 790451 Thrashed: 3
Page: 790452 Thrashed: 3
Page: 790453 Thrashed: 3
Page: 790454 Thrashed: 3
Page: 790455 Thrashed: 3
Page: 790456 Thrashed: 3
Page: 790457 Thrashed: 3
Page: 790458 Thrashed: 3
Page: 790459 Thrashed: 3
Page: 790460 Thrashed: 3
Page: 790461 Thrashed: 3
Page: 790462 Thrashed: 3
Page: 790463 Thrashed: 3
Page: 790464 Thrashed: 3
Page: 790465 Thrashed: 3
Page: 790466 Thrashed: 3
Page: 790467 Thrashed: 3
Page: 790468 Thrashed: 3
Page: 790469 Thrashed: 3
Page: 790470 Thrashed: 3
Page: 790471 Thrashed: 3
Page: 790472 Thrashed: 3
Page: 790473 Thrashed: 3
Page: 790474 Thrashed: 3
Page: 790475 Thrashed: 3
Page: 790476 Thrashed: 3
Page: 790477 Thrashed: 3
Page: 790478 Thrashed: 3
Page: 790479 Thrashed: 3
Page: 790480 Thrashed: 3
Page: 790481 Thrashed: 3
Page: 790482 Thrashed: 3
Page: 790483 Thrashed: 3
Page: 790484 Thrashed: 3
Page: 790485 Thrashed: 3
Page: 790486 Thrashed: 3
Page: 790487 Thrashed: 3
Page: 790488 Thrashed: 3
Page: 790489 Thrashed: 3
Page: 790490 Thrashed: 3
Page: 790491 Thrashed: 3
Page: 790492 Thrashed: 3
Page: 790493 Thrashed: 3
Page: 790494 Thrashed: 3
Page: 790495 Thrashed: 3
Page: 790496 Thrashed: 3
Page: 790497 Thrashed: 3
Page: 790498 Thrashed: 3
Page: 790499 Thrashed: 3
Page: 790500 Thrashed: 3
Page: 790501 Thrashed: 3
Page: 790502 Thrashed: 3
Page: 790503 Thrashed: 3
Page: 790504 Thrashed: 3
Page: 790505 Thrashed: 3
Page: 790506 Thrashed: 3
Page: 790507 Thrashed: 3
Page: 790508 Thrashed: 3
Page: 790509 Thrashed: 3
Page: 790510 Thrashed: 3
Page: 790511 Thrashed: 3
Page: 790512 Thrashed: 3
Page: 790513 Thrashed: 3
Page: 790514 Thrashed: 3
Page: 790515 Thrashed: 3
Page: 790516 Thrashed: 3
Page: 790517 Thrashed: 3
Page: 790518 Thrashed: 3
Page: 790519 Thrashed: 3
Page: 790520 Thrashed: 3
Page: 790521 Thrashed: 3
Page: 790522 Thrashed: 3
Page: 790523 Thrashed: 3
Page: 790524 Thrashed: 3
Page: 790525 Thrashed: 3
Page: 790526 Thrashed: 3
Page: 790527 Thrashed: 3
Page: 790528 Thrashed: 6
Page: 790529 Thrashed: 6
Page: 790530 Thrashed: 6
Page: 790531 Thrashed: 6
Page: 790532 Thrashed: 6
Page: 790533 Thrashed: 6
Page: 790534 Thrashed: 6
Page: 790535 Thrashed: 6
Page: 790536 Thrashed: 6
Page: 790537 Thrashed: 6
Page: 790538 Thrashed: 6
Page: 790539 Thrashed: 6
Page: 790540 Thrashed: 6
Page: 790541 Thrashed: 6
Page: 790542 Thrashed: 6
Page: 790543 Thrashed: 6
Page: 790544 Thrashed: 6
Page: 790545 Thrashed: 6
Page: 790546 Thrashed: 6
Page: 790547 Thrashed: 6
Page: 790548 Thrashed: 6
Page: 790549 Thrashed: 6
Page: 790550 Thrashed: 6
Page: 790551 Thrashed: 6
Page: 790552 Thrashed: 6
Page: 790553 Thrashed: 6
Page: 790554 Thrashed: 6
Page: 790555 Thrashed: 6
Page: 790556 Thrashed: 6
Page: 790557 Thrashed: 6
Page: 790558 Thrashed: 6
Page: 790559 Thrashed: 6
Page: 790560 Thrashed: 6
Page: 790561 Thrashed: 6
Page: 790562 Thrashed: 6
Page: 790563 Thrashed: 6
Page: 790564 Thrashed: 6
Page: 790565 Thrashed: 6
Page: 790566 Thrashed: 6
Page: 790567 Thrashed: 6
Page: 790568 Thrashed: 6
Page: 790569 Thrashed: 6
Page: 790570 Thrashed: 6
Page: 790571 Thrashed: 6
Page: 790572 Thrashed: 6
Page: 790573 Thrashed: 6
Page: 790574 Thrashed: 6
Page: 790575 Thrashed: 6
Page: 790576 Thrashed: 6
Page: 790577 Thrashed: 6
Page: 790578 Thrashed: 6
Page: 790579 Thrashed: 6
Page: 790580 Thrashed: 6
Page: 790581 Thrashed: 6
Page: 790582 Thrashed: 6
Page: 790583 Thrashed: 6
Page: 790584 Thrashed: 6
Page: 790585 Thrashed: 6
Page: 790586 Thrashed: 6
Page: 790587 Thrashed: 6
Page: 790588 Thrashed: 6
Page: 790589 Thrashed: 6
Page: 790590 Thrashed: 6
Page: 790591 Thrashed: 6
Page: 790592 Thrashed: 6
Page: 790593 Thrashed: 6
Page: 790594 Thrashed: 6
Page: 790595 Thrashed: 6
Page: 790596 Thrashed: 6
Page: 790597 Thrashed: 6
Page: 790598 Thrashed: 6
Page: 790599 Thrashed: 6
Page: 790600 Thrashed: 6
Page: 790601 Thrashed: 6
Page: 790602 Thrashed: 6
Page: 790603 Thrashed: 6
Page: 790604 Thrashed: 6
Page: 790605 Thrashed: 6
Page: 790606 Thrashed: 6
Page: 790607 Thrashed: 6
Page: 790608 Thrashed: 6
Page: 790609 Thrashed: 6
Page: 790610 Thrashed: 6
Page: 790611 Thrashed: 6
Page: 790612 Thrashed: 6
Page: 790613 Thrashed: 6
Page: 790614 Thrashed: 6
Page: 790615 Thrashed: 6
Page: 790616 Thrashed: 6
Page: 790617 Thrashed: 6
Page: 790618 Thrashed: 6
Page: 790619 Thrashed: 6
Page: 790620 Thrashed: 6
Page: 790621 Thrashed: 6
Page: 790622 Thrashed: 6
Page: 790623 Thrashed: 6
Page: 790624 Thrashed: 6
Page: 790625 Thrashed: 6
Page: 790626 Thrashed: 6
Page: 790627 Thrashed: 6
Page: 790628 Thrashed: 6
Page: 790629 Thrashed: 6
Page: 790630 Thrashed: 6
Page: 790631 Thrashed: 6
Page: 790632 Thrashed: 6
Page: 790633 Thrashed: 6
Page: 790634 Thrashed: 6
Page: 790635 Thrashed: 6
Page: 790636 Thrashed: 6
Page: 790637 Thrashed: 6
Page: 790638 Thrashed: 6
Page: 790639 Thrashed: 6
Page: 790640 Thrashed: 6
Page: 790641 Thrashed: 6
Page: 790642 Thrashed: 6
Page: 790643 Thrashed: 6
Page: 790644 Thrashed: 6
Page: 790645 Thrashed: 6
Page: 790646 Thrashed: 6
Page: 790647 Thrashed: 6
Page: 790648 Thrashed: 6
Page: 790649 Thrashed: 6
Page: 790650 Thrashed: 6
Page: 790651 Thrashed: 6
Page: 790652 Thrashed: 6
Page: 790653 Thrashed: 6
Page: 790654 Thrashed: 6
Page: 790655 Thrashed: 6
Page: 790656 Thrashed: 6
Page: 790657 Thrashed: 6
Page: 790658 Thrashed: 6
Page: 790659 Thrashed: 6
Page: 790660 Thrashed: 6
Page: 790661 Thrashed: 6
Page: 790662 Thrashed: 6
Page: 790663 Thrashed: 6
Page: 790664 Thrashed: 6
Page: 790665 Thrashed: 6
Page: 790666 Thrashed: 6
Page: 790667 Thrashed: 6
Page: 790668 Thrashed: 6
Page: 790669 Thrashed: 6
Page: 790670 Thrashed: 6
Page: 790671 Thrashed: 6
Page: 790672 Thrashed: 6
Page: 790673 Thrashed: 6
Page: 790674 Thrashed: 6
Page: 790675 Thrashed: 6
Page: 790676 Thrashed: 6
Page: 790677 Thrashed: 6
Page: 790678 Thrashed: 6
Page: 790679 Thrashed: 6
Page: 790680 Thrashed: 6
Page: 790681 Thrashed: 6
Page: 790682 Thrashed: 6
Page: 790683 Thrashed: 6
Page: 790684 Thrashed: 6
Page: 790685 Thrashed: 6
Page: 790686 Thrashed: 6
Page: 790687 Thrashed: 6
Page: 790688 Thrashed: 6
Page: 790689 Thrashed: 6
Page: 790690 Thrashed: 6
Page: 790691 Thrashed: 6
Page: 790692 Thrashed: 6
Page: 790693 Thrashed: 6
Page: 790694 Thrashed: 6
Page: 790695 Thrashed: 6
Page: 790696 Thrashed: 6
Page: 790697 Thrashed: 6
Page: 790698 Thrashed: 6
Page: 790699 Thrashed: 6
Page: 790700 Thrashed: 6
Page: 790701 Thrashed: 6
Page: 790702 Thrashed: 6
Page: 790703 Thrashed: 6
Page: 790704 Thrashed: 6
Page: 790705 Thrashed: 6
Page: 790706 Thrashed: 6
Page: 790707 Thrashed: 6
Page: 790708 Thrashed: 6
Page: 790709 Thrashed: 6
Page: 790710 Thrashed: 6
Page: 790711 Thrashed: 6
Page: 790712 Thrashed: 6
Page: 790713 Thrashed: 6
Page: 790714 Thrashed: 6
Page: 790715 Thrashed: 6
Page: 790716 Thrashed: 6
Page: 790717 Thrashed: 6
Page: 790718 Thrashed: 6
Page: 790719 Thrashed: 6
Page: 790720 Thrashed: 6
Page: 790721 Thrashed: 6
Page: 790722 Thrashed: 6
Page: 790723 Thrashed: 6
Page: 790724 Thrashed: 6
Page: 790725 Thrashed: 6
Page: 790726 Thrashed: 6
Page: 790727 Thrashed: 6
Page: 790728 Thrashed: 6
Page: 790729 Thrashed: 6
Page: 790730 Thrashed: 6
Page: 790731 Thrashed: 6
Page: 790732 Thrashed: 6
Page: 790733 Thrashed: 6
Page: 790734 Thrashed: 6
Page: 790735 Thrashed: 6
Page: 790736 Thrashed: 6
Page: 790737 Thrashed: 6
Page: 790738 Thrashed: 6
Page: 790739 Thrashed: 6
Page: 790740 Thrashed: 6
Page: 790741 Thrashed: 6
Page: 790742 Thrashed: 6
Page: 790743 Thrashed: 6
Page: 790744 Thrashed: 6
Page: 790745 Thrashed: 6
Page: 790746 Thrashed: 6
Page: 790747 Thrashed: 6
Page: 790748 Thrashed: 6
Page: 790749 Thrashed: 6
Page: 790750 Thrashed: 6
Page: 790751 Thrashed: 6
Page: 790752 Thrashed: 6
Page: 790753 Thrashed: 6
Page: 790754 Thrashed: 6
Page: 790755 Thrashed: 6
Page: 790756 Thrashed: 6
Page: 790757 Thrashed: 6
Page: 790758 Thrashed: 6
Page: 790759 Thrashed: 6
Page: 790760 Thrashed: 6
Page: 790761 Thrashed: 6
Page: 790762 Thrashed: 6
Page: 790763 Thrashed: 6
Page: 790764 Thrashed: 6
Page: 790765 Thrashed: 6
Page: 790766 Thrashed: 6
Page: 790767 Thrashed: 6
Page: 790768 Thrashed: 6
Page: 790769 Thrashed: 6
Page: 790770 Thrashed: 6
Page: 790771 Thrashed: 6
Page: 790772 Thrashed: 6
Page: 790773 Thrashed: 6
Page: 790774 Thrashed: 6
Page: 790775 Thrashed: 6
Page: 790776 Thrashed: 6
Page: 790777 Thrashed: 6
Page: 790778 Thrashed: 6
Page: 790779 Thrashed: 6
Page: 790780 Thrashed: 6
Page: 790781 Thrashed: 6
Page: 790782 Thrashed: 6
Page: 790783 Thrashed: 6
Page: 790784 Thrashed: 6
Page: 790785 Thrashed: 6
Page: 790786 Thrashed: 6
Page: 790787 Thrashed: 6
Page: 790788 Thrashed: 6
Page: 790789 Thrashed: 6
Page: 790790 Thrashed: 6
Page: 790791 Thrashed: 6
Page: 790792 Thrashed: 6
Page: 790793 Thrashed: 6
Page: 790794 Thrashed: 6
Page: 790795 Thrashed: 6
Page: 790796 Thrashed: 6
Page: 790797 Thrashed: 6
Page: 790798 Thrashed: 6
Page: 790799 Thrashed: 6
Page: 790800 Thrashed: 6
Page: 790801 Thrashed: 6
Page: 790802 Thrashed: 6
Page: 790803 Thrashed: 6
Page: 790804 Thrashed: 6
Page: 790805 Thrashed: 6
Page: 790806 Thrashed: 6
Page: 790807 Thrashed: 6
Page: 790808 Thrashed: 6
Page: 790809 Thrashed: 6
Page: 790810 Thrashed: 6
Page: 790811 Thrashed: 6
Page: 790812 Thrashed: 6
Page: 790813 Thrashed: 6
Page: 790814 Thrashed: 6
Page: 790815 Thrashed: 6
Page: 790816 Thrashed: 6
Page: 790817 Thrashed: 6
Page: 790818 Thrashed: 6
Page: 790819 Thrashed: 6
Page: 790820 Thrashed: 6
Page: 790821 Thrashed: 6
Page: 790822 Thrashed: 6
Page: 790823 Thrashed: 6
Page: 790824 Thrashed: 6
Page: 790825 Thrashed: 6
Page: 790826 Thrashed: 6
Page: 790827 Thrashed: 6
Page: 790828 Thrashed: 6
Page: 790829 Thrashed: 6
Page: 790830 Thrashed: 6
Page: 790831 Thrashed: 6
Page: 790832 Thrashed: 6
Page: 790833 Thrashed: 6
Page: 790834 Thrashed: 6
Page: 790835 Thrashed: 6
Page: 790836 Thrashed: 6
Page: 790837 Thrashed: 6
Page: 790838 Thrashed: 6
Page: 790839 Thrashed: 6
Page: 790840 Thrashed: 6
Page: 790841 Thrashed: 6
Page: 790842 Thrashed: 6
Page: 790843 Thrashed: 6
Page: 790844 Thrashed: 6
Page: 790845 Thrashed: 6
Page: 790846 Thrashed: 6
Page: 790847 Thrashed: 6
Page: 790848 Thrashed: 6
Page: 790849 Thrashed: 6
Page: 790850 Thrashed: 6
Page: 790851 Thrashed: 6
Page: 790852 Thrashed: 6
Page: 790853 Thrashed: 6
Page: 790854 Thrashed: 6
Page: 790855 Thrashed: 6
Page: 790856 Thrashed: 6
Page: 790857 Thrashed: 6
Page: 790858 Thrashed: 6
Page: 790859 Thrashed: 6
Page: 790860 Thrashed: 6
Page: 790861 Thrashed: 6
Page: 790862 Thrashed: 6
Page: 790863 Thrashed: 6
Page: 790864 Thrashed: 6
Page: 790865 Thrashed: 6
Page: 790866 Thrashed: 6
Page: 790867 Thrashed: 6
Page: 790868 Thrashed: 6
Page: 790869 Thrashed: 6
Page: 790870 Thrashed: 6
Page: 790871 Thrashed: 6
Page: 790872 Thrashed: 6
Page: 790873 Thrashed: 6
Page: 790874 Thrashed: 6
Page: 790875 Thrashed: 6
Page: 790876 Thrashed: 6
Page: 790877 Thrashed: 6
Page: 790878 Thrashed: 6
Page: 790879 Thrashed: 6
Page: 790880 Thrashed: 6
Page: 790881 Thrashed: 6
Page: 790882 Thrashed: 6
Page: 790883 Thrashed: 6
Page: 790884 Thrashed: 6
Page: 790885 Thrashed: 6
Page: 790886 Thrashed: 6
Page: 790887 Thrashed: 6
Page: 790888 Thrashed: 6
Page: 790889 Thrashed: 6
Page: 790890 Thrashed: 6
Page: 790891 Thrashed: 6
Page: 790892 Thrashed: 6
Page: 790893 Thrashed: 6
Page: 790894 Thrashed: 6
Page: 790895 Thrashed: 6
Page: 790896 Thrashed: 6
Page: 790897 Thrashed: 6
Page: 790898 Thrashed: 6
Page: 790899 Thrashed: 6
Page: 790900 Thrashed: 6
Page: 790901 Thrashed: 6
Page: 790902 Thrashed: 6
Page: 790903 Thrashed: 6
Page: 790904 Thrashed: 6
Page: 790905 Thrashed: 6
Page: 790906 Thrashed: 6
Page: 790907 Thrashed: 6
Page: 790908 Thrashed: 6
Page: 790909 Thrashed: 6
Page: 790910 Thrashed: 6
Page: 790911 Thrashed: 6
Page: 790912 Thrashed: 6
Page: 790913 Thrashed: 6
Page: 790914 Thrashed: 6
Page: 790915 Thrashed: 6
Page: 790916 Thrashed: 6
Page: 790917 Thrashed: 6
Page: 790918 Thrashed: 6
Page: 790919 Thrashed: 6
Page: 790920 Thrashed: 6
Page: 790921 Thrashed: 6
Page: 790922 Thrashed: 6
Page: 790923 Thrashed: 6
Page: 790924 Thrashed: 6
Page: 790925 Thrashed: 6
Page: 790926 Thrashed: 6
Page: 790927 Thrashed: 6
Page: 790928 Thrashed: 6
Page: 790929 Thrashed: 6
Page: 790930 Thrashed: 6
Page: 790931 Thrashed: 6
Page: 790932 Thrashed: 6
Page: 790933 Thrashed: 6
Page: 790934 Thrashed: 6
Page: 790935 Thrashed: 6
Page: 790936 Thrashed: 6
Page: 790937 Thrashed: 6
Page: 790938 Thrashed: 6
Page: 790939 Thrashed: 6
Page: 790940 Thrashed: 6
Page: 790941 Thrashed: 6
Page: 790942 Thrashed: 6
Page: 790943 Thrashed: 6
Page: 790944 Thrashed: 6
Page: 790945 Thrashed: 6
Page: 790946 Thrashed: 6
Page: 790947 Thrashed: 6
Page: 790948 Thrashed: 6
Page: 790949 Thrashed: 6
Page: 790950 Thrashed: 6
Page: 790951 Thrashed: 6
Page: 790952 Thrashed: 6
Page: 790953 Thrashed: 6
Page: 790954 Thrashed: 6
Page: 790955 Thrashed: 6
Page: 790956 Thrashed: 6
Page: 790957 Thrashed: 6
Page: 790958 Thrashed: 6
Page: 790959 Thrashed: 6
Page: 790960 Thrashed: 6
Page: 790961 Thrashed: 6
Page: 790962 Thrashed: 6
Page: 790963 Thrashed: 6
Page: 790964 Thrashed: 6
Page: 790965 Thrashed: 6
Page: 790966 Thrashed: 6
Page: 790967 Thrashed: 6
Page: 790968 Thrashed: 6
Page: 790969 Thrashed: 6
Page: 790970 Thrashed: 6
Page: 790971 Thrashed: 6
Page: 790972 Thrashed: 6
Page: 790973 Thrashed: 6
Page: 790974 Thrashed: 6
Page: 790975 Thrashed: 6
Page: 790976 Thrashed: 6
Page: 790977 Thrashed: 6
Page: 790978 Thrashed: 6
Page: 790979 Thrashed: 6
Page: 790980 Thrashed: 6
Page: 790981 Thrashed: 6
Page: 790982 Thrashed: 6
Page: 790983 Thrashed: 6
Page: 790984 Thrashed: 6
Page: 790985 Thrashed: 6
Page: 790986 Thrashed: 6
Page: 790987 Thrashed: 6
Page: 790988 Thrashed: 6
Page: 790989 Thrashed: 6
Page: 790990 Thrashed: 6
Page: 790991 Thrashed: 6
Page: 790992 Thrashed: 6
Page: 790993 Thrashed: 6
Page: 790994 Thrashed: 6
Page: 790995 Thrashed: 6
Page: 790996 Thrashed: 6
Page: 790997 Thrashed: 6
Page: 790998 Thrashed: 6
Page: 790999 Thrashed: 6
Page: 791000 Thrashed: 6
Page: 791001 Thrashed: 6
Page: 791002 Thrashed: 6
Page: 791003 Thrashed: 6
Page: 791004 Thrashed: 6
Page: 791005 Thrashed: 6
Page: 791006 Thrashed: 6
Page: 791007 Thrashed: 6
Page: 791008 Thrashed: 6
Page: 791009 Thrashed: 6
Page: 791010 Thrashed: 6
Page: 791011 Thrashed: 6
Page: 791012 Thrashed: 6
Page: 791013 Thrashed: 6
Page: 791014 Thrashed: 6
Page: 791015 Thrashed: 6
Page: 791016 Thrashed: 6
Page: 791017 Thrashed: 6
Page: 791018 Thrashed: 6
Page: 791019 Thrashed: 6
Page: 791020 Thrashed: 6
Page: 791021 Thrashed: 6
Page: 791022 Thrashed: 6
Page: 791023 Thrashed: 6
Page: 791024 Thrashed: 6
Page: 791025 Thrashed: 6
Page: 791026 Thrashed: 6
Page: 791027 Thrashed: 6
Page: 791028 Thrashed: 6
Page: 791029 Thrashed: 6
Page: 791030 Thrashed: 6
Page: 791031 Thrashed: 6
Page: 791032 Thrashed: 6
Page: 791033 Thrashed: 6
Page: 791034 Thrashed: 6
Page: 791035 Thrashed: 6
Page: 791036 Thrashed: 6
Page: 791037 Thrashed: 6
Page: 791038 Thrashed: 6
Page: 791039 Thrashed: 6
Page: 791040 Thrashed: 6
Page: 791041 Thrashed: 6
Page: 791042 Thrashed: 6
Page: 791043 Thrashed: 6
Page: 791044 Thrashed: 6
Page: 791045 Thrashed: 6
Page: 791046 Thrashed: 6
Page: 791047 Thrashed: 6
Page: 791048 Thrashed: 6
Page: 791049 Thrashed: 6
Page: 791050 Thrashed: 6
Page: 791051 Thrashed: 6
Page: 791052 Thrashed: 6
Page: 791053 Thrashed: 6
Page: 791054 Thrashed: 6
Page: 791055 Thrashed: 6
Page: 791056 Thrashed: 6
Page: 791057 Thrashed: 6
Page: 791058 Thrashed: 6
Page: 791059 Thrashed: 6
Page: 791060 Thrashed: 6
Page: 791061 Thrashed: 6
Page: 791062 Thrashed: 6
Page: 791063 Thrashed: 6
Page: 791064 Thrashed: 6
Page: 791065 Thrashed: 6
Page: 791066 Thrashed: 6
Page: 791067 Thrashed: 6
Page: 791068 Thrashed: 6
Page: 791069 Thrashed: 6
Page: 791070 Thrashed: 6
Page: 791071 Thrashed: 6
Page: 791072 Thrashed: 6
Page: 791073 Thrashed: 6
Page: 791074 Thrashed: 6
Page: 791075 Thrashed: 6
Page: 791076 Thrashed: 6
Page: 791077 Thrashed: 6
Page: 791078 Thrashed: 6
Page: 791079 Thrashed: 6
Page: 791080 Thrashed: 6
Page: 791081 Thrashed: 6
Page: 791082 Thrashed: 6
Page: 791083 Thrashed: 6
Page: 791084 Thrashed: 6
Page: 791085 Thrashed: 6
Page: 791086 Thrashed: 6
Page: 791087 Thrashed: 6
Page: 791088 Thrashed: 6
Page: 791089 Thrashed: 6
Page: 791090 Thrashed: 6
Page: 791091 Thrashed: 6
Page: 791092 Thrashed: 6
Page: 791093 Thrashed: 6
Page: 791094 Thrashed: 6
Page: 791095 Thrashed: 6
Page: 791096 Thrashed: 6
Page: 791097 Thrashed: 6
Page: 791098 Thrashed: 6
Page: 791099 Thrashed: 6
Page: 791100 Thrashed: 6
Page: 791101 Thrashed: 6
Page: 791102 Thrashed: 6
Page: 791103 Thrashed: 6
Page: 791104 Thrashed: 6
Page: 791105 Thrashed: 6
Page: 791106 Thrashed: 6
Page: 791107 Thrashed: 6
Page: 791108 Thrashed: 6
Page: 791109 Thrashed: 6
Page: 791110 Thrashed: 6
Page: 791111 Thrashed: 6
Page: 791112 Thrashed: 6
Page: 791113 Thrashed: 6
Page: 791114 Thrashed: 6
Page: 791115 Thrashed: 6
Page: 791116 Thrashed: 6
Page: 791117 Thrashed: 6
Page: 791118 Thrashed: 6
Page: 791119 Thrashed: 6
Page: 791120 Thrashed: 6
Page: 791121 Thrashed: 6
Page: 791122 Thrashed: 6
Page: 791123 Thrashed: 6
Page: 791124 Thrashed: 6
Page: 791125 Thrashed: 6
Page: 791126 Thrashed: 6
Page: 791127 Thrashed: 6
Page: 791128 Thrashed: 6
Page: 791129 Thrashed: 6
Page: 791130 Thrashed: 6
Page: 791131 Thrashed: 6
Page: 791132 Thrashed: 6
Page: 791133 Thrashed: 6
Page: 791134 Thrashed: 6
Page: 791135 Thrashed: 6
Page: 791136 Thrashed: 6
Page: 791137 Thrashed: 6
Page: 791138 Thrashed: 6
Page: 791139 Thrashed: 6
Page: 791140 Thrashed: 6
Page: 791141 Thrashed: 6
Page: 791142 Thrashed: 6
Page: 791143 Thrashed: 6
Page: 791144 Thrashed: 6
Page: 791145 Thrashed: 6
Page: 791146 Thrashed: 6
Page: 791147 Thrashed: 6
Page: 791148 Thrashed: 6
Page: 791149 Thrashed: 6
Page: 791150 Thrashed: 6
Page: 791151 Thrashed: 6
Page: 791152 Thrashed: 6
Page: 791153 Thrashed: 6
Page: 791154 Thrashed: 6
Page: 791155 Thrashed: 6
Page: 791156 Thrashed: 6
Page: 791157 Thrashed: 6
Page: 791158 Thrashed: 6
Page: 791159 Thrashed: 6
Page: 791160 Thrashed: 6
Page: 791161 Thrashed: 6
Page: 791162 Thrashed: 6
Page: 791163 Thrashed: 6
Page: 791164 Thrashed: 6
Page: 791165 Thrashed: 6
Page: 791166 Thrashed: 6
Page: 791167 Thrashed: 6
Page: 791168 Thrashed: 6
Page: 791169 Thrashed: 6
Page: 791170 Thrashed: 6
Page: 791171 Thrashed: 6
Page: 791172 Thrashed: 6
Page: 791173 Thrashed: 6
Page: 791174 Thrashed: 6
Page: 791175 Thrashed: 6
Page: 791176 Thrashed: 6
Page: 791177 Thrashed: 6
Page: 791178 Thrashed: 6
Page: 791179 Thrashed: 6
Page: 791180 Thrashed: 6
Page: 791181 Thrashed: 6
Page: 791182 Thrashed: 6
Page: 791183 Thrashed: 6
Page: 791184 Thrashed: 6
Page: 791185 Thrashed: 6
Page: 791186 Thrashed: 6
Page: 791187 Thrashed: 6
Page: 791188 Thrashed: 6
Page: 791189 Thrashed: 6
Page: 791190 Thrashed: 6
Page: 791191 Thrashed: 6
Page: 791192 Thrashed: 6
Page: 791193 Thrashed: 6
Page: 791194 Thrashed: 6
Page: 791195 Thrashed: 6
Page: 791196 Thrashed: 6
Page: 791197 Thrashed: 6
Page: 791198 Thrashed: 6
Page: 791199 Thrashed: 6
Page: 791200 Thrashed: 6
Page: 791201 Thrashed: 6
Page: 791202 Thrashed: 6
Page: 791203 Thrashed: 6
Page: 791204 Thrashed: 6
Page: 791205 Thrashed: 6
Page: 791206 Thrashed: 6
Page: 791207 Thrashed: 6
Page: 791208 Thrashed: 6
Page: 791209 Thrashed: 6
Page: 791210 Thrashed: 6
Page: 791211 Thrashed: 6
Page: 791212 Thrashed: 6
Page: 791213 Thrashed: 6
Page: 791214 Thrashed: 6
Page: 791215 Thrashed: 6
Page: 791216 Thrashed: 6
Page: 791217 Thrashed: 6
Page: 791218 Thrashed: 6
Page: 791219 Thrashed: 6
Page: 791220 Thrashed: 6
Page: 791221 Thrashed: 6
Page: 791222 Thrashed: 6
Page: 791223 Thrashed: 6
Page: 791224 Thrashed: 6
Page: 791225 Thrashed: 6
Page: 791226 Thrashed: 6
Page: 791227 Thrashed: 6
Page: 791228 Thrashed: 6
Page: 791229 Thrashed: 6
Page: 791230 Thrashed: 6
Page: 791231 Thrashed: 6
Page: 791232 Thrashed: 6
Page: 791233 Thrashed: 6
Page: 791234 Thrashed: 6
Page: 791235 Thrashed: 6
Page: 791236 Thrashed: 6
Page: 791237 Thrashed: 6
Page: 791238 Thrashed: 6
Page: 791239 Thrashed: 6
Page: 791240 Thrashed: 6
Page: 791241 Thrashed: 6
Page: 791242 Thrashed: 6
Page: 791243 Thrashed: 6
Page: 791244 Thrashed: 6
Page: 791245 Thrashed: 6
Page: 791246 Thrashed: 6
Page: 791247 Thrashed: 6
Page: 791248 Thrashed: 6
Page: 791249 Thrashed: 6
Page: 791250 Thrashed: 6
Page: 791251 Thrashed: 6
Page: 791252 Thrashed: 6
Page: 791253 Thrashed: 6
Page: 791254 Thrashed: 6
Page: 791255 Thrashed: 6
Page: 791256 Thrashed: 6
Page: 791257 Thrashed: 6
Page: 791258 Thrashed: 6
Page: 791259 Thrashed: 6
Page: 791260 Thrashed: 6
Page: 791261 Thrashed: 6
Page: 791262 Thrashed: 6
Page: 791263 Thrashed: 6
Page: 791264 Thrashed: 6
Page: 791265 Thrashed: 6
Page: 791266 Thrashed: 6
Page: 791267 Thrashed: 6
Page: 791268 Thrashed: 6
Page: 791269 Thrashed: 6
Page: 791270 Thrashed: 6
Page: 791271 Thrashed: 6
Page: 791272 Thrashed: 6
Page: 791273 Thrashed: 6
Page: 791274 Thrashed: 6
Page: 791275 Thrashed: 6
Page: 791276 Thrashed: 6
Page: 791277 Thrashed: 6
Page: 791278 Thrashed: 6
Page: 791279 Thrashed: 6
Page: 791280 Thrashed: 6
Page: 791281 Thrashed: 6
Page: 791282 Thrashed: 6
Page: 791283 Thrashed: 6
Page: 791284 Thrashed: 6
Page: 791285 Thrashed: 6
Page: 791286 Thrashed: 6
Page: 791287 Thrashed: 6
Page: 791288 Thrashed: 6
Page: 791289 Thrashed: 6
Page: 791290 Thrashed: 6
Page: 791291 Thrashed: 6
Page: 791292 Thrashed: 6
Page: 791293 Thrashed: 6
Page: 791294 Thrashed: 6
Page: 791295 Thrashed: 6
Page: 791296 Thrashed: 6
Page: 791297 Thrashed: 6
Page: 791298 Thrashed: 6
Page: 791299 Thrashed: 6
Page: 791300 Thrashed: 6
Page: 791301 Thrashed: 6
Page: 791302 Thrashed: 6
Page: 791303 Thrashed: 6
Page: 791304 Thrashed: 6
Page: 791305 Thrashed: 6
Page: 791306 Thrashed: 6
Page: 791307 Thrashed: 6
Page: 791308 Thrashed: 6
Page: 791309 Thrashed: 6
Page: 791310 Thrashed: 6
Page: 791311 Thrashed: 6
Page: 791312 Thrashed: 6
Page: 791313 Thrashed: 6
Page: 791314 Thrashed: 6
Page: 791315 Thrashed: 6
Page: 791316 Thrashed: 6
Page: 791317 Thrashed: 6
Page: 791318 Thrashed: 6
Page: 791319 Thrashed: 6
Page: 791320 Thrashed: 6
Page: 791321 Thrashed: 6
Page: 791322 Thrashed: 6
Page: 791323 Thrashed: 6
Page: 791324 Thrashed: 6
Page: 791325 Thrashed: 6
Page: 791326 Thrashed: 6
Page: 791327 Thrashed: 6
Page: 791328 Thrashed: 6
Page: 791329 Thrashed: 6
Page: 791330 Thrashed: 6
Page: 791331 Thrashed: 6
Page: 791332 Thrashed: 6
Page: 791333 Thrashed: 6
Page: 791334 Thrashed: 6
Page: 791335 Thrashed: 6
Page: 791336 Thrashed: 6
Page: 791337 Thrashed: 6
Page: 791338 Thrashed: 6
Page: 791339 Thrashed: 6
Page: 791340 Thrashed: 6
Page: 791341 Thrashed: 6
Page: 791342 Thrashed: 6
Page: 791343 Thrashed: 6
Page: 791344 Thrashed: 6
Page: 791345 Thrashed: 6
Page: 791346 Thrashed: 6
Page: 791347 Thrashed: 6
Page: 791348 Thrashed: 6
Page: 791349 Thrashed: 6
Page: 791350 Thrashed: 6
Page: 791351 Thrashed: 6
Page: 791352 Thrashed: 6
Page: 791353 Thrashed: 6
Page: 791354 Thrashed: 6
Page: 791355 Thrashed: 6
Page: 791356 Thrashed: 6
Page: 791357 Thrashed: 6
Page: 791358 Thrashed: 6
Page: 791359 Thrashed: 6
Page: 791360 Thrashed: 6
Page: 791361 Thrashed: 6
Page: 791362 Thrashed: 6
Page: 791363 Thrashed: 6
Page: 791364 Thrashed: 6
Page: 791365 Thrashed: 6
Page: 791366 Thrashed: 6
Page: 791367 Thrashed: 6
Page: 791368 Thrashed: 6
Page: 791369 Thrashed: 6
Page: 791370 Thrashed: 6
Page: 791371 Thrashed: 6
Page: 791372 Thrashed: 6
Page: 791373 Thrashed: 6
Page: 791374 Thrashed: 6
Page: 791375 Thrashed: 6
Page: 791376 Thrashed: 6
Page: 791377 Thrashed: 6
Page: 791378 Thrashed: 6
Page: 791379 Thrashed: 6
Page: 791380 Thrashed: 6
Page: 791381 Thrashed: 6
Page: 791382 Thrashed: 6
Page: 791383 Thrashed: 6
Page: 791384 Thrashed: 6
Page: 791385 Thrashed: 6
Page: 791386 Thrashed: 6
Page: 791387 Thrashed: 6
Page: 791388 Thrashed: 6
Page: 791389 Thrashed: 6
Page: 791390 Thrashed: 6
Page: 791391 Thrashed: 6
Page: 791392 Thrashed: 6
Page: 791393 Thrashed: 6
Page: 791394 Thrashed: 6
Page: 791395 Thrashed: 6
Page: 791396 Thrashed: 6
Page: 791397 Thrashed: 6
Page: 791398 Thrashed: 6
Page: 791399 Thrashed: 6
Page: 791400 Thrashed: 6
Page: 791401 Thrashed: 6
Page: 791402 Thrashed: 6
Page: 791403 Thrashed: 6
Page: 791404 Thrashed: 6
Page: 791405 Thrashed: 6
Page: 791406 Thrashed: 6
Page: 791407 Thrashed: 6
Page: 791408 Thrashed: 6
Page: 791409 Thrashed: 6
Page: 791410 Thrashed: 6
Page: 791411 Thrashed: 6
Page: 791412 Thrashed: 6
Page: 791413 Thrashed: 6
Page: 791414 Thrashed: 6
Page: 791415 Thrashed: 6
Page: 791416 Thrashed: 6
Page: 791417 Thrashed: 6
Page: 791418 Thrashed: 6
Page: 791419 Thrashed: 6
Page: 791420 Thrashed: 6
Page: 791421 Thrashed: 6
Page: 791422 Thrashed: 6
Page: 791423 Thrashed: 6
Page: 791424 Thrashed: 6
Page: 791425 Thrashed: 6
Page: 791426 Thrashed: 6
Page: 791427 Thrashed: 6
Page: 791428 Thrashed: 6
Page: 791429 Thrashed: 6
Page: 791430 Thrashed: 6
Page: 791431 Thrashed: 6
Page: 791432 Thrashed: 6
Page: 791433 Thrashed: 6
Page: 791434 Thrashed: 6
Page: 791435 Thrashed: 6
Page: 791436 Thrashed: 6
Page: 791437 Thrashed: 6
Page: 791438 Thrashed: 6
Page: 791439 Thrashed: 6
Page: 791440 Thrashed: 6
Page: 791441 Thrashed: 6
Page: 791442 Thrashed: 6
Page: 791443 Thrashed: 6
Page: 791444 Thrashed: 6
Page: 791445 Thrashed: 6
Page: 791446 Thrashed: 6
Page: 791447 Thrashed: 6
Page: 791448 Thrashed: 6
Page: 791449 Thrashed: 6
Page: 791450 Thrashed: 6
Page: 791451 Thrashed: 6
Page: 791452 Thrashed: 6
Page: 791453 Thrashed: 6
Page: 791454 Thrashed: 6
Page: 791455 Thrashed: 6
Page: 791456 Thrashed: 6
Page: 791457 Thrashed: 6
Page: 791458 Thrashed: 6
Page: 791459 Thrashed: 6
Page: 791460 Thrashed: 6
Page: 791461 Thrashed: 6
Page: 791462 Thrashed: 6
Page: 791463 Thrashed: 6
Page: 791464 Thrashed: 6
Page: 791465 Thrashed: 6
Page: 791466 Thrashed: 6
Page: 791467 Thrashed: 6
Page: 791468 Thrashed: 6
Page: 791469 Thrashed: 6
Page: 791470 Thrashed: 6
Page: 791471 Thrashed: 6
Page: 791472 Thrashed: 6
Page: 791473 Thrashed: 6
Page: 791474 Thrashed: 6
Page: 791475 Thrashed: 6
Page: 791476 Thrashed: 6
Page: 791477 Thrashed: 6
Page: 791478 Thrashed: 6
Page: 791479 Thrashed: 6
Page: 791480 Thrashed: 6
Page: 791481 Thrashed: 6
Page: 791482 Thrashed: 6
Page: 791483 Thrashed: 6
Page: 791484 Thrashed: 6
Page: 791485 Thrashed: 6
Page: 791486 Thrashed: 6
Page: 791487 Thrashed: 6
Page: 791488 Thrashed: 6
Page: 791489 Thrashed: 6
Page: 791490 Thrashed: 6
Page: 791491 Thrashed: 6
Page: 791492 Thrashed: 6
Page: 791493 Thrashed: 6
Page: 791494 Thrashed: 6
Page: 791495 Thrashed: 6
Page: 791496 Thrashed: 6
Page: 791497 Thrashed: 6
Page: 791498 Thrashed: 6
Page: 791499 Thrashed: 6
Page: 791500 Thrashed: 6
Page: 791501 Thrashed: 6
Page: 791502 Thrashed: 6
Page: 791503 Thrashed: 6
Page: 791504 Thrashed: 6
Page: 791505 Thrashed: 6
Page: 791506 Thrashed: 6
Page: 791507 Thrashed: 6
Page: 791508 Thrashed: 6
Page: 791509 Thrashed: 6
Page: 791510 Thrashed: 6
Page: 791511 Thrashed: 6
Page: 791512 Thrashed: 6
Page: 791513 Thrashed: 6
Page: 791514 Thrashed: 6
Page: 791515 Thrashed: 6
Page: 791516 Thrashed: 6
Page: 791517 Thrashed: 6
Page: 791518 Thrashed: 6
Page: 791519 Thrashed: 6
Page: 791520 Thrashed: 6
Page: 791521 Thrashed: 6
Page: 791522 Thrashed: 6
Page: 791523 Thrashed: 6
Page: 791524 Thrashed: 6
Page: 791525 Thrashed: 6
Page: 791526 Thrashed: 6
Page: 791527 Thrashed: 6
Page: 791528 Thrashed: 6
Page: 791529 Thrashed: 6
Page: 791530 Thrashed: 6
Page: 791531 Thrashed: 6
Page: 791532 Thrashed: 6
Page: 791533 Thrashed: 6
Page: 791534 Thrashed: 6
Page: 791535 Thrashed: 6
Page: 791536 Thrashed: 6
Page: 791537 Thrashed: 6
Page: 791538 Thrashed: 6
Page: 791539 Thrashed: 6
Page: 791540 Thrashed: 6
Page: 791541 Thrashed: 6
Page: 791542 Thrashed: 6
Page: 791543 Thrashed: 6
Page: 791544 Thrashed: 6
Page: 791545 Thrashed: 6
Page: 791546 Thrashed: 6
Page: 791547 Thrashed: 6
Page: 791548 Thrashed: 6
Page: 791549 Thrashed: 6
Page: 791550 Thrashed: 6
Page: 791551 Thrashed: 6
Page_tot_thrash: 18432
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 1079
dma_migration_read 515
dma_migration_write 27
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.958328
[0-25]: 0.034570, [26-50]: 0.016468, [51-75]: 0.021895, [76-100]: 0.927066
Pcie_write_utilization: 1.055556
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:  1333552 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(750.440247)
F:   223263----T:   225868 	 St: c1400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225868----T:   234108 	 St: c1401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234108----T:   236713 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236713----T:   244953 	 St: c1801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245428----T:   248033 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248033----T:   256273 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256273----T:   258878 	 St: c1810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258878----T:   267118 	 St: c1811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267621----T:   270226 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270226----T:   285921 	 St: c1421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   285921----T:   288526 	 St: c1820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288526----T:   304221 	 St: c1821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   306081----T:   308686 	 St: c1440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308686----T:   339409 	 St: c1441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   339409----T:   342014 	 St: c1840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342014----T:   372737 	 St: c1841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   376882----T:   379487 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379487----T:   440323 	 St: c1481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   440323----T:   442928 	 St: c1880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442928----T:   503764 	 St: c1881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   512394----T:   514999 	 St: c1500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514999----T:   636088 	 St: c1501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   636088----T:   638693 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638693----T:   759782 	 St: c1901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   777844----T:   780449 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780449----T:   788689 	 St: c1601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   788689----T:   791294 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791294----T:   799534 	 St: c1a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   800040----T:   802645 	 St: c1610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802645----T:   810885 	 St: c1611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   810885----T:   813490 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813490----T:   821730 	 St: c1a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   822274----T:   824879 	 St: c1620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824879----T:   840574 	 St: c1621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   840574----T:   843179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843179----T:   858874 	 St: c1a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860914----T:   863519 	 St: c1640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863519----T:   894242 	 St: c1641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   894242----T:   896847 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896847----T:   927570 	 St: c1a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   931769----T:   934374 	 St: c1680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934374----T:   995210 	 St: c1681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   995210----T:   997815 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997815----T:  1058651 	 St: c1a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1067493----T:  1070098 	 St: c1700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070098----T:  1191187 	 St: c1701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1191187----T:  1193792 	 St: c1b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193792----T:  1314881 	 St: c1b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1333552----T:  1455112 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  1677263----T:  1706529 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(19.760973)
F:  1678106----T:  1678306 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678383----T:  1678583 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678874----T:  1679074 	 St: c0400000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1679465----T:  1679665 	 St: c0c00000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1928679----T:  1970053 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.936529)
F:  2192203----T:  2221805 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(19.987846)
F:  2212511----T:  2212711 	 St: c02d1580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2212786----T:  2212986 	 St: c02d15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213280----T:  2213480 	 St: c09a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213872----T:  2214072 	 St: c11a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215095----T:  2215295 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215295----T:  2215495 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215784----T:  2215984 	 St: c0a4c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216374----T:  2216574 	 St: c124c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2443955----T:  2485917 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.333559)
F:  2708067----T:  2738860 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(20.792032)
F:  2709580----T:  2709780 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2709868----T:  2710068 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710361----T:  2710561 	 St: c0449ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710956----T:  2711156 	 St: c0c49ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721717----T:  2721917 	 St: c01cde00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721917----T:  2722117 	 St: c01cde20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2722408----T:  2722608 	 St: c079bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2723001----T:  2723201 	 St: c0f9bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731125----T:  2731325 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731325----T:  2731525 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731823----T:  2732023 	 St: c0a210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732023----T:  2732223 	 St: c03217c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732223----T:  2732423 	 St: c03217c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732423----T:  2732623 	 St: c12210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732702----T:  2732902 	 St: c0a42f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2733308----T:  2733508 	 St: c1242f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2961010----T:  3002996 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.349764)
F:  3225146----T:  3260103 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(23.603645)
F:  3227165----T:  3227365 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3227439----T:  3227639 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3227937----T:  3228137 	 St: c0470560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3228527----T:  3228727 	 St: c0c70560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3232814----T:  3233014 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3233014----T:  3233214 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3233512----T:  3233712 	 St: c05ed2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3234103----T:  3234303 	 St: c0ded2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3237653----T:  3237853 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3237853----T:  3238053 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238053----T:  3238253 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238253----T:  3238453 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238453----T:  3238653 	 St: c071a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238732----T:  3238932 	 St: c0731640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3239045----T:  3239245 	 St: c0f1a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3239324----T:  3239524 	 St: c0f31640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243256----T:  3243456 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243456----T:  3243656 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243947----T:  3244147 	 St: c0859de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3244539----T:  3244739 	 St: c1059de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3246441----T:  3246641 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3246641----T:  3246841 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3247132----T:  3247332 	 St: c0912f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3247722----T:  3247922 	 St: c1112f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3253832----T:  3254032 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254032----T:  3254232 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254526----T:  3254726 	 St: c0b03160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3255118----T:  3255318 	 St: c1303160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257105----T:  3257305 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257305----T:  3257505 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257793----T:  3257993 	 St: c0bbfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3258381----T:  3258581 	 St: c13bfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3482253----T:  3524191 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(28.317352)
F:  3746341----T:  3795401 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(33.126266)
F:  3749090----T:  3749290 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3749369----T:  3749569 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3749879----T:  3750079 	 St: c04a3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750220----T:  3750420 	 St: c0073f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750420----T:  3750620 	 St: c00776c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750620----T:  3750820 	 St: c00776c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3750820----T:  3751020 	 St: c0073f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751020----T:  3751220 	 St: c0ca3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751220----T:  3751420 	 St: c04eed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751420----T:  3751620 	 St: c04e7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3751813----T:  3752013 	 St: c0ceed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3752013----T:  3752213 	 St: c0ce7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753181----T:  3753381 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753381----T:  3753581 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3753870----T:  3754070 	 St: c054dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3754464----T:  3754664 	 St: c0d4dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3755784----T:  3755984 	 St: c00ed7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3755984----T:  3756184 	 St: c00ef1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756184----T:  3756384 	 St: c00ed7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756384----T:  3756584 	 St: c00ef1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756584----T:  3756784 	 St: c00fcaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756784----T:  3756984 	 St: c00fcaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3756984----T:  3757184 	 St: c05dafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757184----T:  3757384 	 St: c05de3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757384----T:  3757584 	 St: c05f9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757584----T:  3757784 	 St: c0ddafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757784----T:  3757984 	 St: c0dde3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3757984----T:  3758184 	 St: c0df9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3759408----T:  3759608 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3759608----T:  3759808 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760097----T:  3760297 	 St: c0637400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760688----T:  3760888 	 St: c0e37400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3762888----T:  3763088 	 St: c0180dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3763088----T:  3763288 	 St: c0180dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3763572----T:  3763772 	 St: c0701b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3764170----T:  3764370 	 St: c0f01b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770344----T:  3770544 	 St: c0278cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770544----T:  3770744 	 St: c0278cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770744----T:  3770944 	 St: c027e0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3770944----T:  3771144 	 St: c027e100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771144----T:  3771344 	 St: c08f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771554----T:  3771754 	 St: c08fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771754----T:  3771954 	 St: c10f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3772142----T:  3772342 	 St: c10fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3774379----T:  3774579 	 St: c02df240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3774579----T:  3774779 	 St: c02df260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775067----T:  3775267 	 St: c09be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775660----T:  3775860 	 St: c11be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777028----T:  3777228 	 St: c032c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777228----T:  3777428 	 St: c032de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3777428----T:  3784750 	 St: c0320000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3784750----T:  3787836 	 St: c032d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3787836----T:  3788036 	 St: c0a58580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3788115----T:  3788315 	 St: c0a5bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3788427----T:  3788627 	 St: c1258580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3788697----T:  3788897 	 St: c125bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3789988----T:  3790188 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3790188----T:  3790388 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3790679----T:  3790879 	 St: c0ad6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3791276----T:  3791476 	 St: c12d6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3791476----T:  3791676 	 St: c038bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3791676----T:  3791876 	 St: c038bcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3792163----T:  3792363 	 St: c0b17980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3792751----T:  3792951 	 St: c1317980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4017551----T:  4059508 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(28.330183)
F:  4059508----T:  4181068 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  4403219----T:  4454052 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(34.323429)
F:  4405181----T:  4405381 	 St: c0035780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4405381----T:  4405581 	 St: c0035780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4405581----T:  4405781 	 St: c0038280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4405781----T:  4405981 	 St: c0038280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4405981----T:  4406181 	 St: c046af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406260----T:  4406460 	 St: c0470500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406570----T:  4406770 	 St: c0c6af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4406848----T:  4407048 	 St: c0c70500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4408941----T:  4409141 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409141----T:  4409341 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409371----T:  4409571 	 St: c00a4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409571----T:  4409771 	 St: c00a4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409771----T:  4409971 	 St: c0528f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410000----T:  4410200 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410200----T:  4410400 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410400----T:  4410600 	 St: c0549720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410600----T:  4410800 	 St: c0d28f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4410800----T:  4411000 	 St: c0561e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4411000----T:  4411200 	 St: c0d49720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4411388----T:  4411588 	 St: c0d61e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4411923----T:  4412123 	 St: c00ce020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4412123----T:  4412323 	 St: c00ce020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4412323----T:  4412523 	 St: c00cfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4412523----T:  4412723 	 St: c00cfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4412723----T:  4412923 	 St: c059c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413002----T:  4413202 	 St: c059fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413312----T:  4413512 	 St: c0d9c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4413590----T:  4413790 	 St: c0d9fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414055----T:  4414255 	 St: c00ee7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414255----T:  4414455 	 St: c00ee7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4414743----T:  4414943 	 St: c05dcfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4415334----T:  4415534 	 St: c0ddcfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416162----T:  4416362 	 St: c0126f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416362----T:  4416562 	 St: c0126f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416596----T:  4416796 	 St: c0133560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416796----T:  4416996 	 St: c0135c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4416996----T:  4417196 	 St: c0135c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417196----T:  4417396 	 St: c0133560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417396----T:  4417596 	 St: c064df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417596----T:  4417796 	 St: c066b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417796----T:  4417996 	 St: c0666ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4417996----T:  4418196 	 St: c0e4df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4418196----T:  4418396 	 St: c0e6b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4418396----T:  4418596 	 St: c0e66ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419199----T:  4419399 	 St: c014a6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419399----T:  4419599 	 St: c0152e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419599----T:  4419799 	 St: c014a6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4419799----T:  4419999 	 St: c0152e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420078----T:  4420278 	 St: c0694da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420297----T:  4420497 	 St: c06a5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420673----T:  4420873 	 St: c0e94da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4420892----T:  4421092 	 St: c0ea5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4422714----T:  4422914 	 St: c01a79c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4422914----T:  4423114 	 St: c01a79c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4423114----T:  4423314 	 St: c01b0ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4423314----T:  4423514 	 St: c01b16c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4423514----T:  4423714 	 St: c01b16c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4423714----T:  4423914 	 St: c01b0ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4423914----T:  4424114 	 St: c074f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424114----T:  4424314 	 St: c0762da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424314----T:  4424514 	 St: c0761940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424514----T:  4424714 	 St: c0f4f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424714----T:  4424914 	 St: c0f62da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4424914----T:  4425114 	 St: c0f61940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4425808----T:  4426008 	 St: c01c3fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426008----T:  4426208 	 St: c01c3fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426242----T:  4426442 	 St: c01d1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426442----T:  4426642 	 St: c01d1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426642----T:  4426842 	 St: c0787fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4426842----T:  4427042 	 St: c01d8560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427042----T:  4427242 	 St: c01d8560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427242----T:  4427442 	 St: c07a3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427442----T:  4427642 	 St: c0f87fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427642----T:  4427842 	 St: c07b0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4427842----T:  4428042 	 St: c0fa3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4428230----T:  4428430 	 St: c0fb0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429176----T:  4429376 	 St: c01fa4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429376----T:  4429576 	 St: c01fa4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4429866----T:  4430066 	 St: c07f49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430465----T:  4430665 	 St: c0ff49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430665----T:  4430865 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4430865----T:  4431065 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431354----T:  4431554 	 St: c08372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4431946----T:  4432146 	 St: c10372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4435184----T:  4435384 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4435384----T:  4435584 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4435872----T:  4436072 	 St: c09481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4436468----T:  4436668 	 St: c11481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4436740----T:  4436940 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4436940----T:  4437140 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4437453----T:  4437653 	 St: c0999740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4437661----T:  4437861 	 St: c02e0e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4437861----T:  4438061 	 St: c02e0e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438061----T:  4438261 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438261----T:  4438461 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438461----T:  4438661 	 St: c1199740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438661----T:  4438861 	 St: c09c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438861----T:  4439061 	 St: c09cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4439249----T:  4439449 	 St: c11c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4439451----T:  4439651 	 St: c11cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4439651----T:  4439851 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4439851----T:  4440051 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4440051----T:  4440251 	 St: c0300c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4440251----T:  4440451 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4440451----T:  4440651 	 St: c0300ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4440651----T:  4440851 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4440851----T:  4441051 	 St: c09f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441051----T:  4441251 	 St: c0a01920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441251----T:  4441451 	 St: c0a02fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441451----T:  4441651 	 St: c11f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441651----T:  4441851 	 St: c1201920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4441851----T:  4442051 	 St: c1202fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4443022----T:  4443222 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4443222----T:  4443422 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4443712----T:  4443912 	 St: c0a2d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4444302----T:  4444502 	 St: c122d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4444502----T:  4444702 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4444702----T:  4444902 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4445188----T:  4445388 	 St: c0a71380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4445783----T:  4445983 	 St: c1271380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4448409----T:  4448609 	 St: c03ad7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4448609----T:  4448809 	 St: c03ad7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4449108----T:  4449308 	 St: c0b5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4449700----T:  4449900 	 St: c135afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4451190----T:  4451390 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4451390----T:  4451590 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4451869----T:  4452069 	 St: c0bf1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4452457----T:  4452657 	 St: c13f1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4676202----T:  4718192 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(28.352465)
F:  4940342----T:  5091604 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(102.135040)
F:  4941545----T:  4941745 	 St: c001b2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4941745----T:  4941945 	 St: c001b2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942243----T:  4942443 	 St: c0436580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4942533----T:  4945619 	 St: c0030000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4945619----T:  4945819 	 St: c0c36580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4945819----T:  4953141 	 St: c0033000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4953141----T:  4953341 	 St: c0465e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953552----T:  4953752 	 St: c047ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953752----T:  4953952 	 St: c0469180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4953952----T:  4954152 	 St: c0c65e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954152----T:  4954352 	 St: c0048ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954352----T:  4954552 	 St: c0048ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954552----T:  4954752 	 St: c0c7ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954752----T:  4954952 	 St: c0c69180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4954952----T:  4955152 	 St: c0491de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955540----T:  4955740 	 St: c0c91de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955740----T:  4955940 	 St: c005ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4955940----T:  4956140 	 St: c005ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956434----T:  4956634 	 St: c04b5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956749----T:  4956949 	 St: c0069760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4956949----T:  4957149 	 St: c0069760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957149----T:  4957349 	 St: c0cb5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4957428----T:  4957628 	 St: c04d2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958039----T:  4958239 	 St: c0cd2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958239----T:  4958439 	 St: c0086d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958439----T:  4958639 	 St: c0086d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958639----T:  4958839 	 St: c0097fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4958839----T:  4959039 	 St: c0097fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959039----T:  4959239 	 St: c050db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959318----T:  4959518 	 St: c052ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959628----T:  4959828 	 St: c0d0db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4959909----T:  4960109 	 St: c0d2ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960109----T:  4960309 	 St: c00a4b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4960312----T:  4964124 	 St: c00a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4964124----T:  4970536 	 St: c00a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4970536----T:  4970736 	 St: c0549620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4970944----T:  4971144 	 St: c0552700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971144----T:  4971344 	 St: c0552920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971344----T:  4971544 	 St: c0d49620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971544----T:  4971744 	 St: c00be740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971744----T:  4971944 	 St: c00be740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4971944----T:  4972144 	 St: c0d52700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972144----T:  4972344 	 St: c0d52920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972344----T:  4972544 	 St: c057cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4972933----T:  4973133 	 St: c0d7cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4974250----T:  4982030 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4982030----T:  4984830 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4984830----T:  4985030 	 St: c05dbc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4985030----T:  4987830 	 St: c00f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4987830----T:  4988030 	 St: c0ddbc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4988030----T:  4995810 	 St: c00f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4995810----T:  4996010 	 St: c05e3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996223----T:  4996423 	 St: c05efa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996423----T:  4996623 	 St: c05e79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996623----T:  4996823 	 St: c0de3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4996823----T:  4997023 	 St: c0defa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4997023----T:  4997223 	 St: c0de79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999061----T:  4999261 	 St: c013f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999261----T:  4999461 	 St: c013f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999461----T:  4999661 	 St: c01494a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999661----T:  4999861 	 St: c01494a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4999861----T:  5000061 	 St: c067ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000140----T:  5000340 	 St: c0692940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000451----T:  5000651 	 St: c0e7ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000736----T:  5000936 	 St: c0e92940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5001223----T:  5001423 	 St: c0163440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5001423----T:  5001623 	 St: c0163440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5001915----T:  5002115 	 St: c06c68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5002331----T:  5002531 	 St: c0185ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5002531----T:  5002731 	 St: c0185ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5002731----T:  5002931 	 St: c0ec68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5002931----T:  5003131 	 St: c0190620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5003131----T:  5003331 	 St: c0190620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5003331----T:  5003531 	 St: c070b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5003610----T:  5003810 	 St: c0720c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5003920----T:  5004120 	 St: c0f0b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5004128----T:  5004328 	 St: c019c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5004328----T:  5004528 	 St: c019c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5004528----T:  5004728 	 St: c0f20c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5004728----T:  5004928 	 St: c01a7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5004928----T:  5005128 	 St: c01a7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5005128----T:  5005328 	 St: c01ad8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5005328----T:  5005528 	 St: c01ad8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5005528----T:  5005728 	 St: c0738060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5005728----T:  5005928 	 St: c074eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5005928----T:  5006128 	 St: c075b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5006128----T:  5006328 	 St: c0f38060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5006328----T:  5006528 	 St: c0f4eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5006528----T:  5006728 	 St: c0f5b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5007378----T:  5007578 	 St: c01b74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5007578----T:  5012652 	 St: c01b0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5012652----T:  5017726 	 St: c01b8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5017726----T:  5017926 	 St: c076e940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5017926----T:  5018126 	 St: c076d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5018314----T:  5018514 	 St: c0f6e940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5018515----T:  5018715 	 St: c0f6d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5018715----T:  5018915 	 St: c01cae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5018915----T:  5019115 	 St: c01cae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5019399----T:  5019599 	 St: c0795c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5019827----T:  5020027 	 St: c01e3e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5020027----T:  5020227 	 St: c01e3e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5020227----T:  5020427 	 St: c0f95c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5020427----T:  5020627 	 St: c01ebf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5020627----T:  5020827 	 St: c01ebf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5020827----T:  5021027 	 St: c07c7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5021106----T:  5021306 	 St: c07d7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5021415----T:  5021615 	 St: c0fc7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5021663----T:  5021863 	 St: c01fbde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5021863----T:  5022063 	 St: c01fbde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5022063----T:  5022263 	 St: c0fd7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5022263----T:  5022463 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5022463----T:  5022663 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5022663----T:  5022863 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5022863----T:  5023063 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5023063----T:  5023263 	 St: c07f7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5023263----T:  5023463 	 St: c0810d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5023463----T:  5023663 	 St: c08184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5023663----T:  5023863 	 St: c0ff7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5023863----T:  5024063 	 St: c1010d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5024063----T:  5024263 	 St: c10184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5024812----T:  5025012 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5025012----T:  5025212 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5025212----T:  5025412 	 St: c02196e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5025412----T:  5025612 	 St: c02196e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5025612----T:  5025812 	 St: c0824040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5025812----T:  5034052 	 St: c0210000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5034052----T:  5034252 	 St: c0832dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5034252----T:  5034452 	 St: c1024040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5034452----T:  5037057 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5037057----T:  5037257 	 St: c083d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5037257----T:  5037457 	 St: c1032dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5037645----T:  5037845 	 St: c103d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5038000----T:  5038200 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5038200----T:  5038400 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5038508----T:  5038708 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5038708----T:  5038908 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5038908----T:  5039108 	 St: c084e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5039108----T:  5039308 	 St: c02454a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5039308----T:  5039508 	 St: c02454c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5039508----T:  5039708 	 St: c0873800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5039708----T:  5039908 	 St: c104e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5039908----T:  5040108 	 St: c088a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5040108----T:  5040308 	 St: c1073800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5040496----T:  5040696 	 St: c108a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5041098----T:  5041298 	 St: c0254700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5041298----T:  5041498 	 St: c0254720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5041498----T:  5041698 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5041698----T:  5041898 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5041898----T:  5042098 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5042098----T:  5042298 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5042298----T:  5042498 	 St: c08a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5042498----T:  5042698 	 St: c08af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5042698----T:  5042898 	 St: c08c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5042898----T:  5043098 	 St: c10a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5043098----T:  5043298 	 St: c10af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5043298----T:  5043498 	 St: c10c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5044466----T:  5044666 	 St: c02788a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5044666----T:  5044866 	 St: c02788c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5044866----T:  5045066 	 St: c0280de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5045066----T:  5045266 	 St: c02813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5045266----T:  5045466 	 St: c0280de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5045466----T:  5045666 	 St: c02813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5045666----T:  5045866 	 St: c08f1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5045866----T:  5046066 	 St: c0901bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5046066----T:  5046266 	 St: c0902780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5046266----T:  5046466 	 St: c10f1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5046466----T:  5046666 	 St: c1101bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5046666----T:  5046866 	 St: c1102780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5048975----T:  5049175 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5049175----T:  5049375 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5049375----T:  5049575 	 St: c02cdbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5049575----T:  5049775 	 St: c02cdbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5049775----T:  5049975 	 St: c098cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5050054----T:  5050254 	 St: c099b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5050365----T:  5050565 	 St: c118cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5050565----T:  5050765 	 St: c02da2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5050765----T:  5050965 	 St: c02da2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5050965----T:  5051165 	 St: c119b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5051244----T:  5051444 	 St: c09b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5051847----T:  5052047 	 St: c11b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5052667----T:  5052867 	 St: c03074e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5052867----T:  5053067 	 St: c03074e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5053366----T:  5053566 	 St: c0a0e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5053959----T:  5054159 	 St: c120e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5054182----T:  5054382 	 St: c0333340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5054382----T:  5054582 	 St: c0333340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5054584----T:  5060099 	 St: c0330000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5060099----T:  5060299 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5060299----T:  5060499 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5060499----T:  5060699 	 St: c0a66680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5060699----T:  5060899 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5060899----T:  5061099 	 St: c03490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5061099----T:  5061299 	 St: c0a71d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5061299----T:  5061499 	 St: c0a810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5061499----T:  5061699 	 St: c1266680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5061699----T:  5061899 	 St: c0a921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5061899----T:  5062099 	 St: c1271d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5062099----T:  5062299 	 St: c12810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5062299----T:  5062499 	 St: c12921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5062499----T:  5067140 	 St: c0339000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5067548----T:  5067748 	 St: c0a7b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5068137----T:  5068337 	 St: c127b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5069218----T:  5069418 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5069418----T:  5069618 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5069618----T:  5069818 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5069818----T:  5070018 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5070018----T:  5070218 	 St: c0aeda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5070297----T:  5070497 	 St: c0af8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5070609----T:  5070809 	 St: c12eda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5070809----T:  5071009 	 St: c038e300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5071009----T:  5071209 	 St: c038e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5071209----T:  5071409 	 St: c12f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5071488----T:  5071688 	 St: c0b1c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5071824----T:  5072024 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5072024----T:  5072224 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5072224----T:  5072424 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5072424----T:  5072624 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5072624----T:  5072824 	 St: c131c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5072824----T:  5073024 	 St: c03a46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5073024----T:  5073224 	 St: c03a46c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5073224----T:  5073424 	 St: c0b30200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5073424----T:  5073624 	 St: c0b43180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5073624----T:  5073824 	 St: c0b48da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5073824----T:  5074024 	 St: c1330200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5074024----T:  5074224 	 St: c1343180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5074224----T:  5074424 	 St: c1348da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5075039----T:  5083279 	 St: c03a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5083279----T:  5083479 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5083479----T:  5083679 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5083679----T:  5083879 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5083879----T:  5084079 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5084079----T:  5084279 	 St: c0b5cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5084279----T:  5084479 	 St: c0b70fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5084479----T:  5084679 	 St: c0b79da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5084679----T:  5084879 	 St: c135cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5084879----T:  5085079 	 St: c1370fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5085079----T:  5085279 	 St: c1379da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5085279----T:  5087884 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5088592----T:  5088792 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5088792----T:  5088992 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5089287----T:  5089487 	 St: c0b99fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5089881----T:  5090081 	 St: c1399fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5313754----T:  5355614 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(28.264687)
F:  5577764----T:  6157805 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(391.654968)
F:  5578444----T:  5578644 	 St: c0006060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5578644----T:  5578844 	 St: c0006060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579134----T:  5579334 	 St: c040c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579585----T:  5579785 	 St: c00277e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579785----T:  5579985 	 St: c0027800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5579985----T:  5580185 	 St: c0c0c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580395----T:  5580595 	 St: c044efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5580995----T:  5581195 	 St: c0c4efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581195----T:  5581395 	 St: c046ef60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581395----T:  5581595 	 St: c004a880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581595----T:  5581795 	 St: c004a8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581795----T:  5581995 	 St: c047d3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5581995----T:  5582195 	 St: c0c6ef60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582195----T:  5582395 	 St: c0495120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582395----T:  5582595 	 St: c0c7d3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5582785----T:  5582985 	 St: c0c95120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583744----T:  5583944 	 St: c006ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5583944----T:  5584144 	 St: c006ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584144----T:  5584344 	 St: c0073900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584344----T:  5584544 	 St: c0073900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584544----T:  5584744 	 St: c04ddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5584823----T:  5585023 	 St: c04e7220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585134----T:  5585334 	 St: c0cddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5585364----T:  5590879 	 St: c0080000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5590879----T:  5591079 	 St: c0ce7220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591079----T:  5591279 	 St: c0090fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591279----T:  5591479 	 St: c0090fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591479----T:  5591679 	 St: c05118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5591679----T:  5596320 	 St: c0089000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5596320----T:  5596520 	 St: c0521fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596520----T:  5596720 	 St: c0d118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596728----T:  5596928 	 St: c0517820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5596928----T:  5597128 	 St: c0516740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597128----T:  5597328 	 St: c051ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597328----T:  5597528 	 St: c0d21fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597528----T:  5597728 	 St: c0d17820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597728----T:  5597928 	 St: c0d16740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5597928----T:  5598128 	 St: c0d1ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5598128----T:  5621800 	 St: c0000000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5621800----T:  5652993 	 St: c0040000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  5652993----T:  5659858 	 St: c0090000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5659858----T:  5663288 	 St: c009c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5663288----T:  5663488 	 St: c05364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5663488----T:  5687160 	 St: c00b0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5687160----T:  5687360 	 St: c0d364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5687360----T:  5771260 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  5771260----T:  5802453 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  5802453----T:  5807094 	 St: c0540000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5807094----T:  5812609 	 St: c0547000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5812609----T:  5812809 	 St: c0d46060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5813000----T:  5818074 	 St: c0d40000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5818074----T:  5818274 	 St: c055c380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5818274----T:  5818474 	 St: c055e360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5818474----T:  5818674 	 St: c056c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5818674----T:  5818874 	 St: c0d5c380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5818874----T:  5819074 	 St: c0d5e360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5819074----T:  5819274 	 St: c0d6c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5819274----T:  5824348 	 St: c0d48000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5825298----T:  5825498 	 St: c056f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5825498----T:  5825698 	 St: c056fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5825698----T:  5825898 	 St: c0571960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5825898----T:  5826098 	 St: c0579b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5826098----T:  5826298 	 St: c0579380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5826298----T:  5826498 	 St: c05900c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5826498----T:  5826698 	 St: c0590640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5826698----T:  5826898 	 St: c0d6f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5826898----T:  5827098 	 St: c0d6fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5827098----T:  5827298 	 St: c0d71960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5827298----T:  5827498 	 St: c0d79b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5827498----T:  5827698 	 St: c0d79380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5827698----T:  5827898 	 St: c0d900c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5827898----T:  5828098 	 St: c0d90640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5829026----T:  5829226 	 St: c05b4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5829226----T:  5829426 	 St: c05be520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5829426----T:  5829626 	 St: c05bdc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5829626----T:  5829826 	 St: c0db4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5829826----T:  5830026 	 St: c0dbe520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5830026----T:  5830226 	 St: c0dbdc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5830226----T:  5832831 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832831----T:  5841071 	 St: c05e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5841071----T:  5843676 	 St: c0de0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5843676----T:  5851916 	 St: c0de1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5852850----T:  5853050 	 St: c05fc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5853050----T:  5853250 	 St: c0601160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5853250----T:  5853450 	 St: c0607820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5853450----T:  5853650 	 St: c0609940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5853650----T:  5853850 	 St: c06065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5853850----T:  5854050 	 St: c0dfc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5854050----T:  5854250 	 St: c0e01160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5854250----T:  5854450 	 St: c0e07820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5854450----T:  5854650 	 St: c0e09940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5854650----T:  5854850 	 St: c0e065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5855936----T:  5856136 	 St: c0650840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5856439----T:  5856639 	 St: c06688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5856639----T:  5856839 	 St: c0e50840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5857032----T:  5857232 	 St: c0e688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5857232----T:  5857432 	 St: c06921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5857432----T:  5857632 	 St: c0697200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5857632----T:  5857832 	 St: c069a2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5857832----T:  5858032 	 St: c06a3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5858032----T:  5858232 	 St: c0e921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5858232----T:  5858432 	 St: c06c01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5858432----T:  5858632 	 St: c0e97200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5858632----T:  5858832 	 St: c0e9a2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5858832----T:  5859032 	 St: c0ea3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5859032----T:  5859232 	 St: c0ec01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5860221----T:  5860421 	 St: c06cea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5860810----T:  5861010 	 St: c0ecea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5861010----T:  5861210 	 St: c0705420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5861367----T:  5861567 	 St: c0710860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5861567----T:  5861767 	 St: c0718c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5861767----T:  5861967 	 St: c0f05420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5861967----T:  5862167 	 St: c0f10860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5862167----T:  5862367 	 St: c072ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5862367----T:  5862567 	 St: c0f18c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5862567----T:  5862767 	 St: c07320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5862767----T:  5862967 	 St: c07410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5862967----T:  5863167 	 St: c0744f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5863167----T:  5863367 	 St: c0f2ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5863367----T:  5863567 	 St: c0f320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5863567----T:  5863767 	 St: c0f410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5863767----T:  5863967 	 St: c0f44f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5865132----T:  5865332 	 St: c075f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5865381----T:  5871342 	 St: c0760000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5871342----T:  5871542 	 St: c0f5f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5871542----T:  5871742 	 St: c079d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5871742----T:  5871942 	 St: c07aa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5871942----T:  5872142 	 St: c07abf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5872142----T:  5872342 	 St: c0f9d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5872342----T:  5872542 	 St: c0faa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5872542----T:  5872742 	 St: c0fabf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5872742----T:  5876961 	 St: c076a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5876961----T:  5882922 	 St: c0f60000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5882922----T:  5887141 	 St: c0f6a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5888464----T:  5888664 	 St: c07ce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5889055----T:  5889255 	 St: c0fce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5889255----T:  5896577 	 St: c0200000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5896577----T:  5896777 	 St: c0821f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5896777----T:  5899863 	 St: c020d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5899863----T:  5900063 	 St: c0818120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5900063----T:  5900263 	 St: c0816ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5900263----T:  5900463 	 St: c1021f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5900463----T:  5900663 	 St: c1018120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5900663----T:  5900863 	 St: c1016ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5901581----T:  5901781 	 St: c02236a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5901781----T:  5901981 	 St: c02236a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5901981----T:  5902181 	 St: c0836560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5902181----T:  5907255 	 St: c0220000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5907255----T:  5907455 	 St: c0846d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5907455----T:  5907655 	 St: c1036560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5907655----T:  5920076 	 St: c0228000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  5920076----T:  5920276 	 St: c084f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5920276----T:  5920476 	 St: c1046d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5920668----T:  5920868 	 St: c104f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5921516----T:  5921716 	 St: c0875360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5921716----T:  5921916 	 St: c086f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5921916----T:  5922116 	 St: c0876c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5922116----T:  5922316 	 St: c0252e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5922316----T:  5922516 	 St: c0252e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5922516----T:  5922716 	 St: c1075360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5922716----T:  5922916 	 St: c106f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5922916----T:  5923116 	 St: c1076c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5923116----T:  5923316 	 St: c08a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5923706----T:  5923906 	 St: c10a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5924722----T:  5951214 	 St: c0240000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F:  5951214----T:  5957175 	 St: c0276000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5957175----T:  5957375 	 St: c08eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5957375----T:  5959980 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5959980----T:  5960180 	 St: c08f9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5960180----T:  5960380 	 St: c10eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5960380----T:  6036278 	 St: c0281000 Sz: 651264 	 Sm: 0 	 T: memcpy_h2d(51.247807)
F:  6036278----T:  6036478 	 St: c09009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6036478----T:  6036678 	 St: c10f9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6036678----T:  6082925 	 St: c0340000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6082925----T:  6083125 	 St: c11009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6083125----T:  6121844 	 St: c03b0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  6122883----T:  6123083 	 St: c091d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6123347----T:  6123547 	 St: c0936960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6123547----T:  6123747 	 St: c093c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6123747----T:  6123947 	 St: c111d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6123947----T:  6124147 	 St: c0957740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124147----T:  6124347 	 St: c1136960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124347----T:  6124547 	 St: c113c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124547----T:  6124747 	 St: c0973340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6124747----T:  6124947 	 St: c1157740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6125135----T:  6125335 	 St: c1173340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6125889----T:  6126089 	 St: c09798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126089----T:  6126289 	 St: c097e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126289----T:  6126489 	 St: c098e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126489----T:  6126689 	 St: c09929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126689----T:  6126889 	 St: c11798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6126889----T:  6127089 	 St: c09acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6127089----T:  6127289 	 St: c09ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6127289----T:  6127489 	 St: c09af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6127489----T:  6127689 	 St: c117e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6127689----T:  6127889 	 St: c118e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6127889----T:  6128089 	 St: c11929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6128089----T:  6128289 	 St: c11acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6128289----T:  6128489 	 St: c11ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6128489----T:  6128689 	 St: c11af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129637----T:  6129837 	 St: c09be6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6129837----T:  6130037 	 St: c09d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130037----T:  6130237 	 St: c09cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130237----T:  6130437 	 St: c09e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130437----T:  6130637 	 St: c11be6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130637----T:  6130837 	 St: c09f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6130837----T:  6131037 	 St: c11d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131037----T:  6131237 	 St: c11cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131237----T:  6131437 	 St: c11e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6131437----T:  6131637 	 St: c11f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132691----T:  6132891 	 St: c0a11360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6132952----T:  6133152 	 St: c0a22300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133152----T:  6133352 	 St: c0a24280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133352----T:  6133552 	 St: c0a20980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133552----T:  6133752 	 St: c1211360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133752----T:  6133952 	 St: c0a45bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6133952----T:  6134152 	 St: c0a4aca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6134152----T:  6134352 	 St: c1222300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6134352----T:  6134552 	 St: c1224280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6134552----T:  6134752 	 St: c1220980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6134752----T:  6134952 	 St: c1245bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6134952----T:  6135152 	 St: c124aca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6135997----T:  6136197 	 St: c0a682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136197----T:  6136397 	 St: c0a6c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136397----T:  6136597 	 St: c0a645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136597----T:  6136797 	 St: c0a81560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136797----T:  6136997 	 St: c0a843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6136997----T:  6137197 	 St: c0a92180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137197----T:  6137397 	 St: c0a8fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137397----T:  6137597 	 St: c12682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137597----T:  6137797 	 St: c0aa03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137797----T:  6137997 	 St: c126c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6137997----T:  6138197 	 St: c12645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138197----T:  6138397 	 St: c1281560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138397----T:  6138597 	 St: c12843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138597----T:  6138797 	 St: c1292180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138797----T:  6138997 	 St: c128fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6138997----T:  6139197 	 St: c12a03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140021----T:  6140221 	 St: c0aa3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140221----T:  6140421 	 St: c0aa34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140421----T:  6140621 	 St: c0ab2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140621----T:  6140821 	 St: c0ab8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6140821----T:  6141021 	 St: c0abc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141021----T:  6141221 	 St: c0ac4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141221----T:  6141421 	 St: c12a3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141421----T:  6141621 	 St: c0ad71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141621----T:  6141821 	 St: c12a34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6141821----T:  6142021 	 St: c12b2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142021----T:  6142221 	 St: c12b8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142221----T:  6142421 	 St: c12bc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142421----T:  6142621 	 St: c12c4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6142621----T:  6142821 	 St: c12d71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144058----T:  6144258 	 St: c0afbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144258----T:  6144458 	 St: c0afe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144458----T:  6144658 	 St: c0b0ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144658----T:  6144858 	 St: c0b1f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6144858----T:  6145058 	 St: c12fbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145058----T:  6145258 	 St: c12fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145258----T:  6145458 	 St: c0b3bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145458----T:  6145658 	 St: c130ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145658----T:  6145858 	 St: c131f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6145858----T:  6146058 	 St: c133bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6146950----T:  6147150 	 St: c0b42b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147295----T:  6147495 	 St: c0b5b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147542----T:  6147742 	 St: c1342b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147742----T:  6147942 	 St: c0b6bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6147942----T:  6148142 	 St: c135b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148142----T:  6148342 	 St: c0b7ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148342----T:  6148542 	 St: c0b8f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148542----T:  6148742 	 St: c0b85300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148742----T:  6148942 	 St: c0b86720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6148942----T:  6149142 	 St: c0b93fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149142----T:  6149342 	 St: c0b9aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149342----T:  6149542 	 St: c136bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149542----T:  6149742 	 St: c137ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149742----T:  6149942 	 St: c138f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6149942----T:  6150142 	 St: c1385300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150142----T:  6150342 	 St: c1386720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150342----T:  6150542 	 St: c1393fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6150542----T:  6150742 	 St: c139aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6151605----T:  6151805 	 St: c0ba5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152136----T:  6152336 	 St: c0bc4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152336----T:  6152536 	 St: c0bc36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152536----T:  6152736 	 St: c13a5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152736----T:  6152936 	 St: c0bd2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6152936----T:  6153136 	 St: c0be8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153136----T:  6153336 	 St: c13c4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153336----T:  6153536 	 St: c0bedc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153536----T:  6153736 	 St: c0becfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153736----T:  6153936 	 St: c13c36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6153936----T:  6154136 	 St: c13d2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6154136----T:  6154336 	 St: c13e8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6154336----T:  6154536 	 St: c13edc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6154536----T:  6154736 	 St: c13ecfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6155494----T:  6155694 	 St: c0bf94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6156082----T:  6156282 	 St: c13f94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6379955----T:  6421881 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(28.309250)
F:  6644031----T:  8414270 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(1195.299805)
F:  6645014----T:  6645214 	 St: c0403ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6645214----T:  6645414 	 St: c0417140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6645414----T:  6645614 	 St: c041c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6645614----T:  6645814 	 St: c041d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6645814----T:  6646014 	 St: c0429e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6646014----T:  6646214 	 St: c0429cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6646214----T:  6646414 	 St: c0c03ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6646414----T:  6646614 	 St: c043f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6646614----T:  6646814 	 St: c0440940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6646814----T:  6647014 	 St: c0440080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6647014----T:  6647214 	 St: c0c17140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6647214----T:  6647414 	 St: c0c1c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6647414----T:  6647614 	 St: c0c1d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6647614----T:  6647814 	 St: c0c29e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6647814----T:  6648014 	 St: c0c29cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6648014----T:  6648214 	 St: c0c3f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6648214----T:  6648414 	 St: c0c40940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6648414----T:  6648614 	 St: c0c40080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6649546----T:  6656411 	 St: c0440000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6656411----T:  6656611 	 St: c0486220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6656611----T:  6656811 	 St: c0488c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6656811----T:  6660241 	 St: c044c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6660241----T:  6660441 	 St: c0c86220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6660441----T:  6660641 	 St: c0c88c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6660641----T:  6669343 	 St: c0460000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6669343----T:  6676208 	 St: c0c40000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6676208----T:  6679638 	 St: c0c4c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6679638----T:  6688340 	 St: c0c60000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6689334----T:  6689534 	 St: c0493440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6689534----T:  6689734 	 St: c0498d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6689734----T:  6689934 	 St: c04ad660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6689934----T:  6690134 	 St: c04b72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6690134----T:  6690334 	 St: c04bb6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6690334----T:  6690534 	 St: c0c93440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6690534----T:  6690734 	 St: c04c1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6690734----T:  6690934 	 St: c04c8680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6690934----T:  6691134 	 St: c04ca3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6691134----T:  6691334 	 St: c0c98d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6691334----T:  6691534 	 St: c04ce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6691534----T:  6691734 	 St: c0cad660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6691734----T:  6691934 	 St: c0cb72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6691934----T:  6692134 	 St: c0cbb6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6692134----T:  6692334 	 St: c0cc1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6692334----T:  6692534 	 St: c0cc8680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6692534----T:  6692734 	 St: c0cca3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6692734----T:  6692934 	 St: c0cce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6693894----T:  6694094 	 St: c04d5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6694094----T:  6694294 	 St: c04eb1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6694469----T:  6694669 	 St: c04fea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6694669----T:  6694869 	 St: c0cd5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6694869----T:  6695069 	 St: c0ceb1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6695069----T:  6695269 	 St: c0cfea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6695269----T:  6698069 	 St: c0510000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6698069----T:  6698269 	 St: c0530ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6698269----T:  6706049 	 St: c0512000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6706049----T:  6706249 	 St: c0d30ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6706249----T:  6708854 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708854----T:  6717094 	 St: c0521000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6717094----T:  6717294 	 St: c0d20080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6717294----T:  6720094 	 St: c0d10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6720094----T:  6727874 	 St: c0d12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6727874----T:  6730960 	 St: c0d20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6730960----T:  6736475 	 St: c0d23000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6736475----T:  6739905 	 St: c0d2c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6740879----T:  6741079 	 St: c053e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741079----T:  6741279 	 St: c0538be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741279----T:  6741479 	 St: c053f880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741479----T:  6741679 	 St: c0d3e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741679----T:  6741879 	 St: c0d38be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6741879----T:  6742079 	 St: c0d3f880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6742079----T:  6744879 	 St: c0550000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6744879----T:  6752659 	 St: c0552000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6752659----T:  6783852 	 St: c0400000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6783852----T:  6792554 	 St: c0450000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6792554----T:  6868923 	 St: c0470000 Sz: 655360 	 Sm: 0 	 T: memcpy_h2d(51.565834)
F:  6868923----T:  6877625 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6877625----T:  6884490 	 St: c0560000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6884490----T:  6940149 	 St: c056c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  6940149----T:  6948851 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6948851----T:  6951651 	 St: c0d50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6951651----T:  6959431 	 St: c0d52000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6959431----T:  6990624 	 St: c0c00000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6990624----T:  6999326 	 St: c0c50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6999326----T:  7075695 	 St: c0c70000 Sz: 655360 	 Sm: 0 	 T: memcpy_h2d(51.565834)
F:  7075695----T:  7084397 	 St: c0d30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7084397----T:  7091262 	 St: c0d60000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7091262----T:  7146921 	 St: c0d6c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  7146921----T:  7155623 	 St: c0df0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7158781----T:  7158981 	 St: c0620ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7158981----T:  7159181 	 St: c061ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7159181----T:  7159381 	 St: c062ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7159381----T:  7159581 	 St: c062a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7159581----T:  7159781 	 St: c0629740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7159781----T:  7159981 	 St: c0635700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7159981----T:  7160181 	 St: c0637560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7160181----T:  7160381 	 St: c0639160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7160381----T:  7160581 	 St: c0640020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7160581----T:  7160781 	 St: c0e20ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7160781----T:  7160981 	 St: c064ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7160981----T:  7161181 	 St: c064f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7161181----T:  7161381 	 St: c0e1ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7161381----T:  7161581 	 St: c065c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7161581----T:  7161781 	 St: c0660ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7161781----T:  7161981 	 St: c0e2ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7161981----T:  7162181 	 St: c0e2a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7162181----T:  7162381 	 St: c0e29740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7162381----T:  7162581 	 St: c0e35700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7162581----T:  7162781 	 St: c0e37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7162781----T:  7162981 	 St: c0e39160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7162981----T:  7163181 	 St: c0e40020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7163181----T:  7163381 	 St: c0e4ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7163381----T:  7163581 	 St: c0e4f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7163581----T:  7163781 	 St: c0e5c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7163781----T:  7163981 	 St: c0e60ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7164977----T:  7172299 	 St: c0660000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7172299----T:  7172499 	 St: c0671bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7172499----T:  7172699 	 St: c06a33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7172699----T:  7172899 	 St: c06a6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7172899----T:  7173099 	 St: c06a9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173099----T:  7173299 	 St: c0e71bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173299----T:  7173499 	 St: c0ea33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173499----T:  7173699 	 St: c0ea6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173699----T:  7173899 	 St: c0ea9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7173899----T:  7176985 	 St: c066d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7176985----T:  7179785 	 St: c0690000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7179785----T:  7183597 	 St: c0692000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7183597----T:  7189112 	 St: c0697000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7189112----T:  7196434 	 St: c0e60000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7196434----T:  7199520 	 St: c0e6d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7199520----T:  7202125 	 St: c0e90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7202125----T:  7204730 	 St: c0e91000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7204730----T:  7212510 	 St: c0e92000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7213701----T:  7213901 	 St: c06c1000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7213901----T:  7222141 	 St: c06c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7222141----T:  7222341 	 St: c06d3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7222341----T:  7222541 	 St: c06d9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7222541----T:  7222741 	 St: c06e74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7222741----T:  7222941 	 St: c0ec1000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7222941----T:  7223141 	 St: c06f3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223141----T:  7223341 	 St: c0ed3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223341----T:  7223541 	 St: c0ed9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223541----T:  7223741 	 St: c0ee74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223741----T:  7223941 	 St: c0ef3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7223941----T:  7226546 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7226546----T:  7234786 	 St: c0ec0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7234786----T:  7237391 	 St: c0ecf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7238393----T:  7238593 	 St: c0708460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7238593----T:  7244554 	 St: c0710000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7244554----T:  7244754 	 St: c0f08460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7244754----T:  7248973 	 St: c071a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7248973----T:  7252403 	 St: c0730000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7252403----T:  7259268 	 St: c0734000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7259268----T:  7259468 	 St: c0f33600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7259468----T:  7263687 	 St: c0740000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7263687----T:  7269648 	 St: c0746000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7269648----T:  7274289 	 St: c0f10000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7274289----T:  7277375 	 St: c0f17000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7277375----T:  7281594 	 St: c0f1a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7281594----T:  7285813 	 St: c0f30000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7285813----T:  7290454 	 St: c0f36000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7290454----T:  7293540 	 St: c0f3d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7293540----T:  7297759 	 St: c0f40000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7297759----T:  7303720 	 St: c0f46000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7304672----T:  7304872 	 St: c0752900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7304872----T:  7305072 	 St: c0755d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7305072----T:  7305272 	 St: c075ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7305272----T:  7305472 	 St: c0f52900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7305472----T:  7305672 	 St: c0782720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7305672----T:  7305872 	 St: c0f55d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7305872----T:  7306072 	 St: c0790aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7306072----T:  7306272 	 St: c0f5ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7306272----T:  7306472 	 St: c0f82720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7306472----T:  7306672 	 St: c0f90aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7307654----T:  7314976 	 St: c0790000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7314976----T:  7315176 	 St: c07a3c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315176----T:  7315376 	 St: c07b6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315376----T:  7315576 	 St: c07b7500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315576----T:  7315776 	 St: c07bc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315776----T:  7315976 	 St: c07c04e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315976----T:  7316176 	 St: c07c5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316176----T:  7316376 	 St: c07d3140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316376----T:  7316576 	 St: c07d6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316576----T:  7316776 	 St: c0fa3c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316776----T:  7316976 	 St: c0fb6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316976----T:  7317176 	 St: c0fb7500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317176----T:  7317376 	 St: c0fbc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317376----T:  7317576 	 St: c0fc04e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317576----T:  7317776 	 St: c0fc5920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317776----T:  7317976 	 St: c0fd3140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317976----T:  7318176 	 St: c0fd6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7318176----T:  7321262 	 St: c079d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7321262----T:  7327223 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7327223----T:  7331442 	 St: c07ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7331442----T:  7338764 	 St: c0f90000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7338764----T:  7341850 	 St: c0f9d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7341850----T:  7347811 	 St: c0fc0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7347811----T:  7352030 	 St: c0fca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7352985----T:  7353185 	 St: c07e16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7353185----T:  7353385 	 St: c07e74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7353385----T:  7353585 	 St: c07ebe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7353585----T:  7353785 	 St: c07f3560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7353785----T:  7353985 	 St: c07fd060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7353985----T:  7354185 	 St: c08068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7354185----T:  7354385 	 St: c0fe16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7354385----T:  7354585 	 St: c0fe74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7354585----T:  7354785 	 St: c0febe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7354785----T:  7354985 	 St: c0ff3560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7354985----T:  7355185 	 St: c0ffd060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7355185----T:  7355385 	 St: c10068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7355385----T:  7363165 	 St: c07d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7363165----T:  7365965 	 St: c07de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7365965----T:  7366165 	 St: c0fddd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7366165----T:  7370384 	 St: c0810000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7370384----T:  7376345 	 St: c0816000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7376345----T:  7384585 	 St: c0fd0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7384585----T:  7387190 	 St: c0fdf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7387190----T:  7391409 	 St: c1010000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7391409----T:  7397370 	 St: c1016000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7398515----T:  7404030 	 St: c0830000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7404030----T:  7404230 	 St: c0840e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7404230----T:  7404430 	 St: c0859940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7404430----T:  7404630 	 St: c0859520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7404630----T:  7404830 	 St: c085f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7404830----T:  7405030 	 St: c086f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7405030----T:  7405230 	 St: c1040e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7405230----T:  7405430 	 St: c1059940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7405430----T:  7405630 	 St: c1059520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7405630----T:  7405830 	 St: c105f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7405830----T:  7406030 	 St: c106f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7406030----T:  7410671 	 St: c0839000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7410671----T:  7419373 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7419373----T:  7423592 	 St: c0870000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7423592----T:  7429553 	 St: c0876000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7429553----T:  7435068 	 St: c1030000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7435068----T:  7439709 	 St: c1039000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7439709----T:  7448411 	 St: c1040000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7448411----T:  7452630 	 St: c1070000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7452630----T:  7458591 	 St: c1076000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7460206----T:  7460406 	 St: c08abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7460477----T:  7460677 	 St: c08beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7460677----T:  7460877 	 St: c08c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7460877----T:  7461077 	 St: c08d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7461077----T:  7461277 	 St: c10abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7461277----T:  7461477 	 St: c08df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7461477----T:  7461677 	 St: c08e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7461677----T:  7461877 	 St: c10beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7461877----T:  7462077 	 St: c10c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7462077----T:  7462277 	 St: c10d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7462277----T:  7462477 	 St: c10df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7462477----T:  7462677 	 St: c10e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7462677----T:  7465282 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7465282----T:  7473522 	 St: c08f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7473522----T:  7476127 	 St: c10f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7476127----T:  7484367 	 St: c10f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7485207----T:  7485407 	 St: c09016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7485407----T:  7488012 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7488012----T:  7488212 	 St: c09202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7488212----T:  7488412 	 St: c11016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7488412----T:  7488612 	 St: c092bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7488612----T:  7488812 	 St: c092e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7488812----T:  7489012 	 St: c0930100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7489012----T:  7489212 	 St: c1110080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7489212----T:  7489412 	 St: c11202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7489412----T:  7489612 	 St: c112bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7489612----T:  7489812 	 St: c112e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7489812----T:  7490012 	 St: c1130100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7490012----T:  7498252 	 St: c0911000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7498641----T:  7501441 	 St: c1110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7501441----T:  7501641 	 St: c0944700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7501641----T:  7501841 	 St: c0951640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7501841----T:  7502041 	 St: c094fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7502041----T:  7502241 	 St: c1144700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7502241----T:  7502441 	 St: c1151640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7502441----T:  7502641 	 St: c114fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7502641----T:  7505727 	 St: c1112000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7505727----T:  7508332 	 St: c1115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7508332----T:  7514293 	 St: c1116000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7515223----T:  7515423 	 St: c095cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7515423----T:  7515623 	 St: c0962800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7515623----T:  7515823 	 St: c09624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7515823----T:  7516023 	 St: c096dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516023----T:  7516223 	 St: c0979ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516223----T:  7516423 	 St: c0985a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516423----T:  7516623 	 St: c115cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516623----T:  7516823 	 St: c1162800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516823----T:  7517023 	 St: c11624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517023----T:  7517223 	 St: c116dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517223----T:  7517423 	 St: c1179ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517423----T:  7517623 	 St: c1185a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517623----T:  7520423 	 St: c0990000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7520423----T:  7528203 	 St: c0992000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7528203----T:  7530808 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7530808----T:  7539048 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7539048----T:  7541848 	 St: c1190000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7541848----T:  7549628 	 St: c1192000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7549628----T:  7552233 	 St: c11a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7552233----T:  7560473 	 St: c11a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7561588----T:  7561788 	 St: c09b89e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7561788----T:  7561988 	 St: c09c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7561988----T:  7570690 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7570690----T:  7570890 	 St: c09dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7570890----T:  7571090 	 St: c09ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7571090----T:  7571290 	 St: c11b89e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7571290----T:  7571490 	 St: c11c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7571490----T:  7571690 	 St: c09f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7571690----T:  7571890 	 St: c09f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7571890----T:  7572090 	 St: c11dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7572090----T:  7572290 	 St: c11ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7572290----T:  7572490 	 St: c11f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7572490----T:  7572690 	 St: c11f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7572690----T:  7580930 	 St: c09b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7580930----T:  7583535 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7583535----T:  7592237 	 St: c1180000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7592237----T:  7600477 	 St: c11b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7600477----T:  7603082 	 St: c11bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7604106----T:  7612808 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7612808----T:  7613008 	 St: c0a0cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613008----T:  7613208 	 St: c0a13960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613208----T:  7613408 	 St: c0a14fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613408----T:  7613608 	 St: c0a148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613608----T:  7613808 	 St: c0a180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7613808----T:  7614008 	 St: c0a30ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614008----T:  7614208 	 St: c0a351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614208----T:  7614408 	 St: c0a39aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614408----T:  7614608 	 St: c0a35be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614608----T:  7614808 	 St: c0a36820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7614808----T:  7615008 	 St: c120cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615008----T:  7615208 	 St: c1213960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615208----T:  7615408 	 St: c1214fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615408----T:  7615608 	 St: c12148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615608----T:  7615808 	 St: c12180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7615808----T:  7616008 	 St: c1230ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616008----T:  7616208 	 St: c12351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616208----T:  7616408 	 St: c1239aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616408----T:  7616608 	 St: c1235be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616608----T:  7616808 	 St: c1236820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7616808----T:  7625510 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7625510----T:  7641673 	 St: c0850000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7641673----T:  7695449 	 St: c0880000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  7695449----T:  7704151 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7704151----T:  7750398 	 St: c0920000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  7750398----T:  7779710 	 St: c09c0000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:  7779710----T:  7783140 	 St: c09fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7783140----T:  7786952 	 St: c0a20000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7786952----T:  7793364 	 St: c0a25000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7793364----T:  7802066 	 St: c1000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7802066----T:  7810768 	 St: c1020000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7810768----T:  7826931 	 St: c1050000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7826931----T:  7880707 	 St: c1080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  7880707----T:  7889409 	 St: c1100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7889409----T:  7935656 	 St: c1120000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  7935656----T:  7964968 	 St: c11c0000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:  7964968----T:  7968398 	 St: c11fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7968398----T:  7972210 	 St: c1220000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7972210----T:  7978622 	 St: c1225000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7979458----T:  7982888 	 St: c0a40000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7979458----T:  8221538 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7982888----T:  7983088 	 St: c0a5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7983088----T:  7983288 	 St: c0a5e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7983288----T:  7990153 	 St: c0a44000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7990153----T:  7990353 	 St: c125afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7990353----T:  7990553 	 St: c125e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7990553----T:  7993639 	 St: c0a60000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7993639----T:  8000961 	 St: c0a63000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8000961----T:  8004391 	 St: c1240000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8004391----T:  8011256 	 St: c1244000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8011256----T:  8014342 	 St: c1260000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8014342----T:  8021664 	 St: c1263000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8222574----T:  8222774 	 St: c0a97760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8222774----T:  8225379 	 St: c0aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8225379----T:  8225579 	 St: c1297760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8225579----T:  8225779 	 St: c0ac3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8225779----T:  8225979 	 St: c12a0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8225979----T:  8234219 	 St: c0aa1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8234219----T:  8234419 	 St: c12c3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8234419----T:  8237219 	 St: c0ab0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8237219----T:  8244999 	 St: c0ab2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8244999----T:  8245199 	 St: c12b18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8245199----T:  8249418 	 St: c12a0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8249418----T:  8255379 	 St: c12a6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8255379----T:  8258465 	 St: c12b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8258465----T:  8263106 	 St: c12b3000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8263106----T:  8265711 	 St: c12ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8265711----T:  8269523 	 St: c12bb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8270345----T:  8270545 	 St: c0ad00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8270545----T:  8270745 	 St: c0addfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8270745----T:  8270945 	 St: c0ae64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8270945----T:  8271145 	 St: c12d00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271145----T:  8271345 	 St: c0b02140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271345----T:  8271545 	 St: c0b03540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271545----T:  8271745 	 St: c0b0dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271745----T:  8271945 	 St: c12ddfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8271945----T:  8272145 	 St: c12e64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272145----T:  8272345 	 St: c1302140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272345----T:  8272545 	 St: c1303540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272545----T:  8272745 	 St: c130dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8272745----T:  8275350 	 St: c0af0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8275350----T:  8283590 	 St: c0af1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8283590----T:  8283790 	 St: c12f02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8283983----T:  8286783 	 St: c12f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8286783----T:  8286983 	 St: c0b248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8286983----T:  8287183 	 St: c0b29fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8287183----T:  8292257 	 St: c12f2000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8292257----T:  8292457 	 St: c13248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8292457----T:  8292657 	 St: c1329fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8292657----T:  8296876 	 St: c12fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8296876----T:  8303741 	 St: c0b10000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8303741----T:  8307171 	 St: c0b1c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8307171----T:  8312686 	 St: c1310000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8312686----T:  8315772 	 St: c1319000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8315772----T:  8319202 	 St: c131c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8320091----T:  8320291 	 St: c0b30f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320291----T:  8320491 	 St: c0b34300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320491----T:  8320691 	 St: c0b432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320691----T:  8320891 	 St: c0b5d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8320891----T:  8321091 	 St: c1330f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321091----T:  8321291 	 St: c1334300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321291----T:  8321491 	 St: c13432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321491----T:  8321691 	 St: c135d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8321691----T:  8330393 	 St: c0b40000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8330784----T:  8338564 	 St: c1340000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8338564----T:  8338764 	 St: c0b6f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8338764----T:  8338964 	 St: c0b6d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8338964----T:  8339164 	 St: c0b6d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8339164----T:  8339364 	 St: c0b80ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8339364----T:  8339564 	 St: c136f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8339564----T:  8339764 	 St: c136d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8339764----T:  8339964 	 St: c136d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8339964----T:  8340164 	 St: c1380ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8340164----T:  8342964 	 St: c134e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8342964----T:  8345569 	 St: c0b70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8345569----T:  8353809 	 St: c0b71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8353809----T:  8354009 	 St: c13703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8354187----T:  8360148 	 St: c1370000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8360148----T:  8360348 	 St: c0b9e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8360348----T:  8360548 	 St: c0ba0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8360548----T:  8364767 	 St: c137a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8364767----T:  8364967 	 St: c139e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8364967----T:  8365167 	 St: c13a0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8366001----T:  8366201 	 St: c0ba8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8366201----T:  8366401 	 St: c0bad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8366401----T:  8366601 	 St: c0bb5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8366601----T:  8366801 	 St: c0bcb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8366801----T:  8367001 	 St: c0bcd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8367001----T:  8367201 	 St: c0bcd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8367201----T:  8367401 	 St: c0bd21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8367401----T:  8367601 	 St: c0bd39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8367601----T:  8367801 	 St: c0bd32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8367801----T:  8368001 	 St: c13a8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8368001----T:  8368201 	 St: c13ad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8368201----T:  8368401 	 St: c13b5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8368401----T:  8368601 	 St: c13cb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8368601----T:  8368801 	 St: c13cd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8368801----T:  8369001 	 St: c13cd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8369001----T:  8369201 	 St: c13d21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8369201----T:  8369401 	 St: c13d39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8369401----T:  8369601 	 St: c13d32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8369601----T:  8372206 	 St: c0be0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8372206----T:  8380446 	 St: c0be1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8380446----T:  8380646 	 St: c13e04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8380837----T:  8384267 	 St: c13e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8384267----T:  8384467 	 St: c0bf29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8384467----T:  8384667 	 St: c0bf4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8384667----T:  8391532 	 St: c13e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8391532----T:  8391732 	 St: c13f29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8391732----T:  8391932 	 St: c13f4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8391932----T:  8395018 	 St: c0bf0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8395018----T:  8402340 	 St: c0bf3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8402340----T:  8405426 	 St: c13f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8405426----T:  8412748 	 St: c13f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8636420----T:  8678593 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(28.476030)
F:  8900743----T: 10991278 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(1411.569824)
F:  8908834----T:  8911439 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8909489----T:  9151569 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8911439----T:  8911639 	 St: c06122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8911639----T:  8911839 	 St: c0614680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8911839----T:  8912039 	 St: c0618ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8912039----T:  8912239 	 St: c0619380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8912239----T:  8912439 	 St: c061ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8912439----T:  8912639 	 St: c0e122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8912639----T:  8912839 	 St: c0e14680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8912839----T:  8913039 	 St: c0e18ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8913039----T:  8913239 	 St: c0e19380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8913239----T:  8913439 	 St: c0e1ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8913439----T:  8921679 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8921679----T:  8924284 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8924284----T:  8932524 	 St: c0621000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8932524----T:  8941226 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8941226----T:  8944026 	 St: c0630000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8944026----T:  8966759 	 St: c0632000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  8966759----T:  8982922 	 St: c0670000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8982922----T:  8999085 	 St: c06a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8999085----T:  9030278 	 St: c06d0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9030278----T:  9038980 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9038980----T:  9047682 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9047682----T:  9063845 	 St: c0770000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9063845----T:  9080008 	 St: c07a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9080008----T:  9096171 	 St: c07e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9096171----T:  9098776 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9098776----T:  9107016 	 St: c0e01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9107016----T:  9109621 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9109621----T:  9117861 	 St: c0e21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9117861----T:  9126563 	 St: c0e10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9126563----T:  9129363 	 St: c0e30000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9129363----T:  9152096 	 St: c0e32000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  9152096----T:  9168259 	 St: c0e70000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9168259----T:  9184422 	 St: c0ea0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9184422----T:  9215615 	 St: c0ed0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9215615----T:  9224317 	 St: c0f20000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9224317----T:  9233019 	 St: c0f50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9233019----T:  9249182 	 St: c0f70000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9249182----T:  9265345 	 St: c0fa0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9265345----T:  9281508 	 St: c0fe0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9288876----T:  9289076 	 St: c080ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9289073----T:  9531153 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9289076----T:  9289276 	 St: c080ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9289276----T:  9289476 	 St: c08223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9289476----T:  9289676 	 St: c0826cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9289676----T:  9289876 	 St: c100ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9289876----T:  9290076 	 St: c100ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9290076----T:  9290276 	 St: c10223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9290276----T:  9290476 	 St: c1026cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9290476----T:  9296437 	 St: c0810000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9296437----T:  9300656 	 St: c081a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9300656----T:  9307521 	 St: c0820000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9307521----T:  9310951 	 St: c082c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9310951----T:  9319653 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9319653----T:  9323083 	 St: c0830000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9323083----T:  9329948 	 St: c0834000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9329948----T:  9332553 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9332553----T:  9363276 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  9363276----T:  9369237 	 St: c1010000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9369237----T:  9373456 	 St: c101a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9373456----T:  9380321 	 St: c1020000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9380321----T:  9383751 	 St: c102c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9383751----T:  9392453 	 St: c1000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9392453----T:  9395883 	 St: c1030000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9395883----T:  9402748 	 St: c1034000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9402748----T:  9405353 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9405353----T:  9436076 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  9532785----T:  9532985 	 St: c0883020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9532985----T:  9533185 	 St: c0885a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9533185----T:  9533385 	 St: c088c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9533385----T:  9533585 	 St: c088b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9533585----T:  9533785 	 St: c0890320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9533785----T:  9533985 	 St: c0890820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9533985----T:  9534185 	 St: c0891f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534185----T:  9534385 	 St: c0895b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534385----T:  9534585 	 St: c089a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534585----T:  9534785 	 St: c089bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534785----T:  9534985 	 St: c0899d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9534985----T:  9535185 	 St: c1083020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535185----T:  9535385 	 St: c1085a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535385----T:  9535585 	 St: c108c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535585----T:  9535785 	 St: c108b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535785----T:  9535985 	 St: c1090320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9535985----T:  9536185 	 St: c1090820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536185----T:  9536385 	 St: c1091f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536385----T:  9536585 	 St: c1095b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536585----T:  9536785 	 St: c109a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536785----T:  9536985 	 St: c109bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9536985----T:  9537185 	 St: c1099d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9537185----T:  9553817 	 St: c0880000 Sz: 135168 	 Sm: 0 	 T: memcpy_h2d(11.230249)
F:  9553817----T:  9599593 	 St: c08a1000 Sz: 389120 	 Sm: 0 	 T: memcpy_h2d(30.908846)
F:  9599593----T:  9616225 	 St: c1080000 Sz: 135168 	 Sm: 0 	 T: memcpy_h2d(11.230249)
F:  9616225----T:  9662001 	 St: c10a1000 Sz: 389120 	 Sm: 0 	 T: memcpy_h2d(30.908846)
F:  9663831----T:  9667261 	 St: c0900000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9663831----T:  9905911 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9667261----T:  9786938 	 St: c0904000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F:  9786938----T:  9790368 	 St: c1100000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9790368----T:  9910045 	 St: c1104000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F:  9913522----T:  9916127 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9913522----T: 10155602 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9916127----T:  9924367 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9924367----T:  9931232 	 St: c09a0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9931232----T:  9934662 	 St: c09ac000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9934662----T:  9942442 	 St: c09b0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9942442----T:  9945242 	 St: c09be000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9945242----T:  9947847 	 St: c09c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9947847----T:  9956087 	 St: c09c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9956087----T:  9959899 	 St: c0a10000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9959899----T:  9966311 	 St: c0a15000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9966311----T:  9975013 	 St: c0a30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9975013----T:  9983715 	 St: c0a50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9983715----T: 10007387 	 St: c0a70000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10007387----T: 10031059 	 St: c0ac0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10031059----T: 10039761 	 St: c0b00000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10039761----T: 10055924 	 St: c0b20000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10055924----T: 10072087 	 St: c0b50000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10072087----T: 10118334 	 St: c0b80000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 10118334----T: 10121764 	 St: c09d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10121764----T: 10128629 	 St: c09d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10128629----T: 10144792 	 St: c0980000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10144792----T: 10149433 	 St: c09e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10149433----T: 10162321 	 St: c09e7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 10155603----T: 10397683 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10162321----T: 10164926 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10164926----T: 10173166 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10173166----T: 10176978 	 St: c1210000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10176978----T: 10183390 	 St: c1215000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10183390----T: 10192092 	 St: c1230000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10192092----T: 10200794 	 St: c1250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10200794----T: 10224466 	 St: c1270000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10224466----T: 10248138 	 St: c12c0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10248138----T: 10256840 	 St: c1300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10256840----T: 10273003 	 St: c1320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10273003----T: 10289166 	 St: c1350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10289166----T: 10335413 	 St: c1380000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 10335413----T: 10338018 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10338018----T: 10346258 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10346258----T: 10350070 	 St: c0a10000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10350070----T: 10356482 	 St: c0a15000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10356482----T: 10365646 	 St: c0a20000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 10365646----T: 10369076 	 St: c0a31000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10369076----T: 10375488 	 St: c0a35000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10398544----T: 10401344 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10401344----T: 10431597 	 St: c0a42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 10432436----T: 10435866 	 St: c0a80000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10432436----T: 10674516 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10435866----T: 10495290 	 St: c0a84000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 10495290----T: 10503992 	 St: c1270000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10503992----T: 10508633 	 St: c1260000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10508633----T: 10514148 	 St: c1267000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10514148----T: 10518367 	 St: c1240000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10518367----T: 10531722 	 St: c1246000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 10531722----T: 10535152 	 St: c1280000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10535152----T: 10542017 	 St: c1284000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10542017----T: 10549797 	 St: c1290000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10549797----T: 10554438 	 St: c129e000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10554438----T: 10558657 	 St: c12a5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10558657----T: 10566897 	 St: c12ab000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10566897----T: 10571116 	 St: c12ba000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10675765----T: 10675965 	 St: c12c26e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10675965----T: 10676165 	 St: c12c8580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10676165----T: 10707358 	 St: c1200000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10676279----T: 10918359 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10707358----T: 10716985 	 St: c12c0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 10716985----T: 10739718 	 St: c12d2000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F: 10739718----T: 10744792 	 St: c0b00000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10744792----T: 10862586 	 St: c0b08000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F: 10862586----T: 10867660 	 St: c1300000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10867660----T: 10985454 	 St: c1308000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F: 11213428----T: 11255810 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(28.617151)
F: 11255810----T: 11377370 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 11599521----T: 13645598 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(1381.551025)
F: 11600468----T: 11604687 	 St: c0400000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11604687----T: 11610648 	 St: c0406000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11610648----T: 11615722 	 St: c0410000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11615722----T: 11620796 	 St: c0418000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11620796----T: 11624226 	 St: c0420000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11624226----T: 11638516 	 St: c0424000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 11638516----T: 11641602 	 St: c0440000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11641602----T: 11671385 	 St: c0443000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 11641990----T: 11884070 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11671385----T: 11675197 	 St: c0c00000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11675197----T: 11677802 	 St: c0c05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11677802----T: 11683763 	 St: c0c06000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11683763----T: 11688837 	 St: c0c10000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11688837----T: 11693911 	 St: c0c18000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11693911----T: 11697341 	 St: c0c20000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11697341----T: 11711631 	 St: c0c24000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 11711631----T: 11714717 	 St: c0c40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11714717----T: 11744500 	 St: c0c43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 11885790----T: 11888395 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11888395----T: 11949231 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 11949231----T: 11951836 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11951836----T: 12012672 	 St: c0c81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 12014524----T: 12017324 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12014524----T: 12256604 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12017324----T: 12137942 	 St: c0502000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 12137942----T: 12138142 	 St: c0d01e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12138330----T: 12146110 	 St: c0d00000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 12146110----T: 12165087 	 St: c0d0e000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F: 12165087----T: 12171499 	 St: c0d34000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 12171499----T: 12174104 	 St: c0d3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12174104----T: 12176904 	 St: c0d40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12176904----T: 12267394 	 St: c0d42000 Sz: 778240 	 Sm: 0 	 T: memcpy_h2d(61.100609)
F: 12278602----T: 12284563 	 St: c0800000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12284563----T: 12288782 	 St: c080a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12288782----T: 12293856 	 St: c0810000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12293856----T: 12298930 	 St: c0818000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12298930----T: 12302742 	 St: c0820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12302742----T: 12316564 	 St: c0825000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 12316564----T: 12319650 	 St: c0840000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12319650----T: 12349433 	 St: c0843000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 12320038----T: 12562118 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12349433----T: 12355394 	 St: c1000000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12355394----T: 12359613 	 St: c100a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12359613----T: 12364254 	 St: c1010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12364254----T: 12366859 	 St: c1017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12366859----T: 12371933 	 St: c1018000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12371933----T: 12375745 	 St: c1020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12375745----T: 12389567 	 St: c1025000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 12389567----T: 12392653 	 St: c1040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12392653----T: 12422436 	 St: c1043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 12563795----T: 12566400 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12566400----T: 12687489 	 St: c0881000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 12687489----T: 12690094 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12690094----T: 12750930 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 12753115----T: 12755720 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12753115----T: 12995195 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12755720----T: 12876809 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 12998364----T: 13001164 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13001164----T: 13008944 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 13008944----T: 13012030 	 St: c0a10000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13012030----T: 13019352 	 St: c0a13000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 13019352----T: 13022438 	 St: c0a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13022438----T: 13037196 	 St: c0a23000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 13037196----T: 13039996 	 St: c1200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13039996----T: 13047776 	 St: c1202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 13047776----T: 13050381 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13050381----T: 13053181 	 St: c1211000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13053181----T: 13060503 	 St: c1213000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 13060503----T: 13063589 	 St: c1220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13063589----T: 13078347 	 St: c1223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 13079203----T: 13084277 	 St: c0a40000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 13084277----T: 13111709 	 St: c0a48000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F: 13111709----T: 13115928 	 St: c1240000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13115928----T: 13118728 	 St: c1246000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13118728----T: 13146160 	 St: c1248000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F: 13147018----T: 13150104 	 St: c0a80000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13147018----T: 13389098 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13150104----T: 13209999 	 St: c0a83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 13209999----T: 13213085 	 St: c1280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13213085----T: 13272980 	 St: c1283000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 13390888----T: 13393688 	 St: c0b00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13393688----T: 13514306 	 St: c0b02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 13394076----T: 13636156 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13514306----T: 13516911 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13516911----T: 13519516 	 St: c1301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13519516----T: 13640134 	 St: c1302000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 13867748----T: 13910829 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(29.089128)
F: 14132979----T: 16074721 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(1311.101929)
F: 14133920----T: 14136720 	 St: c0400000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14136720----T: 14144500 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 14144500----T: 14147930 	 St: c0410000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 14147930----T: 14154795 	 St: c0414000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 14154795----T: 14157595 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14157595----T: 14172821 	 St: c0422000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 14172821----T: 14175621 	 St: c0440000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14175621----T: 14205874 	 St: c0442000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 14205874----T: 14208674 	 St: c0c00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14208674----T: 14216454 	 St: c0c02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 14216454----T: 14219254 	 St: c0c10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14219254----T: 14222054 	 St: c0c12000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14222054----T: 14228919 	 St: c0c14000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 14228919----T: 14231719 	 St: c0c20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14231719----T: 14246945 	 St: c0c22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 14246945----T: 14249745 	 St: c0c40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14249745----T: 14279998 	 St: c0c42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 14281749----T: 14284354 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14281749----T: 14523829 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14284354----T: 14345190 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 14345190----T: 14347795 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14347795----T: 14408631 	 St: c0c81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 14525657----T: 14528262 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14528262----T: 14649351 	 St: c0501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 14528651----T: 14770731 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14649351----T: 14651956 	 St: c0d00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14651956----T: 14773045 	 St: c0d01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 14784888----T: 14787493 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14787493----T: 14795733 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 14795733----T: 14800374 	 St: c0810000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 14800374----T: 14805889 	 St: c0817000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 14805889----T: 14808975 	 St: c0820000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14808975----T: 14823733 	 St: c0823000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 14823733----T: 14826338 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14826338----T: 14834578 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 14834578----T: 14838390 	 St: c1010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 14838390----T: 14844802 	 St: c1015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 14844802----T: 14847602 	 St: c1020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14847602----T: 14850207 	 St: c1022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14850207----T: 14864965 	 St: c1023000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 14865911----T: 14868711 	 St: c0840000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14868711----T: 14898964 	 St: c0842000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 14898964----T: 14901569 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14901569----T: 14904174 	 St: c1041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14904174----T: 14934427 	 St: c1042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 14935367----T: 14937972 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14935367----T: 15177447 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14937972----T: 14998808 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 14998808----T: 15001413 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15001413----T: 15062249 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 15179361----T: 15182161 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15182161----T: 15302779 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 15182549----T: 15424629 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15302779----T: 15305579 	 St: c1100000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15305579----T: 15426197 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 15430058----T: 15432858 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15432858----T: 15440638 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 15440638----T: 15444068 	 St: c0a10000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 15444068----T: 15450933 	 St: c0a14000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 15450933----T: 15454019 	 St: c0a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15454019----T: 15468777 	 St: c0a23000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 15468777----T: 15471577 	 St: c1200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15471577----T: 15479357 	 St: c1202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 15479357----T: 15482443 	 St: c1210000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15482443----T: 15485048 	 St: c1213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15485048----T: 15491913 	 St: c1214000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 15491913----T: 15494713 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15494713----T: 15509939 	 St: c1222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 15510791----T: 15513591 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15513591----T: 15543844 	 St: c0a42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 15543844----T: 15546644 	 St: c1240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15546644----T: 15576897 	 St: c1242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 15577873----T: 15580959 	 St: c0a80000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15577873----T: 15819953 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15580959----T: 15640854 	 St: c0a83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 15640854----T: 15643654 	 St: c1280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15643654----T: 15646259 	 St: c1282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15646259----T: 15706154 	 St: c1283000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 15821606----T: 15824211 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15824211----T: 15945300 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 15824586----T: 16066666 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15945300----T: 15947905 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15947905----T: 16068994 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 16296871----T: 16341244 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(29.961512)
F: 16563394----T: 19165787 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(1757.186401)
F: 16564243----T: 16568055 	 St: c0400000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 16568055----T: 16574467 	 St: c0405000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 16574467----T: 16577072 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16577072----T: 16585312 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16585312----T: 16588398 	 St: c0420000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16588398----T: 16603156 	 St: c0423000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 16603156----T: 16605956 	 St: c0c00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16605956----T: 16608561 	 St: c0c02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16608561----T: 16611166 	 St: c0c03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16611166----T: 16618031 	 St: c0c04000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 16618031----T: 16620636 	 St: c0c10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16620636----T: 16628876 	 St: c0c11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 16628876----T: 16631676 	 St: c0c20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16631676----T: 16646902 	 St: c0c22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 16647746----T: 16650546 	 St: c0440000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16650546----T: 16680799 	 St: c0442000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 16680799----T: 16683404 	 St: c0c40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16683404----T: 16714127 	 St: c0c41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 16715121----T: 16720195 	 St: c0480000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 16715121----T: 16957201 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16720195----T: 16777736 	 St: c0488000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F: 16777736----T: 16780341 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16780341----T: 16841177 	 St: c0c81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 16959141----T: 16961941 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16961941----T: 17082559 	 St: c0502000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 16962330----T: 17204410 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17082559----T: 17085164 	 St: c0d00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17085164----T: 17087769 	 St: c0d01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17087769----T: 17208387 	 St: c0d02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 17212756----T: 17215556 	 St: c0600000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17215556----T: 17223336 	 St: c0602000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 17223336----T: 17226766 	 St: c0610000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 17226766----T: 17233631 	 St: c0614000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 17233631----T: 17236717 	 St: c0620000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17236717----T: 17251475 	 St: c0623000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 17251475----T: 17254275 	 St: c0e00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17254275----T: 17262055 	 St: c0e02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 17262055----T: 17264660 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17264660----T: 17267460 	 St: c0e11000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17267460----T: 17270065 	 St: c0e13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17270065----T: 17276930 	 St: c0e14000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 17276930----T: 17279535 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17279535----T: 17295230 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 17296243----T: 17300884 	 St: c0640000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 17300884----T: 17328786 	 St: c0647000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F: 17328786----T: 17331872 	 St: c0e40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17331872----T: 17361655 	 St: c0e43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 17362597----T: 17366409 	 St: c0680000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 17362597----T: 17604677 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17366409----T: 17425362 	 St: c0685000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F: 17425362----T: 17428162 	 St: c0e80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17428162----T: 17430767 	 St: c0e82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17430767----T: 17433567 	 St: c0e83000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17433567----T: 17492520 	 St: c0e85000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F: 17606655----T: 17609455 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17609455----T: 17730073 	 St: c0702000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 17609843----T: 17851923 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17730073----T: 17732678 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17732678----T: 17735283 	 St: c0f01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17735283----T: 17855901 	 St: c0f02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 17860311----T: 17863111 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17863111----T: 17870891 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 17870891----T: 17873977 	 St: c0810000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17873977----T: 17881299 	 St: c0813000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 17881299----T: 17884729 	 St: c0820000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 17884729----T: 17899019 	 St: c0824000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 17899019----T: 17901819 	 St: c1000000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17901819----T: 17909599 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 17909599----T: 17912685 	 St: c1010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17912685----T: 17920007 	 St: c1013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 17920007----T: 17922612 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17922612----T: 17938307 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 17939204----T: 17941809 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17941809----T: 17972532 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 17972532----T: 17975137 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17975137----T: 18005860 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 18006811----T: 18009897 	 St: c0880000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 18006811----T: 18248891 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18009897----T: 18069792 	 St: c0883000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 18069792----T: 18072592 	 St: c1080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18072592----T: 18075197 	 St: c1082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18075197----T: 18135092 	 St: c1083000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 18250903----T: 18253703 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18253703----T: 18374321 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 18254091----T: 18496171 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18374321----T: 18376926 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18376926----T: 18379531 	 St: c1101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18379531----T: 18500149 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 18504429----T: 18507515 	 St: c0a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 18507515----T: 18514837 	 St: c0a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 18514837----T: 18520798 	 St: c0a10000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 18520798----T: 18525017 	 St: c0a1a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 18525017----T: 18528829 	 St: c0a20000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 18528829----T: 18542651 	 St: c0a25000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 18542651----T: 18545256 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18545256----T: 18547861 	 St: c1201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18547861----T: 18555641 	 St: c1202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 18555641----T: 18559071 	 St: c1210000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 18559071----T: 18561871 	 St: c1214000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18561871----T: 18564671 	 St: c1216000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18564671----T: 18567276 	 St: c1218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18567276----T: 18569881 	 St: c1219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18569881----T: 18574100 	 St: c121a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 18574100----T: 18576900 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18576900----T: 18579505 	 St: c1222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18579505----T: 18594263 	 St: c1223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 18595227----T: 18598027 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18598027----T: 18628280 	 St: c0a42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 18628280----T: 18630885 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18630885----T: 18633490 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18633490----T: 18663743 	 St: c1242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 18664693----T: 18667298 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18664693----T: 18906773 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18667298----T: 18728134 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 18728134----T: 18730739 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18730739----T: 18791575 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 18908803----T: 18912233 	 St: c0b00000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 18912233----T: 19031910 	 St: c0b04000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 18912621----T: 19154701 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 19031910----T: 19034515 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19034515----T: 19037315 	 St: c1301000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19037315----T: 19039920 	 St: c1303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19039920----T: 19159597 	 St: c1304000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 19387937----T: 19435120 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(31.858879)
F: 19657270----T: 21611883 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(1319.792725)
F: 19669551----T: 19672351 	 St: c0600000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19672351----T: 19680131 	 St: c0602000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 19680131----T: 19683217 	 St: c0610000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 19683217----T: 19690539 	 St: c0613000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 19690539----T: 19693144 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19693144----T: 19708839 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 19708839----T: 19711444 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19711444----T: 19714049 	 St: c0e01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19714049----T: 19721829 	 St: c0e02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 19721829----T: 19724434 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19724434----T: 19732674 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 19732674----T: 19735279 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19735279----T: 19750974 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 19752104----T: 19754709 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19754709----T: 19785432 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 19785432----T: 19788037 	 St: c0e40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19788037----T: 19818760 	 St: c0e41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 19819664----T: 19822750 	 St: c0680000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 19819664----T: 20061744 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 19822750----T: 19882645 	 St: c0683000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 19882645----T: 19885445 	 St: c0e80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19885445----T: 19888050 	 St: c0e82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19888050----T: 19947945 	 St: c0e83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 20063965----T: 20066570 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20066570----T: 20187659 	 St: c0701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 20066958----T: 20309038 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20187659----T: 20190264 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20190264----T: 20311353 	 St: c0f01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 20317063----T: 20319863 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20319863----T: 20327643 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 20327643----T: 20330248 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20330248----T: 20338488 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20338488----T: 20341093 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20341093----T: 20356788 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 20356788----T: 20359393 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20359393----T: 20361998 	 St: c1001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20361998----T: 20369778 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 20369778----T: 20372383 	 St: c1010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20372383----T: 20380623 	 St: c1011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20380623----T: 20383228 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20383228----T: 20398923 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 20400077----T: 20402682 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20402682----T: 20433405 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 20433405----T: 20436010 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20436010----T: 20466733 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 20467683----T: 20470288 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20467683----T: 20709763 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20470288----T: 20531124 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 20531124----T: 20533729 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20533729----T: 20594565 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 20711968----T: 20714573 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20714573----T: 20835662 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 20714962----T: 20957042 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20835662----T: 20838267 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20838267----T: 20959356 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 20964823----T: 20967428 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20967428----T: 20975668 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20975668----T: 20978468 	 St: c0a10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20978468----T: 20986248 	 St: c0a12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 20986248----T: 20988853 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20988853----T: 21004548 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 21004548----T: 21007153 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21007153----T: 21015393 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21015393----T: 21017998 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21017998----T: 21026238 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21026238----T: 21028843 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21028843----T: 21044538 	 St: c1221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 21045736----T: 21048341 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21048341----T: 21079064 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 21079064----T: 21081669 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21081669----T: 21112392 	 St: c1241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 21113332----T: 21116762 	 St: c0a80000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 21113332----T: 21355412 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21116762----T: 21176186 	 St: c0a84000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 21176186----T: 21178791 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21178791----T: 21181396 	 St: c1281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21181396----T: 21184001 	 St: c1282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21184001----T: 21186606 	 St: c1283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21186606----T: 21246030 	 St: c1284000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 21357589----T: 21360389 	 St: c0b00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21360389----T: 21481007 	 St: c0b02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 21360778----T: 21602858 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21481007----T: 21483807 	 St: c1300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21483807----T: 21604425 	 St: c1302000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 21834033----T: 21884989 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(34.406483)
F: 22107139----T: 24076831 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(1329.974365)
F: 22124130----T: 22127216 	 St: c0600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 22127216----T: 22134538 	 St: c0603000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 22134538----T: 22137143 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22137143----T: 22145383 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 22145383----T: 22148183 	 St: c0e00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22148183----T: 22150788 	 St: c0e02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22150788----T: 22158110 	 St: c0e03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 22158110----T: 22160715 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22160715----T: 22168955 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 22169790----T: 22172590 	 St: c0620000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22172590----T: 22187816 	 St: c0622000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 22187816----T: 22190421 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22190421----T: 22221144 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 22221144----T: 22223944 	 St: c0e20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22223944----T: 22239170 	 St: c0e22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 22239170----T: 22241775 	 St: c0e40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22241775----T: 22272498 	 St: c0e41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 22274210----T: 22276815 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22274210----T: 22516290 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 22276815----T: 22337651 	 St: c0681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 22337651----T: 22340256 	 St: c0e80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22340256----T: 22401092 	 St: c0e81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 22519598----T: 22522398 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22522398----T: 22643016 	 St: c0702000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 22522786----T: 22764866 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 22643016----T: 22645816 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22645816----T: 22766434 	 St: c0f02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 22774263----T: 22777063 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22777063----T: 22784843 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 22784843----T: 22787643 	 St: c0810000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22787643----T: 22795423 	 St: c0812000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 22795423----T: 22798028 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22798028----T: 22800633 	 St: c1001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22800633----T: 22808413 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 22808413----T: 22811213 	 St: c1010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22811213----T: 22818993 	 St: c1012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 22819836----T: 22822441 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22822441----T: 22838136 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 22838136----T: 22840741 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22840741----T: 22871464 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 22871464----T: 22874069 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22874069----T: 22889764 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 22889764----T: 22892369 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22892369----T: 22923092 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 22924787----T: 22927392 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22924787----T: 23166867 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 22927392----T: 22988228 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 22988228----T: 22990833 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22990833----T: 23051669 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 23169771----T: 23172376 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23172376----T: 23293465 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 23172764----T: 23414844 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23293465----T: 23296070 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23296070----T: 23417159 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 23425110----T: 23427715 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23427715----T: 23435955 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23435955----T: 23438560 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23438560----T: 23446800 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23446800----T: 23449405 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23449405----T: 23457645 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23457645----T: 23460250 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23460250----T: 23468490 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23469330----T: 23471935 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23471935----T: 23487630 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 23487630----T: 23490235 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23490235----T: 23520958 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 23520958----T: 23523563 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23523563----T: 23539258 	 St: c1221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 23539258----T: 23541863 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23541863----T: 23572586 	 St: c1241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 23574335----T: 23577135 	 St: c0a80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23574335----T: 23816415 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23577135----T: 23579740 	 St: c0a82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23579740----T: 23639635 	 St: c0a83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 23639635----T: 23642435 	 St: c1280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23642435----T: 23702800 	 St: c1282000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 23819485----T: 23822090 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23822090----T: 23943179 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 23822479----T: 24064559 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23943179----T: 23945784 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23945784----T: 24066873 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 24298981----T: 24353918 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(37.094532)
F: 24353918----T: 24475478 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 24475479----T: 24478084 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24475479----T: 24483719 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 24486324----T: 24488929 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24486324----T: 24494564 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 24497169----T: 24499774 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24497169----T: 24512864 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 24515469----T: 24518074 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24515469----T: 24546192 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 24548797----T: 24551402 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24548797----T: 24609633 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 24612238----T: 24614843 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24612238----T: 24733327 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 24735932----T: 24738537 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24735932----T: 24744172 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 24746777----T: 24749382 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24746777----T: 24755017 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 24757622----T: 24760227 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24757622----T: 24773317 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 24775922----T: 24778527 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24775922----T: 24806645 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 24809250----T: 24811855 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24809250----T: 24870086 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 24872691----T: 24875296 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24872691----T: 24993780 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 24996385----T: 24998990 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24996385----T: 25004625 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25007230----T: 25009835 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25007230----T: 25015470 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25018075----T: 25020680 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25018075----T: 25033770 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 25036375----T: 25038980 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25036375----T: 25067098 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 25069703----T: 25072308 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25069703----T: 25130539 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 25133144----T: 25135749 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25133144----T: 25254233 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 25256838----T: 25259443 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25256838----T: 25265078 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25267683----T: 25270288 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25267683----T: 25275923 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25278528----T: 25281133 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25278528----T: 25294223 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 25296828----T: 25299433 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25296828----T: 25327551 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 25330156----T: 25332761 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25330156----T: 25390992 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 25393597----T: 25396202 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25393597----T: 25514686 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 17102585(cycle), 11547.997070(us)
Tot_kernel_exec_time_and_fault_time: 44093810(cycle), 29772.996094(us)
Tot_memcpy_h2d_time: 13262207(cycle), 8954.900391(us)
Tot_memcpy_d2h_time: 486240(cycle), 328.318695(us)
Tot_memcpy_time: 13748447(cycle), 9283.218750(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 9683200(cycle), 6538.285156(us)
Tot_dma_time: 215800(cycle), 145.712357(us)
Tot_memcpy_d2h_sync_wb_time: 11211252(cycle), 7570.055176(us)
GPGPU-Sim: *** exit detected ***
