{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 00:13:33 2023 " "Info: Processing started: Wed Aug 23 00:13:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off oneonezero_mealy -c oneonezero_mealy " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off oneonezero_mealy -c oneonezero_mealy" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[1\]\$latch " "Warning: Node \"Y\[1\]\$latch\" is a latch" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y\[2\]\$latch " "Warning: Node \"Y\[2\]\$latch\" is a latch" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "z\$latch " "Warning: Node \"z\$latch\" is a latch" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux1~10 " "Info: Detected gated clock \"Mux1~10\" as buffer" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y\[2\]~reg0 " "Info: Detected ripple clock \"y\[2\]~reg0\" as buffer" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "y\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y\[1\]~reg0 " "Info: Detected ripple clock \"y\[1\]~reg0\" as buffer" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "y\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Y\[1\]\$latch register y\[1\]~reg0 121.95 MHz 8.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 121.95 MHz between source register \"Y\[1\]\$latch\" and destination register \"y\[1\]~reg0\" (period= 8.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register register " "Info: + Longest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y\[1\]\$latch 1 REG LC5_B15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B15; Fanout = 2; REG Node = 'Y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1]$latch } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.900 ns) 1.500 ns y\[1\]~reg0 2 REG LC1_B15 4 " "Info: 2: + IC(0.600 ns) + CELL(0.900 ns) = 1.500 ns; Loc. = LC1_B15; Fanout = 4; REG Node = 'y\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Y[1]$latch y[1]~reg0 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 60.00 % ) " "Info: Total cell delay = 0.900 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 0.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Y[1]$latch y[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Y[1]$latch {} y[1]~reg0 {} } { 0.000ns 0.600ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.400 ns - Smallest " "Info: - Smallest clock skew is -5.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns y\[1\]~reg0 2 REG LC1_B15 4 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_B15; Fanout = 4; REG Node = 'y\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk y[1]~reg0 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk y[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} y[1]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns y\[1\]~reg0 2 REG LC1_B15 4 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC1_B15; Fanout = 4; REG Node = 'y\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk y[1]~reg0 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 7.300 ns Mux1~10 3 COMB LC4_B15 3 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 7.300 ns; Loc. = LC4_B15; Fanout = 3; COMB Node = 'Mux1~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y[1]~reg0 Mux1~10 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 9.300 ns Y\[1\]\$latch 4 REG LC5_B15 2 " "Info: 4: + IC(0.600 ns) + CELL(1.400 ns) = 9.300 ns; Loc. = LC5_B15; Fanout = 2; REG Node = 'Y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Mux1~10 Y[1]$latch } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 65.59 % ) " "Info: Total cell delay = 6.100 ns ( 65.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 34.41 % ) " "Info: Total interconnect delay = 3.200 ns ( 34.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk y[1]~reg0 Mux1~10 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} y[1]~reg0 {} Mux1~10 {} Y[1]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk y[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} y[1]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk y[1]~reg0 Mux1~10 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} y[1]~reg0 {} Mux1~10 {} Y[1]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { Y[1]$latch y[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { Y[1]$latch {} y[1]~reg0 {} } { 0.000ns 0.600ns } { 0.000ns 0.900ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk y[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} y[1]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk y[1]~reg0 Mux1~10 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} y[1]~reg0 {} Mux1~10 {} Y[1]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Y\[1\]\$latch w clk 3.000 ns register " "Info: tsu for register \"Y\[1\]\$latch\" (data pin = \"w\", clock pin = \"clk\") is 3.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns + Longest pin register " "Info: + Longest pin to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns w 1 PIN PIN_124 3 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_124; Fanout = 3; PIN Node = 'w'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns Mux2~28 2 COMB LC6_B15 1 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC6_B15; Fanout = 1; COMB Node = 'Mux2~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { w Mux2~28 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 7.900 ns Y\[1\]\$latch 3 REG LC5_B15 2 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 7.900 ns; Loc. = LC5_B15; Fanout = 2; REG Node = 'Y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux2~28 Y[1]$latch } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 72.15 % ) " "Info: Total cell delay = 5.700 ns ( 72.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 27.85 % ) " "Info: Total interconnect delay = 2.200 ns ( 27.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { w Mux2~28 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { w {} w~out {} Mux2~28 {} Y[1]$latch {} } { 0.000ns 0.000ns 1.600ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.900 ns + " "Info: + Micro setup delay of destination is 3.900 ns" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns y\[2\]~reg0 2 REG LC7_B15 5 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC7_B15; Fanout = 5; REG Node = 'y\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk y[2]~reg0 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 6.800 ns Mux1~10 3 COMB LC4_B15 3 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 6.800 ns; Loc. = LC4_B15; Fanout = 3; COMB Node = 'Mux1~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { y[2]~reg0 Mux1~10 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 8.800 ns Y\[1\]\$latch 4 REG LC5_B15 2 " "Info: 4: + IC(0.600 ns) + CELL(1.400 ns) = 8.800 ns; Loc. = LC5_B15; Fanout = 2; REG Node = 'Y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Mux1~10 Y[1]$latch } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 63.64 % ) " "Info: Total cell delay = 5.600 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 36.36 % ) " "Info: Total interconnect delay = 3.200 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { clk y[2]~reg0 Mux1~10 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { clk {} clk~out {} y[2]~reg0 {} Mux1~10 {} Y[1]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 0.900ns 1.400ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { w Mux2~28 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { w {} w~out {} Mux2~28 {} Y[1]$latch {} } { 0.000ns 0.000ns 1.600ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { clk y[2]~reg0 Mux1~10 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { clk {} clk~out {} y[2]~reg0 {} Mux1~10 {} Y[1]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 0.900ns 1.400ns 1.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk z z\$latch 15.700 ns register " "Info: tco from clock \"clk\" to destination pin \"z\" through register \"z\$latch\" is 15.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns y\[1\]~reg0 2 REG LC1_B15 4 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC1_B15; Fanout = 4; REG Node = 'y\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk y[1]~reg0 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 7.300 ns Mux1~10 3 COMB LC4_B15 3 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 7.300 ns; Loc. = LC4_B15; Fanout = 3; COMB Node = 'Mux1~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y[1]~reg0 Mux1~10 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 10.500 ns z\$latch 4 REG LC4_B13 1 " "Info: 4: + IC(1.800 ns) + CELL(1.400 ns) = 10.500 ns; Loc. = LC4_B13; Fanout = 1; REG Node = 'z\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux1~10 z$latch } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 58.10 % ) " "Info: Total cell delay = 6.100 ns ( 58.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 41.90 % ) " "Info: Total interconnect delay = 4.400 ns ( 41.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clk y[1]~reg0 Mux1~10 z$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clk {} clk~out {} y[1]~reg0 {} Mux1~10 {} z$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.800ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.200 ns + Longest register pin " "Info: + Longest register to pin delay is 5.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns z\$latch 1 REG LC4_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B13; Fanout = 1; REG Node = 'z\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { z$latch } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(3.900 ns) 5.200 ns z 2 PIN PIN_20 0 " "Info: 2: + IC(1.300 ns) + CELL(3.900 ns) = 5.200 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { z$latch z } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 75.00 % ) " "Info: Total cell delay = 3.900 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 25.00 % ) " "Info: Total interconnect delay = 1.300 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { z$latch z } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { z$latch {} z {} } { 0.000ns 1.300ns } { 0.000ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { clk y[1]~reg0 Mux1~10 z$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { clk {} clk~out {} y[1]~reg0 {} Mux1~10 {} z$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 1.800ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { z$latch z } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { z$latch {} z {} } { 0.000ns 1.300ns } { 0.000ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Y\[1\]\$latch w clk 1.400 ns register " "Info: th for register \"Y\[1\]\$latch\" (data pin = \"w\", clock pin = \"clk\") is 1.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns y\[1\]~reg0 2 REG LC1_B15 4 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC1_B15; Fanout = 4; REG Node = 'y\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk y[1]~reg0 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 7.300 ns Mux1~10 3 COMB LC4_B15 3 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 7.300 ns; Loc. = LC4_B15; Fanout = 3; COMB Node = 'Mux1~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { y[1]~reg0 Mux1~10 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 9.300 ns Y\[1\]\$latch 4 REG LC5_B15 2 " "Info: 4: + IC(0.600 ns) + CELL(1.400 ns) = 9.300 ns; Loc. = LC5_B15; Fanout = 2; REG Node = 'Y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Mux1~10 Y[1]$latch } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 65.59 % ) " "Info: Total cell delay = 6.100 ns ( 65.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 34.41 % ) " "Info: Total interconnect delay = 3.200 ns ( 34.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk y[1]~reg0 Mux1~10 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} y[1]~reg0 {} Mux1~10 {} Y[1]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns w 1 PIN PIN_124 3 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_124; Fanout = 3; PIN Node = 'w'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns Mux2~28 2 COMB LC6_B15 1 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC6_B15; Fanout = 1; COMB Node = 'Mux2~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { w Mux2~28 } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 7.900 ns Y\[1\]\$latch 3 REG LC5_B15 2 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 7.900 ns; Loc. = LC5_B15; Fanout = 2; REG Node = 'Y\[1\]\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux2~28 Y[1]$latch } "NODE_NAME" } } { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 72.15 % ) " "Info: Total cell delay = 5.700 ns ( 72.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 27.85 % ) " "Info: Total interconnect delay = 2.200 ns ( 27.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { w Mux2~28 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { w {} w~out {} Mux2~28 {} Y[1]$latch {} } { 0.000ns 0.000ns 1.600ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { clk y[1]~reg0 Mux1~10 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.300 ns" { clk {} clk~out {} y[1]~reg0 {} Mux1~10 {} Y[1]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { w Mux2~28 Y[1]$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { w {} w~out {} Mux2~28 {} Y[1]$latch {} } { 0.000ns 0.000ns 1.600ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 00:13:34 2023 " "Info: Processing ended: Wed Aug 23 00:13:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
