
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147454                       # Simulator instruction rate (inst/s)
host_mem_usage                              201496144                       # Number of bytes of host memory used
host_op_rate                                   172762                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38730.06                       # Real time elapsed on the host
host_tick_rate                               26253705                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5710917786                       # Number of instructions simulated
sim_ops                                    6691083563                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   116                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1303280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2606483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.685596                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       354557456                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    370544232                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1859519                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    548601177                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     13010295                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13334026                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       323731                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       747798126                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        81773019                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          142                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1370884410                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1351776445                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1858226                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          732523134                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     272560600                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     17137964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     92230037                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3710917785                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4333597838                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2426294362                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.786097                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.681081                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1330745203     54.85%     54.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    238791813      9.84%     64.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    272359801     11.23%     75.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     53382626      2.20%     78.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    162285270      6.69%     84.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     43409486      1.79%     86.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26051706      1.07%     87.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26707857      1.10%     88.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    272560600     11.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2426294362                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     80079935                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3715735003                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             774033536                       # Number of loads committed
system.switch_cpus.commit.membars            19041860                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2677756369     61.79%     61.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    216064309      4.99%     66.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     31658938      0.73%     67.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     20946278      0.48%     67.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      8618516      0.20%     68.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     28562896      0.66%     68.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     34370468      0.79%     69.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4808440      0.11%     69.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     29813965      0.69%     70.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1904128      0.04%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    774033536     17.86%     88.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    505059995     11.65%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4333597838                       # Class of committed instruction
system.switch_cpus.commit.refs             1279093531                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         263376457                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3710917785                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4333597838                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.657085                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.657085                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1477818997                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1317                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    353866110                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4444612128                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        247661388                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         577435097                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1916348                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5350                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     133554491                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           747798126                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         444690350                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            1990322418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        384008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3834272863                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3835282                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.306677                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    446146113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    449340770                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.572463                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438386330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.832015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.919192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1575058574     64.59%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        133311076      5.47%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51833574      2.13%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         86567431      3.55%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         61304985      2.51%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         66822615      2.74%     80.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        139998276      5.74%     86.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         36762097      1.51%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        286727702     11.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438386330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2175508                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        739500292                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.805484                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1314695194                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          508260853                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        90153723                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     788632550                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     17197946                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        61498                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    510663923                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4425808705                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     806434341                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2922089                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4402468393                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         711146                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      43213612                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1916348                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      45357363                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        72148                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    214433122                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1594                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        84935                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     18435935                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     14598981                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5603902                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        84935                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1074415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1101093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4429564804                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4382432825                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581397                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2575336869                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.797267                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4382893422                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5261385893                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3113873854                       # number of integer regfile writes
system.switch_cpus.ipc                       1.521874                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.521874                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2701360471     61.32%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    216098451      4.91%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     33574642      0.76%     66.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     20946834      0.48%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      9074005      0.21%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     29489695      0.67%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     34370478      0.78%     69.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5755860      0.13%     69.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     36858742      0.84%     70.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1904128      0.04%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          116      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    806522082     18.31%     88.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    509434978     11.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4405390482                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            76344645                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017330                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9262461     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3789176      4.96%     17.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            55      0.00%     17.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2850252      3.73%     20.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2220393      2.91%     23.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       937631      1.23%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       27050004     35.43%     60.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      30234670     39.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4172358712                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  10717685259                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4097108860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4144979458                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4408610758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4405390482                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     17197947                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     92210735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         6375                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        59983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    183464488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438386330                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.806683                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.175912                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1051646924     43.13%     43.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    379006295     15.54%     58.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    271350482     11.13%     69.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    181068141      7.43%     77.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    184331347      7.56%     84.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    159308257      6.53%     91.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    116244496      4.77%     96.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     54297953      2.23%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     41132435      1.69%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438386330                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.806682                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      309376415                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    607833055                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    285323965                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    373124752                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     33899275                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     37210557                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    788632550                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    510663923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4929596781                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      197516931                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       185389673                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4805608396                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       96019477                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        304884901                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      248059177                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      19363765                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7879767506                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4432561347                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4931815296                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         649740081                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       29420244                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1916348                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     429301936                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        126206751                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5261846769                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    867153382                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     25915128                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         740189928                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     17197957                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    422716696                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           6579560129                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8863764342                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        348256228                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       221177924                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        41980                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11472761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          160                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22945523                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            160                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1292754                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       378361                       # Transaction distribution
system.membus.trans_dist::CleanEvict           924844                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10523                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10523                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1292755                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1950552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1959208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3909760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3909760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    107336704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    107912960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    215249664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               215249664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303278                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303278    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1303278                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3435895694                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3457399085                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12352034619                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11381896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6242639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           47                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6533440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            90865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           90865                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            47                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11381850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     34418143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              34418284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2219134976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2219147008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1303365                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48430208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12776127                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12733987     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42140      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12776127                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19349977191                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23920608690                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             98411                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     83224704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          83227520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     24109184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       24109184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       650193                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             650215                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       188353                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            188353                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     81849032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             81851801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      23710669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            23710669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      23710669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     81849032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           105562470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    376706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1299352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001084854664                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        20974                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        20974                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2389204                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            356040                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     650215                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    188353                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1300430                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  376706                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1034                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            76546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            77503                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            73998                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            72993                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            78050                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            77390                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            83718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            85071                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            88258                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            88319                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           84656                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           90014                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           92219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           78610                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           76786                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           75265                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            22292                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            22354                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            20350                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            20342                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            24422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            22388                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            22572                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            23792                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            24316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            23592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           22678                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           27277                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           29320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           25062                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           23682                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           22244                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.07                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 31569793503                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                6496980000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            55933468503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24295.74                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43045.74                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  652689                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 176438                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.23                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.84                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1300430                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              376706                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 624829                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 624817                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  24793                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  24760                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    100                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     97                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19685                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 19924                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 20927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 20943                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 20975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 20974                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 20983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 20986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 20984                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 20993                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 21015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 21084                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 21209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 21488                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 21340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 20978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 20974                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 20974                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       846951                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.653051                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   125.085784                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.104177                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        38219      4.51%      4.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       799845     94.44%     98.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         8527      1.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          303      0.04%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           32      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       846951                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        20974                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     61.951273                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    58.656838                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    20.339518                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          130      0.62%      0.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          639      3.05%      3.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1595      7.60%     11.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2788     13.29%     24.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3404     16.23%     40.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3306     15.76%     56.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2897     13.81%     70.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2214     10.56%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1568      7.48%     88.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1047      4.99%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          627      2.99%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          346      1.65%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          211      1.01%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           94      0.45%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           54      0.26%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           34      0.16%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           11      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        20974                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        20974                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.959521                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.949853                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.584068                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1050      5.01%      5.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             230      1.10%      6.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18839     89.82%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             239      1.14%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             609      2.90%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        20974                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              83161344                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  66176                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               24107712                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               83227520                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            24109184                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       81.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       23.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    81.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    23.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806988271                       # Total gap between requests
system.mem_ctrls0.avgGap                   1212551.62                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     83158528                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     24107712                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2769.452615285964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 81783949.876751109958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 23709220.897358249873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1300386                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       376706                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1680002                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  55931788501                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23467356001474                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38181.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43011.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  62296209.78                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3140436180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1669181415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4813266780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1034452620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    237697277190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    190287898560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      518908350345                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       510.330997                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 492312637402                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 490541393950                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2906801100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1544997630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4464420660                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         931832640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    228390686550                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    198124827360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      516629403540                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       508.089720                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 512748352216                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 470105679136                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     83588864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          83591936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     24321024                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       24321024                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       653038                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             653062                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       190008                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            190008                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     82207173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             82210194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      23919007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            23919007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      23919007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     82207173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           106129201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    380016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1305101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001018409884                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        21152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        21152                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2399382                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            359135                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     653063                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    190008                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1306126                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  380016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   977                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            76064                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            79735                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            72431                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            72332                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            78143                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            77942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            84666                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            85610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            87857                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            88823                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           86336                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           90638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           91672                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           80948                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           77246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           74706                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            21680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            23056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            20878                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            20444                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            25058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            23144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            23044                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            23296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            24882                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            22902                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           23270                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           27404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           29296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           25622                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           23407                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           22606                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.07                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 31819404733                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                6525745000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            56290948483                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24379.90                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43129.90                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  655642                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 177915                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.24                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.82                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1306126                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              380016                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 627848                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 627831                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  24659                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  24640                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     85                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     84                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 19873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 20100                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 21120                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 21134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 21156                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 21159                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 21159                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 21161                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 21165                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 21170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 21186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 21241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 21367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 21724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 21577                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 21154                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 21152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 21152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   246                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       851578                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   126.645414                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   125.073260                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.092940                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        38591      4.53%      4.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       803981     94.41%     98.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         8644      1.02%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          320      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       851578                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        21152                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     61.700785                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    58.508270                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    19.988673                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             8      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           97      0.46%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          664      3.14%      3.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1643      7.77%     11.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2749     13.00%     24.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3437     16.25%     40.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3437     16.25%     56.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2942     13.91%     70.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2374     11.22%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1512      7.15%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          996      4.71%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          591      2.79%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          307      1.45%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          191      0.90%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           98      0.46%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           54      0.26%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           28      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           15      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        21152                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        21152                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.964684                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.954801                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.591679                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1047      4.95%      4.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             227      1.07%      6.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           18991     89.78%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             224      1.06%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             649      3.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              10      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        21152                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              83529536                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  62528                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               24319296                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               83592064                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            24321024                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       82.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       23.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    82.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    23.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.83                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016807313531                       # Total gap between requests
system.mem_ctrls1.avgGap                   1206075.54                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     83526464                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     24319296                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3021.221034857416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 82145804.037780165672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 23917307.496134053916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1306078                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       380016                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1735000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  56289213483                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23447453839459                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36145.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     43097.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  61701227.95                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3160049760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1679606280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4842533640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1040810580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    238117075350                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    189934288320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      519040201530                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       510.460669                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 491392038040                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 491461993312                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2920238580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1552132230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4476230220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         942732000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    228629990220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    197923500480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      516710661330                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       508.169635                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 512220853027                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 470633178325                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     10169483                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10169484                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     10169483                       # number of overall hits
system.l2.overall_hits::total                10169484                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1303232                       # number of demand (read+write) misses
system.l2.demand_misses::total                1303278                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1303232                       # number of overall misses
system.l2.overall_misses::total               1303278                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4075758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 123823008390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     123827084148                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4075758                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 123823008390                       # number of overall miss cycles
system.l2.overall_miss_latency::total    123827084148                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11472715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11472762                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11472715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11472762                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.113594                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.113598                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.113594                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.113598                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88603.434783                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95012.252914                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95012.026711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88603.434783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95012.252914                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95012.026711                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              378361                       # number of writebacks
system.l2.writebacks::total                    378361                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1303232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1303278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1303232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1303278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3683091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 112676973764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 112680656855                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3683091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 112676973764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 112680656855                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.113594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113598                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.113594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113598                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80067.195652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86459.643229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86459.417603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80067.195652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86459.643229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86459.417603                       # average overall mshr miss latency
system.l2.replacements                        1303365                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5864278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5864278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5864278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5864278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           47                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               47                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           47                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           47                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        80342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80342                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10523                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10523                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    969838584                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     969838584                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        90865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             90865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.115809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.115809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92163.697045                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92163.697045                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    879822211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    879822211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.115809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.115809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83609.447021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83609.447021                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4075758                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4075758                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88603.434783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88603.434783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3683091                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3683091                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80067.195652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80067.195652                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     10089141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10089141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1292709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1292709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 122853169806                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 122853169806                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     11381850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11381850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.113576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95035.440928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95035.440928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1292709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1292709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 111797151553                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 111797151553                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.113576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86482.844595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86482.844595                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    31677465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1319749                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.002644                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.012457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1621.780008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.476434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 14757.731100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.098986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.900740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9858                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5030                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 367760053                       # Number of tag accesses
system.l2.tags.data_accesses                367760053                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    444690271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2444979562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    444690271                       # number of overall hits
system.cpu.icache.overall_hits::total      2444979562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           78                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1008                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           78                       # number of overall misses
system.cpu.icache.overall_misses::total          1008                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6054840                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6054840                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6054840                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6054840                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    444690349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2444980570                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    444690349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2444980570                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77626.153846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6006.785714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77626.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6006.785714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          353                       # number of writebacks
system.cpu.icache.writebacks::total               353                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4148316                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4148316                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4148316                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4148316                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88262.042553                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88262.042553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88262.042553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88262.042553                       # average overall mshr miss latency
system.cpu.icache.replacements                    353                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    444690271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2444979562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           78                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1008                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6054840                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6054840                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    444690349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2444980570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77626.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6006.785714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4148316                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4148316                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88262.042553                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88262.042553                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2444980539                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               977                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2502538.934493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.881302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.053420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       95354243207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      95354243207                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1011800689                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1678022710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1011800689                       # number of overall hits
system.cpu.dcache.overall_hits::total      1678022710                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     36626479                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       42236141                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     36626479                       # number of overall misses
system.cpu.dcache.overall_misses::total      42236141                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 950120893606                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 950120893606                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 950120893606                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 950120893606                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1048427168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1720258851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1048427168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1720258851                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034935                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.034935                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024552                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25940.819853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22495.447527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25940.819853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22495.447527                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       791032                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1513                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             85364                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.266576                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.866667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9406607                       # number of writebacks
system.cpu.dcache.writebacks::total           9406607                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     25161041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     25161041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     25161041                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     25161041                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11465438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11465438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11465438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11465438                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 229443212844                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 229443212844                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 229443212844                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 229443212844                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20011.726795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20011.726795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20011.726795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20011.726795                       # average overall mshr miss latency
system.cpu.dcache.replacements               17087054                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    524078553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       926356006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     36425020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      41672281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 942046179516                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 942046179516                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    560503573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    968028287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25862.612554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22606.062277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     25050447                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     25050447                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     11374573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11374573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 227628472629                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 227628472629                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011750                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20012.045518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20012.045518                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    487722136                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      751666704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       201459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       563860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8074714090                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8074714090                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    487923595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    752230564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 40081.178255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14320.423669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       110594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        90865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        90865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1814740215                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1814740215                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19971.828702                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19971.828702                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17123537                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23051345                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data        14580                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        19514                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    147181401                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147181401                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17138117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23070859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10094.746296                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7542.349134                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         7303                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         7303                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         7277                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7277                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     72861576                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     72861576                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000425                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10012.584307                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10012.584307                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17137848                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23070590                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17137848                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23070590                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1741231955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17087310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.902052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.915624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.083690                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       56541896910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      56541896910                       # Number of data accesses

---------- End Simulation Statistics   ----------
