
serialsocket.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a4c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006b60  08006b60  00016b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f54  08006f54  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08006f54  08006f54  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006f54  08006f54  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f54  08006f54  00016f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f58  08006f58  00016f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08006f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  200001d4  08007130  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000494  08007130  00020494  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009d62  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e64  00000000  00000000  00029fa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000920  00000000  00000000  0002be08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006f3  00000000  00000000  0002c728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000181b0  00000000  00000000  0002ce1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bb1d  00000000  00000000  00044fcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086c71  00000000  00000000  00050ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003548  00000000  00000000  000d775c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000daca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006b44 	.word	0x08006b44

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08006b44 	.word	0x08006b44

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <transmitLEDState>:
uint32_t count = 0; // count how many bytes are received
uint32_t previousMillis = 0;
uint32_t currentMillis = 0;
char stringBuffer[50];

void transmitLEDState(void) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
    char btnStrBuffer[20]; // Adjust the size as per your requirement
    // Assuming you have defined appropriate macros or variables for LED_GPIO_Port and LED_Pin
    snprintf(btnStrBuffer, sizeof(btnStrBuffer), "{\"LED\":%d}\r\n", HAL_GPIO_ReadPin(LED_GPIO_Port, LED_Pin));
 8000b42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b46:	480c      	ldr	r0, [pc, #48]	; (8000b78 <transmitLEDState+0x3c>)
 8000b48:	f001 fd3a 	bl	80025c0 <HAL_GPIO_ReadPin>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	1d38      	adds	r0, r7, #4
 8000b50:	4a0a      	ldr	r2, [pc, #40]	; (8000b7c <transmitLEDState+0x40>)
 8000b52:	2114      	movs	r1, #20
 8000b54:	f003 fe96 	bl	8004884 <sniprintf>
    // Assuming you have defined huart1 and HAL_UART_Transmit correctly
    HAL_UART_Transmit(&huart1, (uint8_t *)btnStrBuffer, strlen(btnStrBuffer), 100);
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f7ff fb02 	bl	8000164 <strlen>
 8000b60:	4603      	mov	r3, r0
 8000b62:	b29a      	uxth	r2, r3
 8000b64:	1d39      	adds	r1, r7, #4
 8000b66:	2364      	movs	r3, #100	; 0x64
 8000b68:	4805      	ldr	r0, [pc, #20]	; (8000b80 <transmitLEDState+0x44>)
 8000b6a:	f002 fb55 	bl	8003218 <HAL_UART_Transmit>
}
 8000b6e:	bf00      	nop
 8000b70:	3718      	adds	r7, #24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40010c00 	.word	0x40010c00
 8000b7c:	08006b60 	.word	0x08006b60
 8000b80:	20000250 	.word	0x20000250
 8000b84:	00000000 	.word	0x00000000

08000b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8e:	f000 fc7b 	bl	8001488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b92:	f000 f887 	bl	8000ca4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b96:	f000 f987 	bl	8000ea8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000b9a:	f000 f95b 	bl	8000e54 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000b9e:	f000 f8dd 	bl	8000d5c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000ba2:	f000 f919 	bl	8000dd8 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8000ba6:	4838      	ldr	r0, [pc, #224]	; (8000c88 <main+0x100>)
 8000ba8:	f001 f920 	bl	8001dec <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2);
 8000bac:	4837      	ldr	r0, [pc, #220]	; (8000c8c <main+0x104>)
 8000bae:	f001 f91d 	bl	8001dec <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start( & hadc1);
 8000bb2:	4835      	ldr	r0, [pc, #212]	; (8000c88 <main+0x100>)
 8000bb4:	f000 fdc6 	bl	8001744 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8000bb8:	4834      	ldr	r0, [pc, #208]	; (8000c8c <main+0x104>)
 8000bba:	f000 fdc3 	bl	8001744 <HAL_ADC_Start>

  //  char *user_data = "The application is running\r\n"; //demo data for transmission-
  HAL_UART_Receive_IT( & huart1, & recvd_data, 1); //receive data from data buffer interrupt mode
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	4933      	ldr	r1, [pc, #204]	; (8000c90 <main+0x108>)
 8000bc2:	4834      	ldr	r0, [pc, #208]	; (8000c94 <main+0x10c>)
 8000bc4:	f002 fbab 	bl	800331e <HAL_UART_Receive_IT>
  transmitLEDState();
 8000bc8:	f7ff ffb8 	bl	8000b3c <transmitLEDState>
  /* USER CODE BEGIN WHILE */


  while (1) {

    HAL_ADC_PollForConversion( & hadc1, 1000);
 8000bcc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bd0:	482d      	ldr	r0, [pc, #180]	; (8000c88 <main+0x100>)
 8000bd2:	f000 fe65 	bl	80018a0 <HAL_ADC_PollForConversion>
    HAL_ADC_PollForConversion( & hadc2, 1000);
 8000bd6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bda:	482c      	ldr	r0, [pc, #176]	; (8000c8c <main+0x104>)
 8000bdc:	f000 fe60 	bl	80018a0 <HAL_ADC_PollForConversion>

    uint8_t tempValue = HAL_ADC_GetValue( & hadc1);
 8000be0:	4829      	ldr	r0, [pc, #164]	; (8000c88 <main+0x100>)
 8000be2:	f000 ff63 	bl	8001aac <HAL_ADC_GetValue>
 8000be6:	4603      	mov	r3, r0
 8000be8:	71fb      	strb	r3, [r7, #7]
    uint8_t LDRValue = HAL_ADC_GetValue( & hadc2);
 8000bea:	4828      	ldr	r0, [pc, #160]	; (8000c8c <main+0x104>)
 8000bec:	f000 ff5e 	bl	8001aac <HAL_ADC_GetValue>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	71bb      	strb	r3, [r7, #6]
    float celsius = (357.558 - 0.187364 * tempValue) / 10.0;
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fc0e 	bl	8000418 <__aeabi_i2d>
 8000bfc:	a31e      	add	r3, pc, #120	; (adr r3, 8000c78 <main+0xf0>)
 8000bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c02:	f7ff fc73 	bl	80004ec <__aeabi_dmul>
 8000c06:	4602      	mov	r2, r0
 8000c08:	460b      	mov	r3, r1
 8000c0a:	a11d      	add	r1, pc, #116	; (adr r1, 8000c80 <main+0xf8>)
 8000c0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000c10:	f7ff fab4 	bl	800017c <__aeabi_dsub>
 8000c14:	4602      	mov	r2, r0
 8000c16:	460b      	mov	r3, r1
 8000c18:	4610      	mov	r0, r2
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	f04f 0200 	mov.w	r2, #0
 8000c20:	4b1d      	ldr	r3, [pc, #116]	; (8000c98 <main+0x110>)
 8000c22:	f7ff fd8d 	bl	8000740 <__aeabi_ddiv>
 8000c26:	4602      	mov	r2, r0
 8000c28:	460b      	mov	r3, r1
 8000c2a:	4610      	mov	r0, r2
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	f7ff ff35 	bl	8000a9c <__aeabi_d2f>
 8000c32:	4603      	mov	r3, r0
 8000c34:	603b      	str	r3, [r7, #0]

    snprintf(stringBuffer, sizeof(stringBuffer), "{\"Temperature\":%.4f,\"LDR\":%d}\r\n", celsius,LDRValue);
 8000c36:	6838      	ldr	r0, [r7, #0]
 8000c38:	f7ff fc00 	bl	800043c <__aeabi_f2d>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	460b      	mov	r3, r1
 8000c40:	79b9      	ldrb	r1, [r7, #6]
 8000c42:	9102      	str	r1, [sp, #8]
 8000c44:	e9cd 2300 	strd	r2, r3, [sp]
 8000c48:	4a14      	ldr	r2, [pc, #80]	; (8000c9c <main+0x114>)
 8000c4a:	2132      	movs	r1, #50	; 0x32
 8000c4c:	4814      	ldr	r0, [pc, #80]	; (8000ca0 <main+0x118>)
 8000c4e:	f003 fe19 	bl	8004884 <sniprintf>

    HAL_UART_Transmit( & huart1, (uint8_t * ) stringBuffer, strlen(stringBuffer), 1000);
 8000c52:	4813      	ldr	r0, [pc, #76]	; (8000ca0 <main+0x118>)
 8000c54:	f7ff fa86 	bl	8000164 <strlen>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c60:	490f      	ldr	r1, [pc, #60]	; (8000ca0 <main+0x118>)
 8000c62:	480c      	ldr	r0, [pc, #48]	; (8000c94 <main+0x10c>)
 8000c64:	f002 fad8 	bl	8003218 <HAL_UART_Transmit>
    HAL_Delay(1000);
 8000c68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c6c:	f000 fc6e 	bl	800154c <HAL_Delay>
  while (1) {
 8000c70:	e7ac      	b.n	8000bcc <main+0x44>
 8000c72:	bf00      	nop
 8000c74:	f3af 8000 	nop.w
 8000c78:	26394fad 	.word	0x26394fad
 8000c7c:	3fc7fb8b 	.word	0x3fc7fb8b
 8000c80:	916872b0 	.word	0x916872b0
 8000c84:	407658ed 	.word	0x407658ed
 8000c88:	200001f0 	.word	0x200001f0
 8000c8c:	20000220 	.word	0x20000220
 8000c90:	200002fc 	.word	0x200002fc
 8000c94:	20000250 	.word	0x20000250
 8000c98:	40240000 	.word	0x40240000
 8000c9c:	08006b70 	.word	0x08006b70
 8000ca0:	2000030c 	.word	0x2000030c

08000ca4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b094      	sub	sp, #80	; 0x50
 8000ca8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000caa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cae:	2228      	movs	r2, #40	; 0x28
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f003 fe5d 	bl	8004972 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cc8:	1d3b      	adds	r3, r7, #4
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	605a      	str	r2, [r3, #4]
 8000cd0:	609a      	str	r2, [r3, #8]
 8000cd2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000cf0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000cf4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f001 fcc0 	bl	8002680 <HAL_RCC_OscConfig>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000d06:	f000 f9bd 	bl	8001084 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d0a:	230f      	movs	r3, #15
 8000d0c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d12:	2300      	movs	r3, #0
 8000d14:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d1a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d20:	f107 0314 	add.w	r3, r7, #20
 8000d24:	2102      	movs	r1, #2
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 ff2c 	bl	8002b84 <HAL_RCC_ClockConfig>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000d32:	f000 f9a7 	bl	8001084 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d36:	2302      	movs	r3, #2
 8000d38:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000d3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d3e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d40:	1d3b      	adds	r3, r7, #4
 8000d42:	4618      	mov	r0, r3
 8000d44:	f002 f8ac 	bl	8002ea0 <HAL_RCCEx_PeriphCLKConfig>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000d4e:	f000 f999 	bl	8001084 <Error_Handler>
  }
}
 8000d52:	bf00      	nop
 8000d54:	3750      	adds	r7, #80	; 0x50
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d62:	1d3b      	adds	r3, r7, #4
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d6c:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000d6e:	4a19      	ldr	r2, [pc, #100]	; (8000dd4 <MX_ADC1_Init+0x78>)
 8000d70:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d72:	4b17      	ldr	r3, [pc, #92]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d78:	4b15      	ldr	r3, [pc, #84]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d7e:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d84:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000d86:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d8a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d8c:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000d92:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d98:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000d9a:	f000 fbfb 	bl	8001594 <HAL_ADC_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000da4:	f000 f96e 	bl	8001084 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000da8:	2310      	movs	r3, #16
 8000daa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dac:	2301      	movs	r3, #1
 8000dae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000db0:	2306      	movs	r3, #6
 8000db2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	4619      	mov	r1, r3
 8000db8:	4805      	ldr	r0, [pc, #20]	; (8000dd0 <MX_ADC1_Init+0x74>)
 8000dba:	f000 fe83 	bl	8001ac4 <HAL_ADC_ConfigChannel>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000dc4:	f000 f95e 	bl	8001084 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dc8:	bf00      	nop
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	200001f0 	.word	0x200001f0
 8000dd4:	40012400 	.word	0x40012400

08000dd8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000de8:	4b18      	ldr	r3, [pc, #96]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000dea:	4a19      	ldr	r2, [pc, #100]	; (8000e50 <MX_ADC2_Init+0x78>)
 8000dec:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dee:	4b17      	ldr	r3, [pc, #92]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000df4:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000dfa:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e00:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000e02:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000e06:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e08:	4b10      	ldr	r3, [pc, #64]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e14:	480d      	ldr	r0, [pc, #52]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000e16:	f000 fbbd 	bl	8001594 <HAL_ADC_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000e20:	f000 f930 	bl	8001084 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000e24:	2307      	movs	r3, #7
 8000e26:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000e2c:	2306      	movs	r3, #6
 8000e2e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	4619      	mov	r1, r3
 8000e34:	4805      	ldr	r0, [pc, #20]	; (8000e4c <MX_ADC2_Init+0x74>)
 8000e36:	f000 fe45 	bl	8001ac4 <HAL_ADC_ConfigChannel>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000e40:	f000 f920 	bl	8001084 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e44:	bf00      	nop
 8000e46:	3710      	adds	r7, #16
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20000220 	.word	0x20000220
 8000e50:	40012800 	.word	0x40012800

08000e54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e58:	4b11      	ldr	r3, [pc, #68]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e5a:	4a12      	ldr	r2, [pc, #72]	; (8000ea4 <MX_USART1_UART_Init+0x50>)
 8000e5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e5e:	4b10      	ldr	r3, [pc, #64]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e66:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e72:	4b0b      	ldr	r3, [pc, #44]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e78:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7e:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e84:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e8a:	4805      	ldr	r0, [pc, #20]	; (8000ea0 <MX_USART1_UART_Init+0x4c>)
 8000e8c:	f002 f974 	bl	8003178 <HAL_UART_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e96:	f000 f8f5 	bl	8001084 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000250 	.word	0x20000250
 8000ea4:	40013800 	.word	0x40013800

08000ea8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b088      	sub	sp, #32
 8000eac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eae:	f107 0310 	add.w	r3, r7, #16
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebc:	4b28      	ldr	r3, [pc, #160]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	4a27      	ldr	r2, [pc, #156]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000ec2:	f043 0320 	orr.w	r3, r3, #32
 8000ec6:	6193      	str	r3, [r2, #24]
 8000ec8:	4b25      	ldr	r3, [pc, #148]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	f003 0320 	and.w	r3, r3, #32
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed4:	4b22      	ldr	r3, [pc, #136]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	4a21      	ldr	r2, [pc, #132]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000eda:	f043 0304 	orr.w	r3, r3, #4
 8000ede:	6193      	str	r3, [r2, #24]
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	f003 0304 	and.w	r3, r3, #4
 8000ee8:	60bb      	str	r3, [r7, #8]
 8000eea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eec:	4b1c      	ldr	r3, [pc, #112]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	4a1b      	ldr	r2, [pc, #108]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000ef2:	f043 0308 	orr.w	r3, r3, #8
 8000ef6:	6193      	str	r3, [r2, #24]
 8000ef8:	4b19      	ldr	r3, [pc, #100]	; (8000f60 <MX_GPIO_Init+0xb8>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	f003 0308 	and.w	r3, r3, #8
 8000f00:	607b      	str	r3, [r7, #4]
 8000f02:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f0a:	4816      	ldr	r0, [pc, #88]	; (8000f64 <MX_GPIO_Init+0xbc>)
 8000f0c:	f001 fb6f 	bl	80025ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f22:	f107 0310 	add.w	r3, r7, #16
 8000f26:	4619      	mov	r1, r3
 8000f28:	480e      	ldr	r0, [pc, #56]	; (8000f64 <MX_GPIO_Init+0xbc>)
 8000f2a:	f001 f9cd 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PUSHBTN_INT_Pin */
  GPIO_InitStruct.Pin = PUSHBTN_INT_Pin;
 8000f2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_GPIO_Init+0xc0>)
 8000f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PUSHBTN_INT_GPIO_Port, &GPIO_InitStruct);
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	4619      	mov	r1, r3
 8000f42:	4808      	ldr	r0, [pc, #32]	; (8000f64 <MX_GPIO_Init+0xbc>)
 8000f44:	f001 f9c0 	bl	80022c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2017      	movs	r0, #23
 8000f4e:	f001 f8d2 	bl	80020f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f52:	2017      	movs	r0, #23
 8000f54:	f001 f8eb 	bl	800212e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f58:	bf00      	nop
 8000f5a:	3720      	adds	r7, #32
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40021000 	.word	0x40021000
 8000f64:	40010c00 	.word	0x40010c00
 8000f68:	10210000 	.word	0x10210000

08000f6c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	80fb      	strh	r3, [r7, #6]
  currentMillis = HAL_GetTick();
 8000f76:	f000 fadf 	bl	8001538 <HAL_GetTick>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	; (8000fb4 <HAL_GPIO_EXTI_Callback+0x48>)
 8000f7e:	6013      	str	r3, [r2, #0]

  if (GPIO_Pin == PUSHBTN_INT_Pin && (currentMillis - previousMillis > 200)) // If The INT Source Is EXTI Line4 (B4 Pin)
 8000f80:	88fb      	ldrh	r3, [r7, #6]
 8000f82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f86:	d111      	bne.n	8000fac <HAL_GPIO_EXTI_Callback+0x40>
 8000f88:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <HAL_GPIO_EXTI_Callback+0x48>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	2bc8      	cmp	r3, #200	; 0xc8
 8000f94:	d90a      	bls.n	8000fac <HAL_GPIO_EXTI_Callback+0x40>
  {
    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // Toggle The Output (LED) Pin
 8000f96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f9a:	4808      	ldr	r0, [pc, #32]	; (8000fbc <HAL_GPIO_EXTI_Callback+0x50>)
 8000f9c:	f001 fb3f 	bl	800261e <HAL_GPIO_TogglePin>
    transmitLEDState();
 8000fa0:	f7ff fdcc 	bl	8000b3c <transmitLEDState>
    previousMillis = currentMillis;
 8000fa4:	4b03      	ldr	r3, [pc, #12]	; (8000fb4 <HAL_GPIO_EXTI_Callback+0x48>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a03      	ldr	r2, [pc, #12]	; (8000fb8 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000faa:	6013      	str	r3, [r2, #0]
  }
}
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000308 	.word	0x20000308
 8000fb8:	20000304 	.word	0x20000304
 8000fbc:	40010c00 	.word	0x40010c00

08000fc0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b0a0      	sub	sp, #128	; 0x80
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  if (huart == & huart1) // Make sure the callback is for UART1
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4a27      	ldr	r2, [pc, #156]	; (8001068 <HAL_UART_RxCpltCallback+0xa8>)
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d147      	bne.n	8001060 <HAL_UART_RxCpltCallback+0xa0>
  {
    if (recvd_data == '\r') { //when enter is pressed go to this condition
 8000fd0:	4b26      	ldr	r3, [pc, #152]	; (800106c <HAL_UART_RxCpltCallback+0xac>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b0d      	cmp	r3, #13
 8000fd6:	d135      	bne.n	8001044 <HAL_UART_RxCpltCallback+0x84>
      data_buffer[count++] = '\0';
 8000fd8:	4b25      	ldr	r3, [pc, #148]	; (8001070 <HAL_UART_RxCpltCallback+0xb0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	1c5a      	adds	r2, r3, #1
 8000fde:	4924      	ldr	r1, [pc, #144]	; (8001070 <HAL_UART_RxCpltCallback+0xb0>)
 8000fe0:	600a      	str	r2, [r1, #0]
 8000fe2:	4a24      	ldr	r2, [pc, #144]	; (8001074 <HAL_UART_RxCpltCallback+0xb4>)
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	54d1      	strb	r1, [r2, r3]
      char sentBuff[120];
      snprintf(sentBuff, sizeof(sentBuff), "%s\r\n", data_buffer);
 8000fe8:	f107 0008 	add.w	r0, r7, #8
 8000fec:	4b21      	ldr	r3, [pc, #132]	; (8001074 <HAL_UART_RxCpltCallback+0xb4>)
 8000fee:	4a22      	ldr	r2, [pc, #136]	; (8001078 <HAL_UART_RxCpltCallback+0xb8>)
 8000ff0:	2178      	movs	r1, #120	; 0x78
 8000ff2:	f003 fc47 	bl	8004884 <sniprintf>
      HAL_UART_Transmit(&huart1, (uint8_t *)sentBuff, strlen(sentBuff), HAL_MAX_DELAY);
 8000ff6:	f107 0308 	add.w	r3, r7, #8
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff f8b2 	bl	8000164 <strlen>
 8001000:	4603      	mov	r3, r0
 8001002:	b29a      	uxth	r2, r3
 8001004:	f107 0108 	add.w	r1, r7, #8
 8001008:	f04f 33ff 	mov.w	r3, #4294967295
 800100c:	4816      	ldr	r0, [pc, #88]	; (8001068 <HAL_UART_RxCpltCallback+0xa8>)
 800100e:	f002 f903 	bl	8003218 <HAL_UART_Transmit>
      if (strcmp(data_buffer, "TOGGLE_LED") == 0)
 8001012:	491a      	ldr	r1, [pc, #104]	; (800107c <HAL_UART_RxCpltCallback+0xbc>)
 8001014:	4817      	ldr	r0, [pc, #92]	; (8001074 <HAL_UART_RxCpltCallback+0xb4>)
 8001016:	f7ff f89b 	bl	8000150 <strcmp>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d106      	bne.n	800102e <HAL_UART_RxCpltCallback+0x6e>
      {
        HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); //loggle the user led which is connected to GPIO PA5
 8001020:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001024:	4816      	ldr	r0, [pc, #88]	; (8001080 <HAL_UART_RxCpltCallback+0xc0>)
 8001026:	f001 fafa 	bl	800261e <HAL_GPIO_TogglePin>
        transmitLEDState();
 800102a:	f7ff fd87 	bl	8000b3c <transmitLEDState>
      }
      memset(data_buffer, 0, count); // enpty the data buffer
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <HAL_UART_RxCpltCallback+0xb0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	461a      	mov	r2, r3
 8001034:	2100      	movs	r1, #0
 8001036:	480f      	ldr	r0, [pc, #60]	; (8001074 <HAL_UART_RxCpltCallback+0xb4>)
 8001038:	f003 fc9b 	bl	8004972 <memset>
      count = 0;
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <HAL_UART_RxCpltCallback+0xb0>)
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	e008      	b.n	8001056 <HAL_UART_RxCpltCallback+0x96>
    } else {
      data_buffer[count++] = recvd_data; // every time when interrput is happen, received 1 byte of data
 8001044:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <HAL_UART_RxCpltCallback+0xb0>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	4909      	ldr	r1, [pc, #36]	; (8001070 <HAL_UART_RxCpltCallback+0xb0>)
 800104c:	600a      	str	r2, [r1, #0]
 800104e:	4a07      	ldr	r2, [pc, #28]	; (800106c <HAL_UART_RxCpltCallback+0xac>)
 8001050:	7811      	ldrb	r1, [r2, #0]
 8001052:	4a08      	ldr	r2, [pc, #32]	; (8001074 <HAL_UART_RxCpltCallback+0xb4>)
 8001054:	54d1      	strb	r1, [r2, r3]
    }
    HAL_UART_Receive_IT(huart, & recvd_data, 1); //start next data receive interrupt
 8001056:	2201      	movs	r2, #1
 8001058:	4904      	ldr	r1, [pc, #16]	; (800106c <HAL_UART_RxCpltCallback+0xac>)
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f002 f95f 	bl	800331e <HAL_UART_Receive_IT>

  }
}
 8001060:	bf00      	nop
 8001062:	3780      	adds	r7, #128	; 0x80
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000250 	.word	0x20000250
 800106c:	200002fc 	.word	0x200002fc
 8001070:	20000300 	.word	0x20000300
 8001074:	20000298 	.word	0x20000298
 8001078:	08006b90 	.word	0x08006b90
 800107c:	08006b98 	.word	0x08006b98
 8001080:	40010c00 	.word	0x40010c00

08001084 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001088:	b672      	cpsid	i
}
 800108a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {}
 800108c:	e7fe      	b.n	800108c <Error_Handler+0x8>
	...

08001090 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <HAL_MspInit+0x5c>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	4a14      	ldr	r2, [pc, #80]	; (80010ec <HAL_MspInit+0x5c>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6193      	str	r3, [r2, #24]
 80010a2:	4b12      	ldr	r3, [pc, #72]	; (80010ec <HAL_MspInit+0x5c>)
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ae:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <HAL_MspInit+0x5c>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	4a0e      	ldr	r2, [pc, #56]	; (80010ec <HAL_MspInit+0x5c>)
 80010b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010b8:	61d3      	str	r3, [r2, #28]
 80010ba:	4b0c      	ldr	r3, [pc, #48]	; (80010ec <HAL_MspInit+0x5c>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <HAL_MspInit+0x60>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	4a04      	ldr	r2, [pc, #16]	; (80010f0 <HAL_MspInit+0x60>)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010e2:	bf00      	nop
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40010000 	.word	0x40010000

080010f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08a      	sub	sp, #40	; 0x28
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fc:	f107 0318 	add.w	r3, r7, #24
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a1d      	ldr	r2, [pc, #116]	; (8001184 <HAL_ADC_MspInit+0x90>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d10c      	bne.n	800112e <HAL_ADC_MspInit+0x3a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001114:	4b1c      	ldr	r3, [pc, #112]	; (8001188 <HAL_ADC_MspInit+0x94>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	4a1b      	ldr	r2, [pc, #108]	; (8001188 <HAL_ADC_MspInit+0x94>)
 800111a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800111e:	6193      	str	r3, [r2, #24]
 8001120:	4b19      	ldr	r3, [pc, #100]	; (8001188 <HAL_ADC_MspInit+0x94>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800112c:	e026      	b.n	800117c <HAL_ADC_MspInit+0x88>
  else if(hadc->Instance==ADC2)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a16      	ldr	r2, [pc, #88]	; (800118c <HAL_ADC_MspInit+0x98>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d121      	bne.n	800117c <HAL_ADC_MspInit+0x88>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001138:	4b13      	ldr	r3, [pc, #76]	; (8001188 <HAL_ADC_MspInit+0x94>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a12      	ldr	r2, [pc, #72]	; (8001188 <HAL_ADC_MspInit+0x94>)
 800113e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b10      	ldr	r3, [pc, #64]	; (8001188 <HAL_ADC_MspInit+0x94>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001150:	4b0d      	ldr	r3, [pc, #52]	; (8001188 <HAL_ADC_MspInit+0x94>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a0c      	ldr	r2, [pc, #48]	; (8001188 <HAL_ADC_MspInit+0x94>)
 8001156:	f043 0304 	orr.w	r3, r3, #4
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <HAL_ADC_MspInit+0x94>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f003 0304 	and.w	r3, r3, #4
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001168:	2380      	movs	r3, #128	; 0x80
 800116a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800116c:	2303      	movs	r3, #3
 800116e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001170:	f107 0318 	add.w	r3, r7, #24
 8001174:	4619      	mov	r1, r3
 8001176:	4806      	ldr	r0, [pc, #24]	; (8001190 <HAL_ADC_MspInit+0x9c>)
 8001178:	f001 f8a6 	bl	80022c8 <HAL_GPIO_Init>
}
 800117c:	bf00      	nop
 800117e:	3728      	adds	r7, #40	; 0x28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40012400 	.word	0x40012400
 8001188:	40021000 	.word	0x40021000
 800118c:	40012800 	.word	0x40012800
 8001190:	40010800 	.word	0x40010800

08001194 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	f107 0310 	add.w	r3, r7, #16
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a20      	ldr	r2, [pc, #128]	; (8001230 <HAL_UART_MspInit+0x9c>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d139      	bne.n	8001228 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011b4:	4b1f      	ldr	r3, [pc, #124]	; (8001234 <HAL_UART_MspInit+0xa0>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	4a1e      	ldr	r2, [pc, #120]	; (8001234 <HAL_UART_MspInit+0xa0>)
 80011ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011be:	6193      	str	r3, [r2, #24]
 80011c0:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <HAL_UART_MspInit+0xa0>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011cc:	4b19      	ldr	r3, [pc, #100]	; (8001234 <HAL_UART_MspInit+0xa0>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a18      	ldr	r2, [pc, #96]	; (8001234 <HAL_UART_MspInit+0xa0>)
 80011d2:	f043 0304 	orr.w	r3, r3, #4
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b16      	ldr	r3, [pc, #88]	; (8001234 <HAL_UART_MspInit+0xa0>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0304 	and.w	r3, r3, #4
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	2302      	movs	r3, #2
 80011ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ee:	2303      	movs	r3, #3
 80011f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f2:	f107 0310 	add.w	r3, r7, #16
 80011f6:	4619      	mov	r1, r3
 80011f8:	480f      	ldr	r0, [pc, #60]	; (8001238 <HAL_UART_MspInit+0xa4>)
 80011fa:	f001 f865 	bl	80022c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001202:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	4619      	mov	r1, r3
 8001212:	4809      	ldr	r0, [pc, #36]	; (8001238 <HAL_UART_MspInit+0xa4>)
 8001214:	f001 f858 	bl	80022c8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001218:	2200      	movs	r2, #0
 800121a:	2100      	movs	r1, #0
 800121c:	2025      	movs	r0, #37	; 0x25
 800121e:	f000 ff6a 	bl	80020f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001222:	2025      	movs	r0, #37	; 0x25
 8001224:	f000 ff83 	bl	800212e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001228:	bf00      	nop
 800122a:	3720      	adds	r7, #32
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40013800 	.word	0x40013800
 8001234:	40021000 	.word	0x40021000
 8001238:	40010800 	.word	0x40010800

0800123c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001240:	e7fe      	b.n	8001240 <NMI_Handler+0x4>

08001242 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001242:	b480      	push	{r7}
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001246:	e7fe      	b.n	8001246 <HardFault_Handler+0x4>

08001248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800124c:	e7fe      	b.n	800124c <MemManage_Handler+0x4>

0800124e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800124e:	b480      	push	{r7}
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001252:	e7fe      	b.n	8001252 <BusFault_Handler+0x4>

08001254 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001258:	e7fe      	b.n	8001258 <UsageFault_Handler+0x4>

0800125a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800125a:	b480      	push	{r7}
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr

08001266 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr

08001272 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr

0800127e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001282:	f000 f947 	bl	8001514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}

0800128a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSHBTN_INT_Pin);
 800128e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001292:	f001 f9dd 	bl	8002650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012a0:	4802      	ldr	r0, [pc, #8]	; (80012ac <USART1_IRQHandler+0x10>)
 80012a2:	f002 f861 	bl	8003368 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000250 	.word	0x20000250

080012b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return 1;
 80012b4:	2301      	movs	r3, #1
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc80      	pop	{r7}
 80012bc:	4770      	bx	lr

080012be <_kill>:

int _kill(int pid, int sig)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
 80012c6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012c8:	f003 fba6 	bl	8004a18 <__errno>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2216      	movs	r2, #22
 80012d0:	601a      	str	r2, [r3, #0]
  return -1;
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <_exit>:

void _exit (int status)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012e6:	f04f 31ff 	mov.w	r1, #4294967295
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ffe7 	bl	80012be <_kill>
  while (1) {}    /* Make sure we hang here */
 80012f0:	e7fe      	b.n	80012f0 <_exit+0x12>

080012f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	60f8      	str	r0, [r7, #12]
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
 8001302:	e00a      	b.n	800131a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001304:	f3af 8000 	nop.w
 8001308:	4601      	mov	r1, r0
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	1c5a      	adds	r2, r3, #1
 800130e:	60ba      	str	r2, [r7, #8]
 8001310:	b2ca      	uxtb	r2, r1
 8001312:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	3301      	adds	r3, #1
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	697a      	ldr	r2, [r7, #20]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	429a      	cmp	r2, r3
 8001320:	dbf0      	blt.n	8001304 <_read+0x12>
  }

  return len;
 8001322:	687b      	ldr	r3, [r7, #4]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]
 800133c:	e009      	b.n	8001352 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	1c5a      	adds	r2, r3, #1
 8001342:	60ba      	str	r2, [r7, #8]
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	3301      	adds	r3, #1
 8001350:	617b      	str	r3, [r7, #20]
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	429a      	cmp	r2, r3
 8001358:	dbf1      	blt.n	800133e <_write+0x12>
  }
  return len;
 800135a:	687b      	ldr	r3, [r7, #4]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <_close>:

int _close(int file)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800136c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001370:	4618      	mov	r0, r3
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr

0800137a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800138a:	605a      	str	r2, [r3, #4]
  return 0;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <_isatty>:

int _isatty(int file)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013a0:	2301      	movs	r3, #1
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr

080013ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013cc:	4a14      	ldr	r2, [pc, #80]	; (8001420 <_sbrk+0x5c>)
 80013ce:	4b15      	ldr	r3, [pc, #84]	; (8001424 <_sbrk+0x60>)
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013d8:	4b13      	ldr	r3, [pc, #76]	; (8001428 <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d102      	bne.n	80013e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e0:	4b11      	ldr	r3, [pc, #68]	; (8001428 <_sbrk+0x64>)
 80013e2:	4a12      	ldr	r2, [pc, #72]	; (800142c <_sbrk+0x68>)
 80013e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013e6:	4b10      	ldr	r3, [pc, #64]	; (8001428 <_sbrk+0x64>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4413      	add	r3, r2
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d207      	bcs.n	8001404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013f4:	f003 fb10 	bl	8004a18 <__errno>
 80013f8:	4603      	mov	r3, r0
 80013fa:	220c      	movs	r2, #12
 80013fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001402:	e009      	b.n	8001418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800140a:	4b07      	ldr	r3, [pc, #28]	; (8001428 <_sbrk+0x64>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4413      	add	r3, r2
 8001412:	4a05      	ldr	r2, [pc, #20]	; (8001428 <_sbrk+0x64>)
 8001414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20002800 	.word	0x20002800
 8001424:	00000400 	.word	0x00000400
 8001428:	20000340 	.word	0x20000340
 800142c:	20000498 	.word	0x20000498

08001430 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr

0800143c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800143c:	f7ff fff8 	bl	8001430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001440:	480b      	ldr	r0, [pc, #44]	; (8001470 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001442:	490c      	ldr	r1, [pc, #48]	; (8001474 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001444:	4a0c      	ldr	r2, [pc, #48]	; (8001478 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001448:	e002      	b.n	8001450 <LoopCopyDataInit>

0800144a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800144a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800144c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800144e:	3304      	adds	r3, #4

08001450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001454:	d3f9      	bcc.n	800144a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001456:	4a09      	ldr	r2, [pc, #36]	; (800147c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001458:	4c09      	ldr	r4, [pc, #36]	; (8001480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800145a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800145c:	e001      	b.n	8001462 <LoopFillZerobss>

0800145e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800145e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001460:	3204      	adds	r2, #4

08001462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001464:	d3fb      	bcc.n	800145e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001466:	f003 fadd 	bl	8004a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800146a:	f7ff fb8d 	bl	8000b88 <main>
  bx lr
 800146e:	4770      	bx	lr
  ldr r0, =_sdata
 8001470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001474:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001478:	08006f5c 	.word	0x08006f5c
  ldr r2, =_sbss
 800147c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001480:	20000494 	.word	0x20000494

08001484 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001484:	e7fe      	b.n	8001484 <ADC1_2_IRQHandler>
	...

08001488 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148c:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <HAL_Init+0x28>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a07      	ldr	r2, [pc, #28]	; (80014b0 <HAL_Init+0x28>)
 8001492:	f043 0310 	orr.w	r3, r3, #16
 8001496:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001498:	2003      	movs	r0, #3
 800149a:	f000 fe21 	bl	80020e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800149e:	200f      	movs	r0, #15
 80014a0:	f000 f808 	bl	80014b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a4:	f7ff fdf4 	bl	8001090 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40022000 	.word	0x40022000

080014b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <HAL_InitTick+0x54>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b12      	ldr	r3, [pc, #72]	; (800150c <HAL_InitTick+0x58>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 fe39 	bl	800214a <HAL_SYSTICK_Config>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e00e      	b.n	8001500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b0f      	cmp	r3, #15
 80014e6:	d80a      	bhi.n	80014fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e8:	2200      	movs	r2, #0
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295
 80014f0:	f000 fe01 	bl	80020f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f4:	4a06      	ldr	r2, [pc, #24]	; (8001510 <HAL_InitTick+0x5c>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000000 	.word	0x20000000
 800150c:	20000008 	.word	0x20000008
 8001510:	20000004 	.word	0x20000004

08001514 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <HAL_IncTick+0x1c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	461a      	mov	r2, r3
 800151e:	4b05      	ldr	r3, [pc, #20]	; (8001534 <HAL_IncTick+0x20>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4413      	add	r3, r2
 8001524:	4a03      	ldr	r2, [pc, #12]	; (8001534 <HAL_IncTick+0x20>)
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	20000008 	.word	0x20000008
 8001534:	20000344 	.word	0x20000344

08001538 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return uwTick;
 800153c:	4b02      	ldr	r3, [pc, #8]	; (8001548 <HAL_GetTick+0x10>)
 800153e:	681b      	ldr	r3, [r3, #0]
}
 8001540:	4618      	mov	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	20000344 	.word	0x20000344

0800154c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001554:	f7ff fff0 	bl	8001538 <HAL_GetTick>
 8001558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001564:	d005      	beq.n	8001572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001566:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <HAL_Delay+0x44>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	461a      	mov	r2, r3
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4413      	add	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001572:	bf00      	nop
 8001574:	f7ff ffe0 	bl	8001538 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	429a      	cmp	r2, r3
 8001582:	d8f7      	bhi.n	8001574 <HAL_Delay+0x28>
  {
  }
}
 8001584:	bf00      	nop
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000008 	.word	0x20000008

08001594 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015a0:	2300      	movs	r3, #0
 80015a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d101      	bne.n	80015b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e0be      	b.n	8001734 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d109      	bne.n	80015d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2200      	movs	r2, #0
 80015ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff fd8e 	bl	80010f4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f000 fbc5 	bl	8001d68 <ADC_ConversionStop_Disable>
 80015de:	4603      	mov	r3, r0
 80015e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e6:	f003 0310 	and.w	r3, r3, #16
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f040 8099 	bne.w	8001722 <HAL_ADC_Init+0x18e>
 80015f0:	7dfb      	ldrb	r3, [r7, #23]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f040 8095 	bne.w	8001722 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001600:	f023 0302 	bic.w	r3, r3, #2
 8001604:	f043 0202 	orr.w	r2, r3, #2
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001614:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7b1b      	ldrb	r3, [r3, #12]
 800161a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800161c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	4313      	orrs	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800162c:	d003      	beq.n	8001636 <HAL_ADC_Init+0xa2>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d102      	bne.n	800163c <HAL_ADC_Init+0xa8>
 8001636:	f44f 7380 	mov.w	r3, #256	; 0x100
 800163a:	e000      	b.n	800163e <HAL_ADC_Init+0xaa>
 800163c:	2300      	movs	r3, #0
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	4313      	orrs	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	7d1b      	ldrb	r3, [r3, #20]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d119      	bne.n	8001680 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	7b1b      	ldrb	r3, [r3, #12]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d109      	bne.n	8001668 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	3b01      	subs	r3, #1
 800165a:	035a      	lsls	r2, r3, #13
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4313      	orrs	r3, r2
 8001660:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	e00b      	b.n	8001680 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800166c:	f043 0220 	orr.w	r2, r3, #32
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001678:	f043 0201 	orr.w	r2, r3, #1
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	430a      	orrs	r2, r1
 8001692:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	4b28      	ldr	r3, [pc, #160]	; (800173c <HAL_ADC_Init+0x1a8>)
 800169c:	4013      	ands	r3, r2
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	6812      	ldr	r2, [r2, #0]
 80016a2:	68b9      	ldr	r1, [r7, #8]
 80016a4:	430b      	orrs	r3, r1
 80016a6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016b0:	d003      	beq.n	80016ba <HAL_ADC_Init+0x126>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d104      	bne.n	80016c4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	3b01      	subs	r3, #1
 80016c0:	051b      	lsls	r3, r3, #20
 80016c2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ca:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	430a      	orrs	r2, r1
 80016d6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	689a      	ldr	r2, [r3, #8]
 80016de:	4b18      	ldr	r3, [pc, #96]	; (8001740 <HAL_ADC_Init+0x1ac>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d10b      	bne.n	8001700 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f2:	f023 0303 	bic.w	r3, r3, #3
 80016f6:	f043 0201 	orr.w	r2, r3, #1
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016fe:	e018      	b.n	8001732 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001704:	f023 0312 	bic.w	r3, r3, #18
 8001708:	f043 0210 	orr.w	r2, r3, #16
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001714:	f043 0201 	orr.w	r2, r3, #1
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001720:	e007      	b.n	8001732 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001726:	f043 0210 	orr.w	r2, r3, #16
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001732:	7dfb      	ldrb	r3, [r7, #23]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	ffe1f7fd 	.word	0xffe1f7fd
 8001740:	ff1f0efe 	.word	0xff1f0efe

08001744 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001756:	2b01      	cmp	r3, #1
 8001758:	d101      	bne.n	800175e <HAL_ADC_Start+0x1a>
 800175a:	2302      	movs	r3, #2
 800175c:	e098      	b.n	8001890 <HAL_ADC_Start+0x14c>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 faa4 	bl	8001cb4 <ADC_Enable>
 800176c:	4603      	mov	r3, r0
 800176e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001770:	7bfb      	ldrb	r3, [r7, #15]
 8001772:	2b00      	cmp	r3, #0
 8001774:	f040 8087 	bne.w	8001886 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a41      	ldr	r2, [pc, #260]	; (8001898 <HAL_ADC_Start+0x154>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d105      	bne.n	80017a2 <HAL_ADC_Start+0x5e>
 8001796:	4b41      	ldr	r3, [pc, #260]	; (800189c <HAL_ADC_Start+0x158>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d115      	bne.n	80017ce <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d026      	beq.n	800180a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017cc:	e01d      	b.n	800180a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a2f      	ldr	r2, [pc, #188]	; (800189c <HAL_ADC_Start+0x158>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d004      	beq.n	80017ee <HAL_ADC_Start+0xaa>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a2b      	ldr	r2, [pc, #172]	; (8001898 <HAL_ADC_Start+0x154>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d10d      	bne.n	800180a <HAL_ADC_Start+0xc6>
 80017ee:	4b2b      	ldr	r3, [pc, #172]	; (800189c <HAL_ADC_Start+0x158>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d007      	beq.n	800180a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001802:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d006      	beq.n	8001824 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181a:	f023 0206 	bic.w	r2, r3, #6
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	62da      	str	r2, [r3, #44]	; 0x2c
 8001822:	e002      	b.n	800182a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2200      	movs	r2, #0
 8001828:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f06f 0202 	mvn.w	r2, #2
 800183a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001846:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800184a:	d113      	bne.n	8001874 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001850:	4a11      	ldr	r2, [pc, #68]	; (8001898 <HAL_ADC_Start+0x154>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d105      	bne.n	8001862 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <HAL_ADC_Start+0x158>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800185e:	2b00      	cmp	r3, #0
 8001860:	d108      	bne.n	8001874 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	e00c      	b.n	800188e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	e003      	b.n	800188e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800188e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40012800 	.word	0x40012800
 800189c:	40012400 	.word	0x40012400

080018a0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b087      	sub	sp, #28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80018b6:	f7ff fe3f 	bl	8001538 <HAL_GetTick>
 80018ba:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d00b      	beq.n	80018e2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ce:	f043 0220 	orr.w	r2, r3, #32
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e0d3      	b.n	8001a8a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d131      	bne.n	8001954 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d12a      	bne.n	8001954 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80018fe:	e021      	b.n	8001944 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001906:	d01d      	beq.n	8001944 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d007      	beq.n	800191e <HAL_ADC_PollForConversion+0x7e>
 800190e:	f7ff fe13 	bl	8001538 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	429a      	cmp	r2, r3
 800191c:	d212      	bcs.n	8001944 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d10b      	bne.n	8001944 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001930:	f043 0204 	orr.w	r2, r3, #4
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e0a2      	b.n	8001a8a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0d6      	beq.n	8001900 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001952:	e070      	b.n	8001a36 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001954:	4b4f      	ldr	r3, [pc, #316]	; (8001a94 <HAL_ADC_PollForConversion+0x1f4>)
 8001956:	681c      	ldr	r4, [r3, #0]
 8001958:	2002      	movs	r0, #2
 800195a:	f001 fb57 	bl	800300c <HAL_RCCEx_GetPeriphCLKFreq>
 800195e:	4603      	mov	r3, r0
 8001960:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6919      	ldr	r1, [r3, #16]
 800196a:	4b4b      	ldr	r3, [pc, #300]	; (8001a98 <HAL_ADC_PollForConversion+0x1f8>)
 800196c:	400b      	ands	r3, r1
 800196e:	2b00      	cmp	r3, #0
 8001970:	d118      	bne.n	80019a4 <HAL_ADC_PollForConversion+0x104>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	68d9      	ldr	r1, [r3, #12]
 8001978:	4b48      	ldr	r3, [pc, #288]	; (8001a9c <HAL_ADC_PollForConversion+0x1fc>)
 800197a:	400b      	ands	r3, r1
 800197c:	2b00      	cmp	r3, #0
 800197e:	d111      	bne.n	80019a4 <HAL_ADC_PollForConversion+0x104>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	6919      	ldr	r1, [r3, #16]
 8001986:	4b46      	ldr	r3, [pc, #280]	; (8001aa0 <HAL_ADC_PollForConversion+0x200>)
 8001988:	400b      	ands	r3, r1
 800198a:	2b00      	cmp	r3, #0
 800198c:	d108      	bne.n	80019a0 <HAL_ADC_PollForConversion+0x100>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68d9      	ldr	r1, [r3, #12]
 8001994:	4b43      	ldr	r3, [pc, #268]	; (8001aa4 <HAL_ADC_PollForConversion+0x204>)
 8001996:	400b      	ands	r3, r1
 8001998:	2b00      	cmp	r3, #0
 800199a:	d101      	bne.n	80019a0 <HAL_ADC_PollForConversion+0x100>
 800199c:	2314      	movs	r3, #20
 800199e:	e020      	b.n	80019e2 <HAL_ADC_PollForConversion+0x142>
 80019a0:	2329      	movs	r3, #41	; 0x29
 80019a2:	e01e      	b.n	80019e2 <HAL_ADC_PollForConversion+0x142>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6919      	ldr	r1, [r3, #16]
 80019aa:	4b3d      	ldr	r3, [pc, #244]	; (8001aa0 <HAL_ADC_PollForConversion+0x200>)
 80019ac:	400b      	ands	r3, r1
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d106      	bne.n	80019c0 <HAL_ADC_PollForConversion+0x120>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68d9      	ldr	r1, [r3, #12]
 80019b8:	4b3a      	ldr	r3, [pc, #232]	; (8001aa4 <HAL_ADC_PollForConversion+0x204>)
 80019ba:	400b      	ands	r3, r1
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d00d      	beq.n	80019dc <HAL_ADC_PollForConversion+0x13c>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	6919      	ldr	r1, [r3, #16]
 80019c6:	4b38      	ldr	r3, [pc, #224]	; (8001aa8 <HAL_ADC_PollForConversion+0x208>)
 80019c8:	400b      	ands	r3, r1
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d108      	bne.n	80019e0 <HAL_ADC_PollForConversion+0x140>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68d9      	ldr	r1, [r3, #12]
 80019d4:	4b34      	ldr	r3, [pc, #208]	; (8001aa8 <HAL_ADC_PollForConversion+0x208>)
 80019d6:	400b      	ands	r3, r1
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <HAL_ADC_PollForConversion+0x140>
 80019dc:	2354      	movs	r3, #84	; 0x54
 80019de:	e000      	b.n	80019e2 <HAL_ADC_PollForConversion+0x142>
 80019e0:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80019e2:	fb02 f303 	mul.w	r3, r2, r3
 80019e6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80019e8:	e021      	b.n	8001a2e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019f0:	d01a      	beq.n	8001a28 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d007      	beq.n	8001a08 <HAL_ADC_PollForConversion+0x168>
 80019f8:	f7ff fd9e 	bl	8001538 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d20f      	bcs.n	8001a28 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d90b      	bls.n	8001a28 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a14:	f043 0204 	orr.w	r2, r3, #4
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e030      	b.n	8001a8a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d8d9      	bhi.n	80019ea <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f06f 0212 	mvn.w	r2, #18
 8001a3e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a44:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001a56:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001a5a:	d115      	bne.n	8001a88 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d111      	bne.n	8001a88 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d105      	bne.n	8001a88 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a80:	f043 0201 	orr.w	r2, r3, #1
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	371c      	adds	r7, #28
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd90      	pop	{r4, r7, pc}
 8001a92:	bf00      	nop
 8001a94:	20000000 	.word	0x20000000
 8001a98:	24924924 	.word	0x24924924
 8001a9c:	00924924 	.word	0x00924924
 8001aa0:	12492492 	.word	0x12492492
 8001aa4:	00492492 	.word	0x00492492
 8001aa8:	00249249 	.word	0x00249249

08001aac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d101      	bne.n	8001ae4 <HAL_ADC_ConfigChannel+0x20>
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	e0dc      	b.n	8001c9e <HAL_ADC_ConfigChannel+0x1da>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	2b06      	cmp	r3, #6
 8001af2:	d81c      	bhi.n	8001b2e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	3b05      	subs	r3, #5
 8001b06:	221f      	movs	r2, #31
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	4019      	ands	r1, r3
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	6818      	ldr	r0, [r3, #0]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4413      	add	r3, r2
 8001b1e:	3b05      	subs	r3, #5
 8001b20:	fa00 f203 	lsl.w	r2, r0, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	635a      	str	r2, [r3, #52]	; 0x34
 8001b2c:	e03c      	b.n	8001ba8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	2b0c      	cmp	r3, #12
 8001b34:	d81c      	bhi.n	8001b70 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685a      	ldr	r2, [r3, #4]
 8001b40:	4613      	mov	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4413      	add	r3, r2
 8001b46:	3b23      	subs	r3, #35	; 0x23
 8001b48:	221f      	movs	r2, #31
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	4019      	ands	r1, r3
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	6818      	ldr	r0, [r3, #0]
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685a      	ldr	r2, [r3, #4]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	3b23      	subs	r3, #35	; 0x23
 8001b62:	fa00 f203 	lsl.w	r2, r0, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	631a      	str	r2, [r3, #48]	; 0x30
 8001b6e:	e01b      	b.n	8001ba8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	3b41      	subs	r3, #65	; 0x41
 8001b82:	221f      	movs	r2, #31
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	4019      	ands	r1, r3
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	6818      	ldr	r0, [r3, #0]
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685a      	ldr	r2, [r3, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	3b41      	subs	r3, #65	; 0x41
 8001b9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b09      	cmp	r3, #9
 8001bae:	d91c      	bls.n	8001bea <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	68d9      	ldr	r1, [r3, #12]
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	4413      	add	r3, r2
 8001bc0:	3b1e      	subs	r3, #30
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	4019      	ands	r1, r3
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	6898      	ldr	r0, [r3, #8]
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	4413      	add	r3, r2
 8001bda:	3b1e      	subs	r3, #30
 8001bdc:	fa00 f203 	lsl.w	r2, r0, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	430a      	orrs	r2, r1
 8001be6:	60da      	str	r2, [r3, #12]
 8001be8:	e019      	b.n	8001c1e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	6919      	ldr	r1, [r3, #16]
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	4413      	add	r3, r2
 8001bfa:	2207      	movs	r2, #7
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	4019      	ands	r1, r3
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	6898      	ldr	r0, [r3, #8]
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	4413      	add	r3, r2
 8001c12:	fa00 f203 	lsl.w	r2, r0, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2b10      	cmp	r3, #16
 8001c24:	d003      	beq.n	8001c2e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c2a:	2b11      	cmp	r3, #17
 8001c2c:	d132      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a1d      	ldr	r2, [pc, #116]	; (8001ca8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d125      	bne.n	8001c84 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d126      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001c54:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2b10      	cmp	r3, #16
 8001c5c:	d11a      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c5e:	4b13      	ldr	r3, [pc, #76]	; (8001cac <HAL_ADC_ConfigChannel+0x1e8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a13      	ldr	r2, [pc, #76]	; (8001cb0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001c64:	fba2 2303 	umull	r2, r3, r2, r3
 8001c68:	0c9a      	lsrs	r2, r3, #18
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c74:	e002      	b.n	8001c7c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1f9      	bne.n	8001c76 <HAL_ADC_ConfigChannel+0x1b2>
 8001c82:	e007      	b.n	8001c94 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c88:	f043 0220 	orr.w	r2, r3, #32
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr
 8001ca8:	40012400 	.word	0x40012400
 8001cac:	20000000 	.word	0x20000000
 8001cb0:	431bde83 	.word	0x431bde83

08001cb4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d040      	beq.n	8001d54 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689a      	ldr	r2, [r3, #8]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f042 0201 	orr.w	r2, r2, #1
 8001ce0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ce2:	4b1f      	ldr	r3, [pc, #124]	; (8001d60 <ADC_Enable+0xac>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a1f      	ldr	r2, [pc, #124]	; (8001d64 <ADC_Enable+0xb0>)
 8001ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cec:	0c9b      	lsrs	r3, r3, #18
 8001cee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001cf0:	e002      	b.n	8001cf8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f9      	bne.n	8001cf2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001cfe:	f7ff fc1b 	bl	8001538 <HAL_GetTick>
 8001d02:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d04:	e01f      	b.n	8001d46 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d06:	f7ff fc17 	bl	8001538 <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d918      	bls.n	8001d46 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d011      	beq.n	8001d46 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d26:	f043 0210 	orr.w	r2, r3, #16
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d32:	f043 0201 	orr.w	r2, r3, #1
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e007      	b.n	8001d56 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d1d8      	bne.n	8001d06 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000000 	.word	0x20000000
 8001d64:	431bde83 	.word	0x431bde83

08001d68 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d12e      	bne.n	8001de0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f022 0201 	bic.w	r2, r2, #1
 8001d90:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d92:	f7ff fbd1 	bl	8001538 <HAL_GetTick>
 8001d96:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d98:	e01b      	b.n	8001dd2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d9a:	f7ff fbcd 	bl	8001538 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d914      	bls.n	8001dd2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d10d      	bne.n	8001dd2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dba:	f043 0210 	orr.w	r2, r3, #16
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc6:	f043 0201 	orr.w	r2, r3, #1
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e007      	b.n	8001de2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d0dc      	beq.n	8001d9a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001dec:	b590      	push	{r4, r7, lr}
 8001dee:	b087      	sub	sp, #28
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001df4:	2300      	movs	r3, #0
 8001df6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d101      	bne.n	8001e0a <HAL_ADCEx_Calibration_Start+0x1e>
 8001e06:	2302      	movs	r3, #2
 8001e08:	e097      	b.n	8001f3a <HAL_ADCEx_Calibration_Start+0x14e>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff ffa8 	bl	8001d68 <ADC_ConversionStop_Disable>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f7ff ff49 	bl	8001cb4 <ADC_Enable>
 8001e22:	4603      	mov	r3, r0
 8001e24:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f040 8081 	bne.w	8001f30 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e36:	f023 0302 	bic.w	r3, r3, #2
 8001e3a:	f043 0202 	orr.w	r2, r3, #2
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001e42:	4b40      	ldr	r3, [pc, #256]	; (8001f44 <HAL_ADCEx_Calibration_Start+0x158>)
 8001e44:	681c      	ldr	r4, [r3, #0]
 8001e46:	2002      	movs	r0, #2
 8001e48:	f001 f8e0 	bl	800300c <HAL_RCCEx_GetPeriphCLKFreq>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001e52:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001e54:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001e56:	e002      	b.n	8001e5e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1f9      	bne.n	8001e58 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 0208 	orr.w	r2, r2, #8
 8001e72:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001e74:	f7ff fb60 	bl	8001538 <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001e7a:	e01b      	b.n	8001eb4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001e7c:	f7ff fb5c 	bl	8001538 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b0a      	cmp	r3, #10
 8001e88:	d914      	bls.n	8001eb4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f003 0308 	and.w	r3, r3, #8
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00d      	beq.n	8001eb4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e9c:	f023 0312 	bic.w	r3, r3, #18
 8001ea0:	f043 0210 	orr.w	r2, r3, #16
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e042      	b.n	8001f3a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 0308 	and.w	r3, r3, #8
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1dc      	bne.n	8001e7c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f042 0204 	orr.w	r2, r2, #4
 8001ed0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001ed2:	f7ff fb31 	bl	8001538 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001ed8:	e01b      	b.n	8001f12 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001eda:	f7ff fb2d 	bl	8001538 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b0a      	cmp	r3, #10
 8001ee6:	d914      	bls.n	8001f12 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00d      	beq.n	8001f12 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efa:	f023 0312 	bic.w	r3, r3, #18
 8001efe:	f043 0210 	orr.w	r2, r3, #16
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e013      	b.n	8001f3a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1dc      	bne.n	8001eda <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f24:	f023 0303 	bic.w	r3, r3, #3
 8001f28:	f043 0201 	orr.w	r2, r3, #1
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	371c      	adds	r7, #28
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd90      	pop	{r4, r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000000 	.word	0x20000000

08001f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <__NVIC_SetPriorityGrouping+0x44>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f5e:	68ba      	ldr	r2, [r7, #8]
 8001f60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f64:	4013      	ands	r3, r2
 8001f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f7a:	4a04      	ldr	r2, [pc, #16]	; (8001f8c <__NVIC_SetPriorityGrouping+0x44>)
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	60d3      	str	r3, [r2, #12]
}
 8001f80:	bf00      	nop
 8001f82:	3714      	adds	r7, #20
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bc80      	pop	{r7}
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	0a1b      	lsrs	r3, r3, #8
 8001f9a:	f003 0307 	and.w	r3, r3, #7
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	e000ed00 	.word	0xe000ed00

08001fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	db0b      	blt.n	8001fd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	f003 021f 	and.w	r2, r3, #31
 8001fc4:	4906      	ldr	r1, [pc, #24]	; (8001fe0 <__NVIC_EnableIRQ+0x34>)
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	095b      	lsrs	r3, r3, #5
 8001fcc:	2001      	movs	r0, #1
 8001fce:	fa00 f202 	lsl.w	r2, r0, r2
 8001fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr
 8001fe0:	e000e100 	.word	0xe000e100

08001fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	6039      	str	r1, [r7, #0]
 8001fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	db0a      	blt.n	800200e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	490c      	ldr	r1, [pc, #48]	; (8002030 <__NVIC_SetPriority+0x4c>)
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	0112      	lsls	r2, r2, #4
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	440b      	add	r3, r1
 8002008:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800200c:	e00a      	b.n	8002024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4908      	ldr	r1, [pc, #32]	; (8002034 <__NVIC_SetPriority+0x50>)
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	3b04      	subs	r3, #4
 800201c:	0112      	lsls	r2, r2, #4
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	440b      	add	r3, r1
 8002022:	761a      	strb	r2, [r3, #24]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	e000e100 	.word	0xe000e100
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	; 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	f1c3 0307 	rsb	r3, r3, #7
 8002052:	2b04      	cmp	r3, #4
 8002054:	bf28      	it	cs
 8002056:	2304      	movcs	r3, #4
 8002058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	3304      	adds	r3, #4
 800205e:	2b06      	cmp	r3, #6
 8002060:	d902      	bls.n	8002068 <NVIC_EncodePriority+0x30>
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	3b03      	subs	r3, #3
 8002066:	e000      	b.n	800206a <NVIC_EncodePriority+0x32>
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800206c:	f04f 32ff 	mov.w	r2, #4294967295
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43da      	mvns	r2, r3
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	401a      	ands	r2, r3
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002080:	f04f 31ff 	mov.w	r1, #4294967295
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	fa01 f303 	lsl.w	r3, r1, r3
 800208a:	43d9      	mvns	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002090:	4313      	orrs	r3, r2
         );
}
 8002092:	4618      	mov	r0, r3
 8002094:	3724      	adds	r7, #36	; 0x24
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr

0800209c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3b01      	subs	r3, #1
 80020a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020ac:	d301      	bcc.n	80020b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ae:	2301      	movs	r3, #1
 80020b0:	e00f      	b.n	80020d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020b2:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <SysTick_Config+0x40>)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ba:	210f      	movs	r1, #15
 80020bc:	f04f 30ff 	mov.w	r0, #4294967295
 80020c0:	f7ff ff90 	bl	8001fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020c4:	4b05      	ldr	r3, [pc, #20]	; (80020dc <SysTick_Config+0x40>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ca:	4b04      	ldr	r3, [pc, #16]	; (80020dc <SysTick_Config+0x40>)
 80020cc:	2207      	movs	r2, #7
 80020ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	e000e010 	.word	0xe000e010

080020e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f7ff ff2d 	bl	8001f48 <__NVIC_SetPriorityGrouping>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b086      	sub	sp, #24
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	4603      	mov	r3, r0
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	607a      	str	r2, [r7, #4]
 8002102:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002108:	f7ff ff42 	bl	8001f90 <__NVIC_GetPriorityGrouping>
 800210c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	68b9      	ldr	r1, [r7, #8]
 8002112:	6978      	ldr	r0, [r7, #20]
 8002114:	f7ff ff90 	bl	8002038 <NVIC_EncodePriority>
 8002118:	4602      	mov	r2, r0
 800211a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff ff5f 	bl	8001fe4 <__NVIC_SetPriority>
}
 8002126:	bf00      	nop
 8002128:	3718      	adds	r7, #24
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	af00      	add	r7, sp, #0
 8002134:	4603      	mov	r3, r0
 8002136:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff35 	bl	8001fac <__NVIC_EnableIRQ>
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff ffa2 	bl	800209c <SysTick_Config>
 8002158:	4603      	mov	r3, r0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002162:	b480      	push	{r7}
 8002164:	b085      	sub	sp, #20
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800216a:	2300      	movs	r3, #0
 800216c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d008      	beq.n	800218c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2204      	movs	r2, #4
 800217e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e020      	b.n	80021ce <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 020e 	bic.w	r2, r2, #14
 800219a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0201 	bic.w	r2, r2, #1
 80021aa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021b4:	2101      	movs	r1, #1
 80021b6:	fa01 f202 	lsl.w	r2, r1, r2
 80021ba:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr

080021d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021e0:	2300      	movs	r3, #0
 80021e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d005      	beq.n	80021fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2204      	movs	r2, #4
 80021f4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	73fb      	strb	r3, [r7, #15]
 80021fa:	e051      	b.n	80022a0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 020e 	bic.w	r2, r2, #14
 800220a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f022 0201 	bic.w	r2, r2, #1
 800221a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a22      	ldr	r2, [pc, #136]	; (80022ac <HAL_DMA_Abort_IT+0xd4>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d029      	beq.n	800227a <HAL_DMA_Abort_IT+0xa2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a21      	ldr	r2, [pc, #132]	; (80022b0 <HAL_DMA_Abort_IT+0xd8>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d022      	beq.n	8002276 <HAL_DMA_Abort_IT+0x9e>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a1f      	ldr	r2, [pc, #124]	; (80022b4 <HAL_DMA_Abort_IT+0xdc>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01a      	beq.n	8002270 <HAL_DMA_Abort_IT+0x98>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a1e      	ldr	r2, [pc, #120]	; (80022b8 <HAL_DMA_Abort_IT+0xe0>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d012      	beq.n	800226a <HAL_DMA_Abort_IT+0x92>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a1c      	ldr	r2, [pc, #112]	; (80022bc <HAL_DMA_Abort_IT+0xe4>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d00a      	beq.n	8002264 <HAL_DMA_Abort_IT+0x8c>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a1b      	ldr	r2, [pc, #108]	; (80022c0 <HAL_DMA_Abort_IT+0xe8>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d102      	bne.n	800225e <HAL_DMA_Abort_IT+0x86>
 8002258:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800225c:	e00e      	b.n	800227c <HAL_DMA_Abort_IT+0xa4>
 800225e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002262:	e00b      	b.n	800227c <HAL_DMA_Abort_IT+0xa4>
 8002264:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002268:	e008      	b.n	800227c <HAL_DMA_Abort_IT+0xa4>
 800226a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800226e:	e005      	b.n	800227c <HAL_DMA_Abort_IT+0xa4>
 8002270:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002274:	e002      	b.n	800227c <HAL_DMA_Abort_IT+0xa4>
 8002276:	2310      	movs	r3, #16
 8002278:	e000      	b.n	800227c <HAL_DMA_Abort_IT+0xa4>
 800227a:	2301      	movs	r3, #1
 800227c:	4a11      	ldr	r2, [pc, #68]	; (80022c4 <HAL_DMA_Abort_IT+0xec>)
 800227e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002294:	2b00      	cmp	r3, #0
 8002296:	d003      	beq.n	80022a0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	4798      	blx	r3
    } 
  }
  return status;
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40020008 	.word	0x40020008
 80022b0:	4002001c 	.word	0x4002001c
 80022b4:	40020030 	.word	0x40020030
 80022b8:	40020044 	.word	0x40020044
 80022bc:	40020058 	.word	0x40020058
 80022c0:	4002006c 	.word	0x4002006c
 80022c4:	40020000 	.word	0x40020000

080022c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b08b      	sub	sp, #44	; 0x2c
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022d2:	2300      	movs	r3, #0
 80022d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022d6:	2300      	movs	r3, #0
 80022d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022da:	e161      	b.n	80025a0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022dc:	2201      	movs	r2, #1
 80022de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	69fa      	ldr	r2, [r7, #28]
 80022ec:	4013      	ands	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	f040 8150 	bne.w	800259a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	4a97      	ldr	r2, [pc, #604]	; (800255c <HAL_GPIO_Init+0x294>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d05e      	beq.n	80023c2 <HAL_GPIO_Init+0xfa>
 8002304:	4a95      	ldr	r2, [pc, #596]	; (800255c <HAL_GPIO_Init+0x294>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d875      	bhi.n	80023f6 <HAL_GPIO_Init+0x12e>
 800230a:	4a95      	ldr	r2, [pc, #596]	; (8002560 <HAL_GPIO_Init+0x298>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d058      	beq.n	80023c2 <HAL_GPIO_Init+0xfa>
 8002310:	4a93      	ldr	r2, [pc, #588]	; (8002560 <HAL_GPIO_Init+0x298>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d86f      	bhi.n	80023f6 <HAL_GPIO_Init+0x12e>
 8002316:	4a93      	ldr	r2, [pc, #588]	; (8002564 <HAL_GPIO_Init+0x29c>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d052      	beq.n	80023c2 <HAL_GPIO_Init+0xfa>
 800231c:	4a91      	ldr	r2, [pc, #580]	; (8002564 <HAL_GPIO_Init+0x29c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d869      	bhi.n	80023f6 <HAL_GPIO_Init+0x12e>
 8002322:	4a91      	ldr	r2, [pc, #580]	; (8002568 <HAL_GPIO_Init+0x2a0>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d04c      	beq.n	80023c2 <HAL_GPIO_Init+0xfa>
 8002328:	4a8f      	ldr	r2, [pc, #572]	; (8002568 <HAL_GPIO_Init+0x2a0>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d863      	bhi.n	80023f6 <HAL_GPIO_Init+0x12e>
 800232e:	4a8f      	ldr	r2, [pc, #572]	; (800256c <HAL_GPIO_Init+0x2a4>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d046      	beq.n	80023c2 <HAL_GPIO_Init+0xfa>
 8002334:	4a8d      	ldr	r2, [pc, #564]	; (800256c <HAL_GPIO_Init+0x2a4>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d85d      	bhi.n	80023f6 <HAL_GPIO_Init+0x12e>
 800233a:	2b12      	cmp	r3, #18
 800233c:	d82a      	bhi.n	8002394 <HAL_GPIO_Init+0xcc>
 800233e:	2b12      	cmp	r3, #18
 8002340:	d859      	bhi.n	80023f6 <HAL_GPIO_Init+0x12e>
 8002342:	a201      	add	r2, pc, #4	; (adr r2, 8002348 <HAL_GPIO_Init+0x80>)
 8002344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002348:	080023c3 	.word	0x080023c3
 800234c:	0800239d 	.word	0x0800239d
 8002350:	080023af 	.word	0x080023af
 8002354:	080023f1 	.word	0x080023f1
 8002358:	080023f7 	.word	0x080023f7
 800235c:	080023f7 	.word	0x080023f7
 8002360:	080023f7 	.word	0x080023f7
 8002364:	080023f7 	.word	0x080023f7
 8002368:	080023f7 	.word	0x080023f7
 800236c:	080023f7 	.word	0x080023f7
 8002370:	080023f7 	.word	0x080023f7
 8002374:	080023f7 	.word	0x080023f7
 8002378:	080023f7 	.word	0x080023f7
 800237c:	080023f7 	.word	0x080023f7
 8002380:	080023f7 	.word	0x080023f7
 8002384:	080023f7 	.word	0x080023f7
 8002388:	080023f7 	.word	0x080023f7
 800238c:	080023a5 	.word	0x080023a5
 8002390:	080023b9 	.word	0x080023b9
 8002394:	4a76      	ldr	r2, [pc, #472]	; (8002570 <HAL_GPIO_Init+0x2a8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d013      	beq.n	80023c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800239a:	e02c      	b.n	80023f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	623b      	str	r3, [r7, #32]
          break;
 80023a2:	e029      	b.n	80023f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	3304      	adds	r3, #4
 80023aa:	623b      	str	r3, [r7, #32]
          break;
 80023ac:	e024      	b.n	80023f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	3308      	adds	r3, #8
 80023b4:	623b      	str	r3, [r7, #32]
          break;
 80023b6:	e01f      	b.n	80023f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	330c      	adds	r3, #12
 80023be:	623b      	str	r3, [r7, #32]
          break;
 80023c0:	e01a      	b.n	80023f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d102      	bne.n	80023d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023ca:	2304      	movs	r3, #4
 80023cc:	623b      	str	r3, [r7, #32]
          break;
 80023ce:	e013      	b.n	80023f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d105      	bne.n	80023e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023d8:	2308      	movs	r3, #8
 80023da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	69fa      	ldr	r2, [r7, #28]
 80023e0:	611a      	str	r2, [r3, #16]
          break;
 80023e2:	e009      	b.n	80023f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023e4:	2308      	movs	r3, #8
 80023e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	615a      	str	r2, [r3, #20]
          break;
 80023ee:	e003      	b.n	80023f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023f0:	2300      	movs	r3, #0
 80023f2:	623b      	str	r3, [r7, #32]
          break;
 80023f4:	e000      	b.n	80023f8 <HAL_GPIO_Init+0x130>
          break;
 80023f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	2bff      	cmp	r3, #255	; 0xff
 80023fc:	d801      	bhi.n	8002402 <HAL_GPIO_Init+0x13a>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	e001      	b.n	8002406 <HAL_GPIO_Init+0x13e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	3304      	adds	r3, #4
 8002406:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	2bff      	cmp	r3, #255	; 0xff
 800240c:	d802      	bhi.n	8002414 <HAL_GPIO_Init+0x14c>
 800240e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	e002      	b.n	800241a <HAL_GPIO_Init+0x152>
 8002414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002416:	3b08      	subs	r3, #8
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	210f      	movs	r1, #15
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	fa01 f303 	lsl.w	r3, r1, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	401a      	ands	r2, r3
 800242c:	6a39      	ldr	r1, [r7, #32]
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	fa01 f303 	lsl.w	r3, r1, r3
 8002434:	431a      	orrs	r2, r3
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002442:	2b00      	cmp	r3, #0
 8002444:	f000 80a9 	beq.w	800259a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002448:	4b4a      	ldr	r3, [pc, #296]	; (8002574 <HAL_GPIO_Init+0x2ac>)
 800244a:	699b      	ldr	r3, [r3, #24]
 800244c:	4a49      	ldr	r2, [pc, #292]	; (8002574 <HAL_GPIO_Init+0x2ac>)
 800244e:	f043 0301 	orr.w	r3, r3, #1
 8002452:	6193      	str	r3, [r2, #24]
 8002454:	4b47      	ldr	r3, [pc, #284]	; (8002574 <HAL_GPIO_Init+0x2ac>)
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	60bb      	str	r3, [r7, #8]
 800245e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002460:	4a45      	ldr	r2, [pc, #276]	; (8002578 <HAL_GPIO_Init+0x2b0>)
 8002462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002464:	089b      	lsrs	r3, r3, #2
 8002466:	3302      	adds	r3, #2
 8002468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	f003 0303 	and.w	r3, r3, #3
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	220f      	movs	r2, #15
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	43db      	mvns	r3, r3
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	4013      	ands	r3, r2
 8002482:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a3d      	ldr	r2, [pc, #244]	; (800257c <HAL_GPIO_Init+0x2b4>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d00d      	beq.n	80024a8 <HAL_GPIO_Init+0x1e0>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a3c      	ldr	r2, [pc, #240]	; (8002580 <HAL_GPIO_Init+0x2b8>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d007      	beq.n	80024a4 <HAL_GPIO_Init+0x1dc>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a3b      	ldr	r2, [pc, #236]	; (8002584 <HAL_GPIO_Init+0x2bc>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d101      	bne.n	80024a0 <HAL_GPIO_Init+0x1d8>
 800249c:	2302      	movs	r3, #2
 800249e:	e004      	b.n	80024aa <HAL_GPIO_Init+0x1e2>
 80024a0:	2303      	movs	r3, #3
 80024a2:	e002      	b.n	80024aa <HAL_GPIO_Init+0x1e2>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e000      	b.n	80024aa <HAL_GPIO_Init+0x1e2>
 80024a8:	2300      	movs	r3, #0
 80024aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024ac:	f002 0203 	and.w	r2, r2, #3
 80024b0:	0092      	lsls	r2, r2, #2
 80024b2:	4093      	lsls	r3, r2
 80024b4:	68fa      	ldr	r2, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024ba:	492f      	ldr	r1, [pc, #188]	; (8002578 <HAL_GPIO_Init+0x2b0>)
 80024bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024be:	089b      	lsrs	r3, r3, #2
 80024c0:	3302      	adds	r3, #2
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d006      	beq.n	80024e2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024d4:	4b2c      	ldr	r3, [pc, #176]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	492b      	ldr	r1, [pc, #172]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	4313      	orrs	r3, r2
 80024de:	608b      	str	r3, [r1, #8]
 80024e0:	e006      	b.n	80024f0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024e2:	4b29      	ldr	r3, [pc, #164]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	43db      	mvns	r3, r3
 80024ea:	4927      	ldr	r1, [pc, #156]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d006      	beq.n	800250a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024fc:	4b22      	ldr	r3, [pc, #136]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 80024fe:	68da      	ldr	r2, [r3, #12]
 8002500:	4921      	ldr	r1, [pc, #132]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	60cb      	str	r3, [r1, #12]
 8002508:	e006      	b.n	8002518 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800250a:	4b1f      	ldr	r3, [pc, #124]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	43db      	mvns	r3, r3
 8002512:	491d      	ldr	r1, [pc, #116]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 8002514:	4013      	ands	r3, r2
 8002516:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d006      	beq.n	8002532 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002524:	4b18      	ldr	r3, [pc, #96]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	4917      	ldr	r1, [pc, #92]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	4313      	orrs	r3, r2
 800252e:	604b      	str	r3, [r1, #4]
 8002530:	e006      	b.n	8002540 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002532:	4b15      	ldr	r3, [pc, #84]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	43db      	mvns	r3, r3
 800253a:	4913      	ldr	r1, [pc, #76]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 800253c:	4013      	ands	r3, r2
 800253e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d01f      	beq.n	800258c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800254c:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	490d      	ldr	r1, [pc, #52]	; (8002588 <HAL_GPIO_Init+0x2c0>)
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	4313      	orrs	r3, r2
 8002556:	600b      	str	r3, [r1, #0]
 8002558:	e01f      	b.n	800259a <HAL_GPIO_Init+0x2d2>
 800255a:	bf00      	nop
 800255c:	10320000 	.word	0x10320000
 8002560:	10310000 	.word	0x10310000
 8002564:	10220000 	.word	0x10220000
 8002568:	10210000 	.word	0x10210000
 800256c:	10120000 	.word	0x10120000
 8002570:	10110000 	.word	0x10110000
 8002574:	40021000 	.word	0x40021000
 8002578:	40010000 	.word	0x40010000
 800257c:	40010800 	.word	0x40010800
 8002580:	40010c00 	.word	0x40010c00
 8002584:	40011000 	.word	0x40011000
 8002588:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800258c:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <HAL_GPIO_Init+0x2f4>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	43db      	mvns	r3, r3
 8002594:	4909      	ldr	r1, [pc, #36]	; (80025bc <HAL_GPIO_Init+0x2f4>)
 8002596:	4013      	ands	r3, r2
 8002598:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	3301      	adds	r3, #1
 800259e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a6:	fa22 f303 	lsr.w	r3, r2, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f47f ae96 	bne.w	80022dc <HAL_GPIO_Init+0x14>
  }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	372c      	adds	r7, #44	; 0x2c
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr
 80025bc:	40010400 	.word	0x40010400

080025c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	460b      	mov	r3, r1
 80025ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	887b      	ldrh	r3, [r7, #2]
 80025d2:	4013      	ands	r3, r2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
 80025dc:	e001      	b.n	80025e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025de:	2300      	movs	r3, #0
 80025e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr

080025ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
 80025f6:	460b      	mov	r3, r1
 80025f8:	807b      	strh	r3, [r7, #2]
 80025fa:	4613      	mov	r3, r2
 80025fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025fe:	787b      	ldrb	r3, [r7, #1]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002604:	887a      	ldrh	r2, [r7, #2]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800260a:	e003      	b.n	8002614 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800260c:	887b      	ldrh	r3, [r7, #2]
 800260e:	041a      	lsls	r2, r3, #16
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	611a      	str	r2, [r3, #16]
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr

0800261e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800261e:	b480      	push	{r7}
 8002620:	b085      	sub	sp, #20
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
 8002626:	460b      	mov	r3, r1
 8002628:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002630:	887a      	ldrh	r2, [r7, #2]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4013      	ands	r3, r2
 8002636:	041a      	lsls	r2, r3, #16
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	43d9      	mvns	r1, r3
 800263c:	887b      	ldrh	r3, [r7, #2]
 800263e:	400b      	ands	r3, r1
 8002640:	431a      	orrs	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	611a      	str	r2, [r3, #16]
}
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800265a:	4b08      	ldr	r3, [pc, #32]	; (800267c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800265c:	695a      	ldr	r2, [r3, #20]
 800265e:	88fb      	ldrh	r3, [r7, #6]
 8002660:	4013      	ands	r3, r2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d006      	beq.n	8002674 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002666:	4a05      	ldr	r2, [pc, #20]	; (800267c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800266c:	88fb      	ldrh	r3, [r7, #6]
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fc7c 	bl	8000f6c <HAL_GPIO_EXTI_Callback>
  }
}
 8002674:	bf00      	nop
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40010400 	.word	0x40010400

08002680 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e272      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	f000 8087 	beq.w	80027ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026a0:	4b92      	ldr	r3, [pc, #584]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 030c 	and.w	r3, r3, #12
 80026a8:	2b04      	cmp	r3, #4
 80026aa:	d00c      	beq.n	80026c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026ac:	4b8f      	ldr	r3, [pc, #572]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 030c 	and.w	r3, r3, #12
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	d112      	bne.n	80026de <HAL_RCC_OscConfig+0x5e>
 80026b8:	4b8c      	ldr	r3, [pc, #560]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026c4:	d10b      	bne.n	80026de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c6:	4b89      	ldr	r3, [pc, #548]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d06c      	beq.n	80027ac <HAL_RCC_OscConfig+0x12c>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d168      	bne.n	80027ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e24c      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026e6:	d106      	bne.n	80026f6 <HAL_RCC_OscConfig+0x76>
 80026e8:	4b80      	ldr	r3, [pc, #512]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a7f      	ldr	r2, [pc, #508]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80026ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026f2:	6013      	str	r3, [r2, #0]
 80026f4:	e02e      	b.n	8002754 <HAL_RCC_OscConfig+0xd4>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10c      	bne.n	8002718 <HAL_RCC_OscConfig+0x98>
 80026fe:	4b7b      	ldr	r3, [pc, #492]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a7a      	ldr	r2, [pc, #488]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002704:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	4b78      	ldr	r3, [pc, #480]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a77      	ldr	r2, [pc, #476]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002710:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	e01d      	b.n	8002754 <HAL_RCC_OscConfig+0xd4>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002720:	d10c      	bne.n	800273c <HAL_RCC_OscConfig+0xbc>
 8002722:	4b72      	ldr	r3, [pc, #456]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a71      	ldr	r2, [pc, #452]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002728:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800272c:	6013      	str	r3, [r2, #0]
 800272e:	4b6f      	ldr	r3, [pc, #444]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a6e      	ldr	r2, [pc, #440]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	e00b      	b.n	8002754 <HAL_RCC_OscConfig+0xd4>
 800273c:	4b6b      	ldr	r3, [pc, #428]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a6a      	ldr	r2, [pc, #424]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002742:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002746:	6013      	str	r3, [r2, #0]
 8002748:	4b68      	ldr	r3, [pc, #416]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a67      	ldr	r2, [pc, #412]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 800274e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002752:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d013      	beq.n	8002784 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275c:	f7fe feec 	bl	8001538 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002764:	f7fe fee8 	bl	8001538 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b64      	cmp	r3, #100	; 0x64
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e200      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002776:	4b5d      	ldr	r3, [pc, #372]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0f0      	beq.n	8002764 <HAL_RCC_OscConfig+0xe4>
 8002782:	e014      	b.n	80027ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002784:	f7fe fed8 	bl	8001538 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800278c:	f7fe fed4 	bl	8001538 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b64      	cmp	r3, #100	; 0x64
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e1ec      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800279e:	4b53      	ldr	r3, [pc, #332]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1f0      	bne.n	800278c <HAL_RCC_OscConfig+0x10c>
 80027aa:	e000      	b.n	80027ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d063      	beq.n	8002882 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027ba:	4b4c      	ldr	r3, [pc, #304]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f003 030c 	and.w	r3, r3, #12
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00b      	beq.n	80027de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027c6:	4b49      	ldr	r3, [pc, #292]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f003 030c 	and.w	r3, r3, #12
 80027ce:	2b08      	cmp	r3, #8
 80027d0:	d11c      	bne.n	800280c <HAL_RCC_OscConfig+0x18c>
 80027d2:	4b46      	ldr	r3, [pc, #280]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d116      	bne.n	800280c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027de:	4b43      	ldr	r3, [pc, #268]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d005      	beq.n	80027f6 <HAL_RCC_OscConfig+0x176>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d001      	beq.n	80027f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e1c0      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f6:	4b3d      	ldr	r3, [pc, #244]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	4939      	ldr	r1, [pc, #228]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002806:	4313      	orrs	r3, r2
 8002808:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800280a:	e03a      	b.n	8002882 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d020      	beq.n	8002856 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002814:	4b36      	ldr	r3, [pc, #216]	; (80028f0 <HAL_RCC_OscConfig+0x270>)
 8002816:	2201      	movs	r2, #1
 8002818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281a:	f7fe fe8d 	bl	8001538 <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002820:	e008      	b.n	8002834 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002822:	f7fe fe89 	bl	8001538 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e1a1      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002834:	4b2d      	ldr	r3, [pc, #180]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0f0      	beq.n	8002822 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002840:	4b2a      	ldr	r3, [pc, #168]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	695b      	ldr	r3, [r3, #20]
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	4927      	ldr	r1, [pc, #156]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002850:	4313      	orrs	r3, r2
 8002852:	600b      	str	r3, [r1, #0]
 8002854:	e015      	b.n	8002882 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002856:	4b26      	ldr	r3, [pc, #152]	; (80028f0 <HAL_RCC_OscConfig+0x270>)
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285c:	f7fe fe6c 	bl	8001538 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002864:	f7fe fe68 	bl	8001538 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e180      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002876:	4b1d      	ldr	r3, [pc, #116]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f0      	bne.n	8002864 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0308 	and.w	r3, r3, #8
 800288a:	2b00      	cmp	r3, #0
 800288c:	d03a      	beq.n	8002904 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d019      	beq.n	80028ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002896:	4b17      	ldr	r3, [pc, #92]	; (80028f4 <HAL_RCC_OscConfig+0x274>)
 8002898:	2201      	movs	r2, #1
 800289a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800289c:	f7fe fe4c 	bl	8001538 <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a4:	f7fe fe48 	bl	8001538 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e160      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028b6:	4b0d      	ldr	r3, [pc, #52]	; (80028ec <HAL_RCC_OscConfig+0x26c>)
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028c2:	2001      	movs	r0, #1
 80028c4:	f000 face 	bl	8002e64 <RCC_Delay>
 80028c8:	e01c      	b.n	8002904 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ca:	4b0a      	ldr	r3, [pc, #40]	; (80028f4 <HAL_RCC_OscConfig+0x274>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d0:	f7fe fe32 	bl	8001538 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028d6:	e00f      	b.n	80028f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028d8:	f7fe fe2e 	bl	8001538 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d908      	bls.n	80028f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e146      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
 80028ea:	bf00      	nop
 80028ec:	40021000 	.word	0x40021000
 80028f0:	42420000 	.word	0x42420000
 80028f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f8:	4b92      	ldr	r3, [pc, #584]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80028fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1e9      	bne.n	80028d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	f000 80a6 	beq.w	8002a5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002912:	2300      	movs	r3, #0
 8002914:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002916:	4b8b      	ldr	r3, [pc, #556]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10d      	bne.n	800293e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002922:	4b88      	ldr	r3, [pc, #544]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	4a87      	ldr	r2, [pc, #540]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800292c:	61d3      	str	r3, [r2, #28]
 800292e:	4b85      	ldr	r3, [pc, #532]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002936:	60bb      	str	r3, [r7, #8]
 8002938:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800293a:	2301      	movs	r3, #1
 800293c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800293e:	4b82      	ldr	r3, [pc, #520]	; (8002b48 <HAL_RCC_OscConfig+0x4c8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002946:	2b00      	cmp	r3, #0
 8002948:	d118      	bne.n	800297c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800294a:	4b7f      	ldr	r3, [pc, #508]	; (8002b48 <HAL_RCC_OscConfig+0x4c8>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a7e      	ldr	r2, [pc, #504]	; (8002b48 <HAL_RCC_OscConfig+0x4c8>)
 8002950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002954:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002956:	f7fe fdef 	bl	8001538 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800295e:	f7fe fdeb 	bl	8001538 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b64      	cmp	r3, #100	; 0x64
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e103      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002970:	4b75      	ldr	r3, [pc, #468]	; (8002b48 <HAL_RCC_OscConfig+0x4c8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d106      	bne.n	8002992 <HAL_RCC_OscConfig+0x312>
 8002984:	4b6f      	ldr	r3, [pc, #444]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	4a6e      	ldr	r2, [pc, #440]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	6213      	str	r3, [r2, #32]
 8002990:	e02d      	b.n	80029ee <HAL_RCC_OscConfig+0x36e>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10c      	bne.n	80029b4 <HAL_RCC_OscConfig+0x334>
 800299a:	4b6a      	ldr	r3, [pc, #424]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	4a69      	ldr	r2, [pc, #420]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029a0:	f023 0301 	bic.w	r3, r3, #1
 80029a4:	6213      	str	r3, [r2, #32]
 80029a6:	4b67      	ldr	r3, [pc, #412]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	4a66      	ldr	r2, [pc, #408]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029ac:	f023 0304 	bic.w	r3, r3, #4
 80029b0:	6213      	str	r3, [r2, #32]
 80029b2:	e01c      	b.n	80029ee <HAL_RCC_OscConfig+0x36e>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	2b05      	cmp	r3, #5
 80029ba:	d10c      	bne.n	80029d6 <HAL_RCC_OscConfig+0x356>
 80029bc:	4b61      	ldr	r3, [pc, #388]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	4a60      	ldr	r2, [pc, #384]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029c2:	f043 0304 	orr.w	r3, r3, #4
 80029c6:	6213      	str	r3, [r2, #32]
 80029c8:	4b5e      	ldr	r3, [pc, #376]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	4a5d      	ldr	r2, [pc, #372]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029ce:	f043 0301 	orr.w	r3, r3, #1
 80029d2:	6213      	str	r3, [r2, #32]
 80029d4:	e00b      	b.n	80029ee <HAL_RCC_OscConfig+0x36e>
 80029d6:	4b5b      	ldr	r3, [pc, #364]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	4a5a      	ldr	r2, [pc, #360]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029dc:	f023 0301 	bic.w	r3, r3, #1
 80029e0:	6213      	str	r3, [r2, #32]
 80029e2:	4b58      	ldr	r3, [pc, #352]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	4a57      	ldr	r2, [pc, #348]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 80029e8:	f023 0304 	bic.w	r3, r3, #4
 80029ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d015      	beq.n	8002a22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f6:	f7fe fd9f 	bl	8001538 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029fc:	e00a      	b.n	8002a14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fe:	f7fe fd9b 	bl	8001538 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e0b1      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a14:	4b4b      	ldr	r3, [pc, #300]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002a16:	6a1b      	ldr	r3, [r3, #32]
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0ee      	beq.n	80029fe <HAL_RCC_OscConfig+0x37e>
 8002a20:	e014      	b.n	8002a4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a22:	f7fe fd89 	bl	8001538 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a28:	e00a      	b.n	8002a40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a2a:	f7fe fd85 	bl	8001538 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d901      	bls.n	8002a40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	e09b      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a40:	4b40      	ldr	r3, [pc, #256]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002a42:	6a1b      	ldr	r3, [r3, #32]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1ee      	bne.n	8002a2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a4c:	7dfb      	ldrb	r3, [r7, #23]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d105      	bne.n	8002a5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a52:	4b3c      	ldr	r3, [pc, #240]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	4a3b      	ldr	r2, [pc, #236]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002a58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f000 8087 	beq.w	8002b76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a68:	4b36      	ldr	r3, [pc, #216]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 030c 	and.w	r3, r3, #12
 8002a70:	2b08      	cmp	r3, #8
 8002a72:	d061      	beq.n	8002b38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	69db      	ldr	r3, [r3, #28]
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d146      	bne.n	8002b0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a7c:	4b33      	ldr	r3, [pc, #204]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a82:	f7fe fd59 	bl	8001538 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a88:	e008      	b.n	8002a9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a8a:	f7fe fd55 	bl	8001538 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d901      	bls.n	8002a9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e06d      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a9c:	4b29      	ldr	r3, [pc, #164]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d1f0      	bne.n	8002a8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab0:	d108      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ab2:	4b24      	ldr	r3, [pc, #144]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	4921      	ldr	r1, [pc, #132]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ac4:	4b1f      	ldr	r3, [pc, #124]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a19      	ldr	r1, [r3, #32]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad4:	430b      	orrs	r3, r1
 8002ad6:	491b      	ldr	r1, [pc, #108]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fd29 	bl	8001538 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aea:	f7fe fd25 	bl	8001538 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e03d      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002afc:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d0f0      	beq.n	8002aea <HAL_RCC_OscConfig+0x46a>
 8002b08:	e035      	b.n	8002b76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0a:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <HAL_RCC_OscConfig+0x4cc>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b10:	f7fe fd12 	bl	8001538 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b18:	f7fe fd0e 	bl	8001538 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e026      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b2a:	4b06      	ldr	r3, [pc, #24]	; (8002b44 <HAL_RCC_OscConfig+0x4c4>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0x498>
 8002b36:	e01e      	b.n	8002b76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	69db      	ldr	r3, [r3, #28]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d107      	bne.n	8002b50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e019      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
 8002b44:	40021000 	.word	0x40021000
 8002b48:	40007000 	.word	0x40007000
 8002b4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b50:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <HAL_RCC_OscConfig+0x500>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a1b      	ldr	r3, [r3, #32]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d106      	bne.n	8002b72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d001      	beq.n	8002b76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40021000 	.word	0x40021000

08002b84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e0d0      	b.n	8002d3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b98:	4b6a      	ldr	r3, [pc, #424]	; (8002d44 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d910      	bls.n	8002bc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ba6:	4b67      	ldr	r3, [pc, #412]	; (8002d44 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f023 0207 	bic.w	r2, r3, #7
 8002bae:	4965      	ldr	r1, [pc, #404]	; (8002d44 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bb6:	4b63      	ldr	r3, [pc, #396]	; (8002d44 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d001      	beq.n	8002bc8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e0b8      	b.n	8002d3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d020      	beq.n	8002c16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002be0:	4b59      	ldr	r3, [pc, #356]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	4a58      	ldr	r2, [pc, #352]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002be6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0308 	and.w	r3, r3, #8
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d005      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bf8:	4b53      	ldr	r3, [pc, #332]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	4a52      	ldr	r2, [pc, #328]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002c02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c04:	4b50      	ldr	r3, [pc, #320]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	494d      	ldr	r1, [pc, #308]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d040      	beq.n	8002ca4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d107      	bne.n	8002c3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c2a:	4b47      	ldr	r3, [pc, #284]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d115      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e07f      	b.n	8002d3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d107      	bne.n	8002c52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c42:	4b41      	ldr	r3, [pc, #260]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d109      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e073      	b.n	8002d3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c52:	4b3d      	ldr	r3, [pc, #244]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e06b      	b.n	8002d3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c62:	4b39      	ldr	r3, [pc, #228]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f023 0203 	bic.w	r2, r3, #3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	4936      	ldr	r1, [pc, #216]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c74:	f7fe fc60 	bl	8001538 <HAL_GetTick>
 8002c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7a:	e00a      	b.n	8002c92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c7c:	f7fe fc5c 	bl	8001538 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e053      	b.n	8002d3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c92:	4b2d      	ldr	r3, [pc, #180]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f003 020c 	and.w	r2, r3, #12
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d1eb      	bne.n	8002c7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ca4:	4b27      	ldr	r3, [pc, #156]	; (8002d44 <HAL_RCC_ClockConfig+0x1c0>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0307 	and.w	r3, r3, #7
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d210      	bcs.n	8002cd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cb2:	4b24      	ldr	r3, [pc, #144]	; (8002d44 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f023 0207 	bic.w	r2, r3, #7
 8002cba:	4922      	ldr	r1, [pc, #136]	; (8002d44 <HAL_RCC_ClockConfig+0x1c0>)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc2:	4b20      	ldr	r3, [pc, #128]	; (8002d44 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0307 	and.w	r3, r3, #7
 8002cca:	683a      	ldr	r2, [r7, #0]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d001      	beq.n	8002cd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e032      	b.n	8002d3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d008      	beq.n	8002cf2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ce0:	4b19      	ldr	r3, [pc, #100]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	4916      	ldr	r1, [pc, #88]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0308 	and.w	r3, r3, #8
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d009      	beq.n	8002d12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cfe:	4b12      	ldr	r3, [pc, #72]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	490e      	ldr	r1, [pc, #56]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d12:	f000 f821 	bl	8002d58 <HAL_RCC_GetSysClockFreq>
 8002d16:	4602      	mov	r2, r0
 8002d18:	4b0b      	ldr	r3, [pc, #44]	; (8002d48 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	091b      	lsrs	r3, r3, #4
 8002d1e:	f003 030f 	and.w	r3, r3, #15
 8002d22:	490a      	ldr	r1, [pc, #40]	; (8002d4c <HAL_RCC_ClockConfig+0x1c8>)
 8002d24:	5ccb      	ldrb	r3, [r1, r3]
 8002d26:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2a:	4a09      	ldr	r2, [pc, #36]	; (8002d50 <HAL_RCC_ClockConfig+0x1cc>)
 8002d2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d2e:	4b09      	ldr	r3, [pc, #36]	; (8002d54 <HAL_RCC_ClockConfig+0x1d0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe fbbe 	bl	80014b4 <HAL_InitTick>

  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	40022000 	.word	0x40022000
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	08006ba4 	.word	0x08006ba4
 8002d50:	20000000 	.word	0x20000000
 8002d54:	20000004 	.word	0x20000004

08002d58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b087      	sub	sp, #28
 8002d5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60fb      	str	r3, [r7, #12]
 8002d62:	2300      	movs	r3, #0
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	2300      	movs	r3, #0
 8002d68:	617b      	str	r3, [r7, #20]
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d72:	4b1e      	ldr	r3, [pc, #120]	; (8002dec <HAL_RCC_GetSysClockFreq+0x94>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f003 030c 	and.w	r3, r3, #12
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d002      	beq.n	8002d88 <HAL_RCC_GetSysClockFreq+0x30>
 8002d82:	2b08      	cmp	r3, #8
 8002d84:	d003      	beq.n	8002d8e <HAL_RCC_GetSysClockFreq+0x36>
 8002d86:	e027      	b.n	8002dd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d88:	4b19      	ldr	r3, [pc, #100]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d8a:	613b      	str	r3, [r7, #16]
      break;
 8002d8c:	e027      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	0c9b      	lsrs	r3, r3, #18
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	4a17      	ldr	r2, [pc, #92]	; (8002df4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d98:	5cd3      	ldrb	r3, [r2, r3]
 8002d9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d010      	beq.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002da6:	4b11      	ldr	r3, [pc, #68]	; (8002dec <HAL_RCC_GetSysClockFreq+0x94>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	0c5b      	lsrs	r3, r3, #17
 8002dac:	f003 0301 	and.w	r3, r3, #1
 8002db0:	4a11      	ldr	r2, [pc, #68]	; (8002df8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002db2:	5cd3      	ldrb	r3, [r2, r3]
 8002db4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a0d      	ldr	r2, [pc, #52]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dba:	fb03 f202 	mul.w	r2, r3, r2
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc4:	617b      	str	r3, [r7, #20]
 8002dc6:	e004      	b.n	8002dd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a0c      	ldr	r2, [pc, #48]	; (8002dfc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002dcc:	fb02 f303 	mul.w	r3, r2, r3
 8002dd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	613b      	str	r3, [r7, #16]
      break;
 8002dd6:	e002      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dd8:	4b05      	ldr	r3, [pc, #20]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dda:	613b      	str	r3, [r7, #16]
      break;
 8002ddc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dde:	693b      	ldr	r3, [r7, #16]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	371c      	adds	r7, #28
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	40021000 	.word	0x40021000
 8002df0:	007a1200 	.word	0x007a1200
 8002df4:	08006bbc 	.word	0x08006bbc
 8002df8:	08006bcc 	.word	0x08006bcc
 8002dfc:	003d0900 	.word	0x003d0900

08002e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e04:	4b02      	ldr	r3, [pc, #8]	; (8002e10 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e06:	681b      	ldr	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr
 8002e10:	20000000 	.word	0x20000000

08002e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e18:	f7ff fff2 	bl	8002e00 <HAL_RCC_GetHCLKFreq>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	4b05      	ldr	r3, [pc, #20]	; (8002e34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	0a1b      	lsrs	r3, r3, #8
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	4903      	ldr	r1, [pc, #12]	; (8002e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e2a:	5ccb      	ldrb	r3, [r1, r3]
 8002e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40021000 	.word	0x40021000
 8002e38:	08006bb4 	.word	0x08006bb4

08002e3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e40:	f7ff ffde 	bl	8002e00 <HAL_RCC_GetHCLKFreq>
 8002e44:	4602      	mov	r2, r0
 8002e46:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	0adb      	lsrs	r3, r3, #11
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	4903      	ldr	r1, [pc, #12]	; (8002e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e52:	5ccb      	ldrb	r3, [r1, r3]
 8002e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	08006bb4 	.word	0x08006bb4

08002e64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e6c:	4b0a      	ldr	r3, [pc, #40]	; (8002e98 <RCC_Delay+0x34>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a0a      	ldr	r2, [pc, #40]	; (8002e9c <RCC_Delay+0x38>)
 8002e72:	fba2 2303 	umull	r2, r3, r2, r3
 8002e76:	0a5b      	lsrs	r3, r3, #9
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	fb02 f303 	mul.w	r3, r2, r3
 8002e7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e80:	bf00      	nop
  }
  while (Delay --);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	1e5a      	subs	r2, r3, #1
 8002e86:	60fa      	str	r2, [r7, #12]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1f9      	bne.n	8002e80 <RCC_Delay+0x1c>
}
 8002e8c:	bf00      	nop
 8002e8e:	bf00      	nop
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bc80      	pop	{r7}
 8002e96:	4770      	bx	lr
 8002e98:	20000000 	.word	0x20000000
 8002e9c:	10624dd3 	.word	0x10624dd3

08002ea0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	613b      	str	r3, [r7, #16]
 8002eac:	2300      	movs	r3, #0
 8002eae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d07d      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ec0:	4b4f      	ldr	r3, [pc, #316]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10d      	bne.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ecc:	4b4c      	ldr	r3, [pc, #304]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ece:	69db      	ldr	r3, [r3, #28]
 8002ed0:	4a4b      	ldr	r2, [pc, #300]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed6:	61d3      	str	r3, [r2, #28]
 8002ed8:	4b49      	ldr	r3, [pc, #292]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eda:	69db      	ldr	r3, [r3, #28]
 8002edc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee0:	60bb      	str	r3, [r7, #8]
 8002ee2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee8:	4b46      	ldr	r3, [pc, #280]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d118      	bne.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ef4:	4b43      	ldr	r3, [pc, #268]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a42      	ldr	r2, [pc, #264]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002efa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002efe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f00:	f7fe fb1a 	bl	8001538 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f06:	e008      	b.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f08:	f7fe fb16 	bl	8001538 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b64      	cmp	r3, #100	; 0x64
 8002f14:	d901      	bls.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e06d      	b.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1a:	4b3a      	ldr	r3, [pc, #232]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0f0      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f26:	4b36      	ldr	r3, [pc, #216]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f2e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d02e      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d027      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f44:	4b2e      	ldr	r3, [pc, #184]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f4c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f4e:	4b2e      	ldr	r3, [pc, #184]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f50:	2201      	movs	r2, #1
 8002f52:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f54:	4b2c      	ldr	r3, [pc, #176]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f5a:	4a29      	ldr	r2, [pc, #164]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d014      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f6a:	f7fe fae5 	bl	8001538 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f70:	e00a      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f72:	f7fe fae1 	bl	8001538 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e036      	b.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f88:	4b1d      	ldr	r3, [pc, #116]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d0ee      	beq.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f94:	4b1a      	ldr	r3, [pc, #104]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	4917      	ldr	r1, [pc, #92]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fa6:	7dfb      	ldrb	r3, [r7, #23]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d105      	bne.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fac:	4b14      	ldr	r3, [pc, #80]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	4a13      	ldr	r2, [pc, #76]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fb6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d008      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fc4:	4b0e      	ldr	r3, [pc, #56]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	490b      	ldr	r1, [pc, #44]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d008      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fe2:	4b07      	ldr	r3, [pc, #28]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	4904      	ldr	r1, [pc, #16]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40021000 	.word	0x40021000
 8003004:	40007000 	.word	0x40007000
 8003008:	42420440 	.word	0x42420440

0800300c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	2300      	movs	r3, #0
 800301a:	61fb      	str	r3, [r7, #28]
 800301c:	2300      	movs	r3, #0
 800301e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003020:	2300      	movs	r3, #0
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	2300      	movs	r3, #0
 8003026:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b10      	cmp	r3, #16
 800302c:	d00a      	beq.n	8003044 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b10      	cmp	r3, #16
 8003032:	f200 808a 	bhi.w	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d045      	beq.n	80030c8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b02      	cmp	r3, #2
 8003040:	d075      	beq.n	800312e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003042:	e082      	b.n	800314a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003044:	4b46      	ldr	r3, [pc, #280]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800304a:	4b45      	ldr	r3, [pc, #276]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d07b      	beq.n	800314e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	0c9b      	lsrs	r3, r3, #18
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	4a41      	ldr	r2, [pc, #260]	; (8003164 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003060:	5cd3      	ldrb	r3, [r2, r3]
 8003062:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d015      	beq.n	800309a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800306e:	4b3c      	ldr	r3, [pc, #240]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	0c5b      	lsrs	r3, r3, #17
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	4a3b      	ldr	r2, [pc, #236]	; (8003168 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800307a:	5cd3      	ldrb	r3, [r2, r3]
 800307c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00d      	beq.n	80030a4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003088:	4a38      	ldr	r2, [pc, #224]	; (800316c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	fb02 f303 	mul.w	r3, r2, r3
 8003096:	61fb      	str	r3, [r7, #28]
 8003098:	e004      	b.n	80030a4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	4a34      	ldr	r2, [pc, #208]	; (8003170 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800309e:	fb02 f303 	mul.w	r3, r2, r3
 80030a2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80030a4:	4b2e      	ldr	r3, [pc, #184]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030b0:	d102      	bne.n	80030b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	61bb      	str	r3, [r7, #24]
      break;
 80030b6:	e04a      	b.n	800314e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	4a2d      	ldr	r2, [pc, #180]	; (8003174 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80030be:	fba2 2303 	umull	r2, r3, r2, r3
 80030c2:	085b      	lsrs	r3, r3, #1
 80030c4:	61bb      	str	r3, [r7, #24]
      break;
 80030c6:	e042      	b.n	800314e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80030c8:	4b25      	ldr	r3, [pc, #148]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030d8:	d108      	bne.n	80030ec <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80030e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030e8:	61bb      	str	r3, [r7, #24]
 80030ea:	e01f      	b.n	800312c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030f6:	d109      	bne.n	800310c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80030f8:	4b19      	ldr	r3, [pc, #100]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80030fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003104:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003108:	61bb      	str	r3, [r7, #24]
 800310a:	e00f      	b.n	800312c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003112:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003116:	d11c      	bne.n	8003152 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003118:	4b11      	ldr	r3, [pc, #68]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d016      	beq.n	8003152 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003124:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003128:	61bb      	str	r3, [r7, #24]
      break;
 800312a:	e012      	b.n	8003152 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800312c:	e011      	b.n	8003152 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800312e:	f7ff fe85 	bl	8002e3c <HAL_RCC_GetPCLK2Freq>
 8003132:	4602      	mov	r2, r0
 8003134:	4b0a      	ldr	r3, [pc, #40]	; (8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	0b9b      	lsrs	r3, r3, #14
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	3301      	adds	r3, #1
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	fbb2 f3f3 	udiv	r3, r2, r3
 8003146:	61bb      	str	r3, [r7, #24]
      break;
 8003148:	e004      	b.n	8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800314a:	bf00      	nop
 800314c:	e002      	b.n	8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800314e:	bf00      	nop
 8003150:	e000      	b.n	8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003152:	bf00      	nop
    }
  }
  return (frequency);
 8003154:	69bb      	ldr	r3, [r7, #24]
}
 8003156:	4618      	mov	r0, r3
 8003158:	3720      	adds	r7, #32
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	40021000 	.word	0x40021000
 8003164:	08006bd0 	.word	0x08006bd0
 8003168:	08006be0 	.word	0x08006be0
 800316c:	007a1200 	.word	0x007a1200
 8003170:	003d0900 	.word	0x003d0900
 8003174:	aaaaaaab 	.word	0xaaaaaaab

08003178 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e042      	b.n	8003210 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d106      	bne.n	80031a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7fd fff8 	bl	8001194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2224      	movs	r2, #36	; 0x24
 80031a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f000 fdc5 	bl	8003d4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	691a      	ldr	r2, [r3, #16]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	695a      	ldr	r2, [r3, #20]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68da      	ldr	r2, [r3, #12]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2220      	movs	r2, #32
 80031fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2220      	movs	r2, #32
 8003204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08a      	sub	sp, #40	; 0x28
 800321c:	af02      	add	r7, sp, #8
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	603b      	str	r3, [r7, #0]
 8003224:	4613      	mov	r3, r2
 8003226:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003228:	2300      	movs	r3, #0
 800322a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b20      	cmp	r3, #32
 8003236:	d16d      	bne.n	8003314 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <HAL_UART_Transmit+0x2c>
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e066      	b.n	8003316 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2221      	movs	r2, #33	; 0x21
 8003252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003256:	f7fe f96f 	bl	8001538 <HAL_GetTick>
 800325a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	88fa      	ldrh	r2, [r7, #6]
 8003260:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	88fa      	ldrh	r2, [r7, #6]
 8003266:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003270:	d108      	bne.n	8003284 <HAL_UART_Transmit+0x6c>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d104      	bne.n	8003284 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800327a:	2300      	movs	r3, #0
 800327c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	61bb      	str	r3, [r7, #24]
 8003282:	e003      	b.n	800328c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003288:	2300      	movs	r3, #0
 800328a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800328c:	e02a      	b.n	80032e4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	2200      	movs	r2, #0
 8003296:	2180      	movs	r1, #128	; 0x80
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 fb14 	bl	80038c6 <UART_WaitOnFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e036      	b.n	8003316 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10b      	bne.n	80032c6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	461a      	mov	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	3302      	adds	r3, #2
 80032c2:	61bb      	str	r3, [r7, #24]
 80032c4:	e007      	b.n	80032d6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	781a      	ldrb	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	3301      	adds	r3, #1
 80032d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032da:	b29b      	uxth	r3, r3
 80032dc:	3b01      	subs	r3, #1
 80032de:	b29a      	uxth	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1cf      	bne.n	800328e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	2200      	movs	r2, #0
 80032f6:	2140      	movs	r1, #64	; 0x40
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 fae4 	bl	80038c6 <UART_WaitOnFlagUntilTimeout>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e006      	b.n	8003316 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2220      	movs	r2, #32
 800330c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003310:	2300      	movs	r3, #0
 8003312:	e000      	b.n	8003316 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003314:	2302      	movs	r3, #2
  }
}
 8003316:	4618      	mov	r0, r3
 8003318:	3720      	adds	r7, #32
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b084      	sub	sp, #16
 8003322:	af00      	add	r7, sp, #0
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	4613      	mov	r3, r2
 800332a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b20      	cmp	r3, #32
 8003336:	d112      	bne.n	800335e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_UART_Receive_IT+0x26>
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e00b      	b.n	8003360 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	461a      	mov	r2, r3
 8003352:	68b9      	ldr	r1, [r7, #8]
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f000 fb24 	bl	80039a2 <UART_Start_Receive_IT>
 800335a:	4603      	mov	r3, r0
 800335c:	e000      	b.n	8003360 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800335e:	2302      	movs	r3, #2
  }
}
 8003360:	4618      	mov	r0, r3
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b0ba      	sub	sp, #232	; 0xe8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800338e:	2300      	movs	r3, #0
 8003390:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003394:	2300      	movs	r3, #0
 8003396:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800339a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800339e:	f003 030f 	and.w	r3, r3, #15
 80033a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80033a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10f      	bne.n	80033ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033b2:	f003 0320 	and.w	r3, r3, #32
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d009      	beq.n	80033ce <HAL_UART_IRQHandler+0x66>
 80033ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033be:	f003 0320 	and.w	r3, r3, #32
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 fc01 	bl	8003bce <UART_Receive_IT>
      return;
 80033cc:	e25b      	b.n	8003886 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80033ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 80de 	beq.w	8003594 <HAL_UART_IRQHandler+0x22c>
 80033d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d106      	bne.n	80033f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033e8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	f000 80d1 	beq.w	8003594 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00b      	beq.n	8003416 <HAL_UART_IRQHandler+0xae>
 80033fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003406:	2b00      	cmp	r3, #0
 8003408:	d005      	beq.n	8003416 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340e:	f043 0201 	orr.w	r2, r3, #1
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00b      	beq.n	800343a <HAL_UART_IRQHandler+0xd2>
 8003422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d005      	beq.n	800343a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003432:	f043 0202 	orr.w	r2, r3, #2
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800343a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00b      	beq.n	800345e <HAL_UART_IRQHandler+0xf6>
 8003446:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d005      	beq.n	800345e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003456:	f043 0204 	orr.w	r2, r3, #4
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800345e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003462:	f003 0308 	and.w	r3, r3, #8
 8003466:	2b00      	cmp	r3, #0
 8003468:	d011      	beq.n	800348e <HAL_UART_IRQHandler+0x126>
 800346a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800346e:	f003 0320 	and.w	r3, r3, #32
 8003472:	2b00      	cmp	r3, #0
 8003474:	d105      	bne.n	8003482 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	d005      	beq.n	800348e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003486:	f043 0208 	orr.w	r2, r3, #8
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 81f2 	beq.w	800387c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800349c:	f003 0320 	and.w	r3, r3, #32
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d008      	beq.n	80034b6 <HAL_UART_IRQHandler+0x14e>
 80034a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034a8:	f003 0320 	and.w	r3, r3, #32
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d002      	beq.n	80034b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f000 fb8c 	bl	8003bce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	695b      	ldr	r3, [r3, #20]
 80034bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	bf14      	ite	ne
 80034c4:	2301      	movne	r3, #1
 80034c6:	2300      	moveq	r3, #0
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d103      	bne.n	80034e2 <HAL_UART_IRQHandler+0x17a>
 80034da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d04f      	beq.n	8003582 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 fa96 	bl	8003a14 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d041      	beq.n	800357a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	3314      	adds	r3, #20
 80034fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003500:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003504:	e853 3f00 	ldrex	r3, [r3]
 8003508:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800350c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003510:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003514:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	3314      	adds	r3, #20
 800351e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003522:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003526:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800352a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800352e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003532:	e841 2300 	strex	r3, r2, [r1]
 8003536:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800353a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1d9      	bne.n	80034f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003546:	2b00      	cmp	r3, #0
 8003548:	d013      	beq.n	8003572 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354e:	4a7e      	ldr	r2, [pc, #504]	; (8003748 <HAL_UART_IRQHandler+0x3e0>)
 8003550:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003556:	4618      	mov	r0, r3
 8003558:	f7fe fe3e 	bl	80021d8 <HAL_DMA_Abort_IT>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d016      	beq.n	8003590 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800356c:	4610      	mov	r0, r2
 800356e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003570:	e00e      	b.n	8003590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 f993 	bl	800389e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003578:	e00a      	b.n	8003590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f98f 	bl	800389e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003580:	e006      	b.n	8003590 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 f98b 	bl	800389e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800358e:	e175      	b.n	800387c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003590:	bf00      	nop
    return;
 8003592:	e173      	b.n	800387c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003598:	2b01      	cmp	r3, #1
 800359a:	f040 814f 	bne.w	800383c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800359e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035a2:	f003 0310 	and.w	r3, r3, #16
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f000 8148 	beq.w	800383c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80035ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035b0:	f003 0310 	and.w	r3, r3, #16
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f000 8141 	beq.w	800383c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035ba:	2300      	movs	r3, #0
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	60bb      	str	r3, [r7, #8]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f000 80b6 	beq.w	800374c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80035ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 8145 	beq.w	8003880 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80035fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80035fe:	429a      	cmp	r2, r3
 8003600:	f080 813e 	bcs.w	8003880 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800360a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	2b20      	cmp	r3, #32
 8003614:	f000 8088 	beq.w	8003728 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	330c      	adds	r3, #12
 800361e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003622:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003626:	e853 3f00 	ldrex	r3, [r3]
 800362a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800362e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003632:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003636:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	330c      	adds	r3, #12
 8003640:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003644:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003648:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800364c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003650:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003654:	e841 2300 	strex	r3, r2, [r1]
 8003658:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800365c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1d9      	bne.n	8003618 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	3314      	adds	r3, #20
 800366a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800366c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800366e:	e853 3f00 	ldrex	r3, [r3]
 8003672:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003674:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003676:	f023 0301 	bic.w	r3, r3, #1
 800367a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	3314      	adds	r3, #20
 8003684:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003688:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800368c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800368e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003690:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003694:	e841 2300 	strex	r3, r2, [r1]
 8003698:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800369a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1e1      	bne.n	8003664 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	3314      	adds	r3, #20
 80036a6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036aa:	e853 3f00 	ldrex	r3, [r3]
 80036ae:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80036b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	3314      	adds	r3, #20
 80036c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80036c4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80036c6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80036ca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80036cc:	e841 2300 	strex	r3, r2, [r1]
 80036d0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80036d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1e3      	bne.n	80036a0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	330c      	adds	r3, #12
 80036ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036f0:	e853 3f00 	ldrex	r3, [r3]
 80036f4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80036f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036f8:	f023 0310 	bic.w	r3, r3, #16
 80036fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	330c      	adds	r3, #12
 8003706:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800370a:	65ba      	str	r2, [r7, #88]	; 0x58
 800370c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003710:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003712:	e841 2300 	strex	r3, r2, [r1]
 8003716:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003718:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1e3      	bne.n	80036e6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003722:	4618      	mov	r0, r3
 8003724:	f7fe fd1d 	bl	8002162 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003736:	b29b      	uxth	r3, r3
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	b29b      	uxth	r3, r3
 800373c:	4619      	mov	r1, r3
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 f8b6 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003744:	e09c      	b.n	8003880 <HAL_UART_IRQHandler+0x518>
 8003746:	bf00      	nop
 8003748:	08003ad9 	.word	0x08003ad9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003754:	b29b      	uxth	r3, r3
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	f000 808e 	beq.w	8003884 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003768:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 8089 	beq.w	8003884 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	330c      	adds	r3, #12
 8003778:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377c:	e853 3f00 	ldrex	r3, [r3]
 8003780:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003784:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003788:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	330c      	adds	r3, #12
 8003792:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003796:	647a      	str	r2, [r7, #68]	; 0x44
 8003798:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800379c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800379e:	e841 2300 	strex	r3, r2, [r1]
 80037a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80037a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1e3      	bne.n	8003772 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	3314      	adds	r3, #20
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b4:	e853 3f00 	ldrex	r3, [r3]
 80037b8:	623b      	str	r3, [r7, #32]
   return(result);
 80037ba:	6a3b      	ldr	r3, [r7, #32]
 80037bc:	f023 0301 	bic.w	r3, r3, #1
 80037c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	3314      	adds	r3, #20
 80037ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037ce:	633a      	str	r2, [r7, #48]	; 0x30
 80037d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80037d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037d6:	e841 2300 	strex	r3, r2, [r1]
 80037da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80037dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1e3      	bne.n	80037aa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2220      	movs	r2, #32
 80037e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	330c      	adds	r3, #12
 80037f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	e853 3f00 	ldrex	r3, [r3]
 80037fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f023 0310 	bic.w	r3, r3, #16
 8003806:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	330c      	adds	r3, #12
 8003810:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003814:	61fa      	str	r2, [r7, #28]
 8003816:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003818:	69b9      	ldr	r1, [r7, #24]
 800381a:	69fa      	ldr	r2, [r7, #28]
 800381c:	e841 2300 	strex	r3, r2, [r1]
 8003820:	617b      	str	r3, [r7, #20]
   return(result);
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1e3      	bne.n	80037f0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2202      	movs	r2, #2
 800382c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800382e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003832:	4619      	mov	r1, r3
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 f83b 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800383a:	e023      	b.n	8003884 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800383c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003844:	2b00      	cmp	r3, #0
 8003846:	d009      	beq.n	800385c <HAL_UART_IRQHandler+0x4f4>
 8003848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800384c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f953 	bl	8003b00 <UART_Transmit_IT>
    return;
 800385a:	e014      	b.n	8003886 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800385c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00e      	beq.n	8003886 <HAL_UART_IRQHandler+0x51e>
 8003868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800386c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003870:	2b00      	cmp	r3, #0
 8003872:	d008      	beq.n	8003886 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f000 f992 	bl	8003b9e <UART_EndTransmit_IT>
    return;
 800387a:	e004      	b.n	8003886 <HAL_UART_IRQHandler+0x51e>
    return;
 800387c:	bf00      	nop
 800387e:	e002      	b.n	8003886 <HAL_UART_IRQHandler+0x51e>
      return;
 8003880:	bf00      	nop
 8003882:	e000      	b.n	8003886 <HAL_UART_IRQHandler+0x51e>
      return;
 8003884:	bf00      	nop
  }
}
 8003886:	37e8      	adds	r7, #232	; 0xe8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	bc80      	pop	{r7}
 800389c:	4770      	bx	lr

0800389e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800389e:	b480      	push	{r7}
 80038a0:	b083      	sub	sp, #12
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr

080038b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	460b      	mov	r3, r1
 80038ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bc80      	pop	{r7}
 80038c4:	4770      	bx	lr

080038c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b090      	sub	sp, #64	; 0x40
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	60f8      	str	r0, [r7, #12]
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	603b      	str	r3, [r7, #0]
 80038d2:	4613      	mov	r3, r2
 80038d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038d6:	e050      	b.n	800397a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038de:	d04c      	beq.n	800397a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80038e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d007      	beq.n	80038f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80038e6:	f7fd fe27 	bl	8001538 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d241      	bcs.n	800397a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	330c      	adds	r3, #12
 80038fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003900:	e853 3f00 	ldrex	r3, [r3]
 8003904:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003908:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800390c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	330c      	adds	r3, #12
 8003914:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003916:	637a      	str	r2, [r7, #52]	; 0x34
 8003918:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800391a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800391c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800391e:	e841 2300 	strex	r3, r2, [r1]
 8003922:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1e5      	bne.n	80038f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	3314      	adds	r3, #20
 8003930:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	e853 3f00 	ldrex	r3, [r3]
 8003938:	613b      	str	r3, [r7, #16]
   return(result);
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f023 0301 	bic.w	r3, r3, #1
 8003940:	63bb      	str	r3, [r7, #56]	; 0x38
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	3314      	adds	r3, #20
 8003948:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800394a:	623a      	str	r2, [r7, #32]
 800394c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394e:	69f9      	ldr	r1, [r7, #28]
 8003950:	6a3a      	ldr	r2, [r7, #32]
 8003952:	e841 2300 	strex	r3, r2, [r1]
 8003956:	61bb      	str	r3, [r7, #24]
   return(result);
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1e5      	bne.n	800392a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2220      	movs	r2, #32
 8003962:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2220      	movs	r2, #32
 800396a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e00f      	b.n	800399a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	4013      	ands	r3, r2
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	429a      	cmp	r2, r3
 8003988:	bf0c      	ite	eq
 800398a:	2301      	moveq	r3, #1
 800398c:	2300      	movne	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
 8003992:	79fb      	ldrb	r3, [r7, #7]
 8003994:	429a      	cmp	r2, r3
 8003996:	d09f      	beq.n	80038d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3740      	adds	r7, #64	; 0x40
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039a2:	b480      	push	{r7}
 80039a4:	b085      	sub	sp, #20
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	4613      	mov	r3, r2
 80039ae:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	88fa      	ldrh	r2, [r7, #6]
 80039ba:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	88fa      	ldrh	r2, [r7, #6]
 80039c0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2222      	movs	r2, #34	; 0x22
 80039cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d007      	beq.n	80039e8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68da      	ldr	r2, [r3, #12]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039e6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695a      	ldr	r2, [r3, #20]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0201 	orr.w	r2, r2, #1
 80039f6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68da      	ldr	r2, [r3, #12]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f042 0220 	orr.w	r2, r2, #32
 8003a06:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr

08003a14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b095      	sub	sp, #84	; 0x54
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	330c      	adds	r3, #12
 8003a22:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a26:	e853 3f00 	ldrex	r3, [r3]
 8003a2a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	330c      	adds	r3, #12
 8003a3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a3c:	643a      	str	r2, [r7, #64]	; 0x40
 8003a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a40:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a42:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a44:	e841 2300 	strex	r3, r2, [r1]
 8003a48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1e5      	bne.n	8003a1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	3314      	adds	r3, #20
 8003a56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	e853 3f00 	ldrex	r3, [r3]
 8003a5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f023 0301 	bic.w	r3, r3, #1
 8003a66:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	3314      	adds	r3, #20
 8003a6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a70:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a78:	e841 2300 	strex	r3, r2, [r1]
 8003a7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1e5      	bne.n	8003a50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d119      	bne.n	8003ac0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	330c      	adds	r3, #12
 8003a92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	e853 3f00 	ldrex	r3, [r3]
 8003a9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	f023 0310 	bic.w	r3, r3, #16
 8003aa2:	647b      	str	r3, [r7, #68]	; 0x44
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	330c      	adds	r3, #12
 8003aaa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003aac:	61ba      	str	r2, [r7, #24]
 8003aae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab0:	6979      	ldr	r1, [r7, #20]
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	e841 2300 	strex	r3, r2, [r1]
 8003ab8:	613b      	str	r3, [r7, #16]
   return(result);
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d1e5      	bne.n	8003a8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003ace:	bf00      	nop
 8003ad0:	3754      	adds	r7, #84	; 0x54
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bc80      	pop	{r7}
 8003ad6:	4770      	bx	lr

08003ad8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f7ff fed3 	bl	800389e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003af8:	bf00      	nop
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b21      	cmp	r3, #33	; 0x21
 8003b12:	d13e      	bne.n	8003b92 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b1c:	d114      	bne.n	8003b48 <UART_Transmit_IT+0x48>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d110      	bne.n	8003b48 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	881b      	ldrh	r3, [r3, #0]
 8003b30:	461a      	mov	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b3a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	1c9a      	adds	r2, r3, #2
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	621a      	str	r2, [r3, #32]
 8003b46:	e008      	b.n	8003b5a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	1c59      	adds	r1, r3, #1
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	6211      	str	r1, [r2, #32]
 8003b52:	781a      	ldrb	r2, [r3, #0]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	4619      	mov	r1, r3
 8003b68:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10f      	bne.n	8003b8e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68da      	ldr	r2, [r3, #12]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b7c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68da      	ldr	r2, [r3, #12]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b8c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	e000      	b.n	8003b94 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003b92:	2302      	movs	r3, #2
  }
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3714      	adds	r7, #20
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bc80      	pop	{r7}
 8003b9c:	4770      	bx	lr

08003b9e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b082      	sub	sp, #8
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bb4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f7ff fe64 	bl	800388c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b08c      	sub	sp, #48	; 0x30
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b22      	cmp	r3, #34	; 0x22
 8003be0:	f040 80ae 	bne.w	8003d40 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bec:	d117      	bne.n	8003c1e <UART_Receive_IT+0x50>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d113      	bne.n	8003c1e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c10:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c16:	1c9a      	adds	r2, r3, #2
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	629a      	str	r2, [r3, #40]	; 0x28
 8003c1c:	e026      	b.n	8003c6c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c22:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003c24:	2300      	movs	r3, #0
 8003c26:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c30:	d007      	beq.n	8003c42 <UART_Receive_IT+0x74>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <UART_Receive_IT+0x82>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d106      	bne.n	8003c50 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	b2da      	uxtb	r2, r3
 8003c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4c:	701a      	strb	r2, [r3, #0]
 8003c4e:	e008      	b.n	8003c62 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c5c:	b2da      	uxtb	r2, r3
 8003c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c60:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	3b01      	subs	r3, #1
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	4619      	mov	r1, r3
 8003c7a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d15d      	bne.n	8003d3c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68da      	ldr	r2, [r3, #12]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0220 	bic.w	r2, r2, #32
 8003c8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	695a      	ldr	r2, [r3, #20]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f022 0201 	bic.w	r2, r2, #1
 8003cae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d135      	bne.n	8003d32 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	330c      	adds	r3, #12
 8003cd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	e853 3f00 	ldrex	r3, [r3]
 8003cda:	613b      	str	r3, [r7, #16]
   return(result);
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	f023 0310 	bic.w	r3, r3, #16
 8003ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	330c      	adds	r3, #12
 8003cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cec:	623a      	str	r2, [r7, #32]
 8003cee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf0:	69f9      	ldr	r1, [r7, #28]
 8003cf2:	6a3a      	ldr	r2, [r7, #32]
 8003cf4:	e841 2300 	strex	r3, r2, [r1]
 8003cf8:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1e5      	bne.n	8003ccc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0310 	and.w	r3, r3, #16
 8003d0a:	2b10      	cmp	r3, #16
 8003d0c:	d10a      	bne.n	8003d24 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	60fb      	str	r3, [r7, #12]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	60fb      	str	r3, [r7, #12]
 8003d22:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d28:	4619      	mov	r1, r3
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff fdc0 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
 8003d30:	e002      	b.n	8003d38 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7fd f944 	bl	8000fc0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	e002      	b.n	8003d42 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	e000      	b.n	8003d42 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003d40:	2302      	movs	r3, #2
  }
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3730      	adds	r7, #48	; 0x30
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
	...

08003d4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	68da      	ldr	r2, [r3, #12]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689a      	ldr	r2, [r3, #8]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003d86:	f023 030c 	bic.w	r3, r3, #12
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6812      	ldr	r2, [r2, #0]
 8003d8e:	68b9      	ldr	r1, [r7, #8]
 8003d90:	430b      	orrs	r3, r1
 8003d92:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	699a      	ldr	r2, [r3, #24]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a2c      	ldr	r2, [pc, #176]	; (8003e60 <UART_SetConfig+0x114>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d103      	bne.n	8003dbc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003db4:	f7ff f842 	bl	8002e3c <HAL_RCC_GetPCLK2Freq>
 8003db8:	60f8      	str	r0, [r7, #12]
 8003dba:	e002      	b.n	8003dc2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003dbc:	f7ff f82a 	bl	8002e14 <HAL_RCC_GetPCLK1Freq>
 8003dc0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	4413      	add	r3, r2
 8003dca:	009a      	lsls	r2, r3, #2
 8003dcc:	441a      	add	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd8:	4a22      	ldr	r2, [pc, #136]	; (8003e64 <UART_SetConfig+0x118>)
 8003dda:	fba2 2303 	umull	r2, r3, r2, r3
 8003dde:	095b      	lsrs	r3, r3, #5
 8003de0:	0119      	lsls	r1, r3, #4
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	4613      	mov	r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	4413      	add	r3, r2
 8003dea:	009a      	lsls	r2, r3, #2
 8003dec:	441a      	add	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003df8:	4b1a      	ldr	r3, [pc, #104]	; (8003e64 <UART_SetConfig+0x118>)
 8003dfa:	fba3 0302 	umull	r0, r3, r3, r2
 8003dfe:	095b      	lsrs	r3, r3, #5
 8003e00:	2064      	movs	r0, #100	; 0x64
 8003e02:	fb00 f303 	mul.w	r3, r0, r3
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	011b      	lsls	r3, r3, #4
 8003e0a:	3332      	adds	r3, #50	; 0x32
 8003e0c:	4a15      	ldr	r2, [pc, #84]	; (8003e64 <UART_SetConfig+0x118>)
 8003e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e12:	095b      	lsrs	r3, r3, #5
 8003e14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e18:	4419      	add	r1, r3
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	4413      	add	r3, r2
 8003e22:	009a      	lsls	r2, r3, #2
 8003e24:	441a      	add	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e30:	4b0c      	ldr	r3, [pc, #48]	; (8003e64 <UART_SetConfig+0x118>)
 8003e32:	fba3 0302 	umull	r0, r3, r3, r2
 8003e36:	095b      	lsrs	r3, r3, #5
 8003e38:	2064      	movs	r0, #100	; 0x64
 8003e3a:	fb00 f303 	mul.w	r3, r0, r3
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	011b      	lsls	r3, r3, #4
 8003e42:	3332      	adds	r3, #50	; 0x32
 8003e44:	4a07      	ldr	r2, [pc, #28]	; (8003e64 <UART_SetConfig+0x118>)
 8003e46:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4a:	095b      	lsrs	r3, r3, #5
 8003e4c:	f003 020f 	and.w	r2, r3, #15
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	440a      	add	r2, r1
 8003e56:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003e58:	bf00      	nop
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40013800 	.word	0x40013800
 8003e64:	51eb851f 	.word	0x51eb851f

08003e68 <__cvt>:
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e6e:	461f      	mov	r7, r3
 8003e70:	bfbb      	ittet	lt
 8003e72:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003e76:	461f      	movlt	r7, r3
 8003e78:	2300      	movge	r3, #0
 8003e7a:	232d      	movlt	r3, #45	; 0x2d
 8003e7c:	b088      	sub	sp, #32
 8003e7e:	4614      	mov	r4, r2
 8003e80:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003e82:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003e84:	7013      	strb	r3, [r2, #0]
 8003e86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003e88:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003e8c:	f023 0820 	bic.w	r8, r3, #32
 8003e90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e94:	d005      	beq.n	8003ea2 <__cvt+0x3a>
 8003e96:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003e9a:	d100      	bne.n	8003e9e <__cvt+0x36>
 8003e9c:	3501      	adds	r5, #1
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	e000      	b.n	8003ea4 <__cvt+0x3c>
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	aa07      	add	r2, sp, #28
 8003ea6:	9204      	str	r2, [sp, #16]
 8003ea8:	aa06      	add	r2, sp, #24
 8003eaa:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003eae:	e9cd 3500 	strd	r3, r5, [sp]
 8003eb2:	4622      	mov	r2, r4
 8003eb4:	463b      	mov	r3, r7
 8003eb6:	f000 fe73 	bl	8004ba0 <_dtoa_r>
 8003eba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003ebe:	4606      	mov	r6, r0
 8003ec0:	d102      	bne.n	8003ec8 <__cvt+0x60>
 8003ec2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003ec4:	07db      	lsls	r3, r3, #31
 8003ec6:	d522      	bpl.n	8003f0e <__cvt+0xa6>
 8003ec8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003ecc:	eb06 0905 	add.w	r9, r6, r5
 8003ed0:	d110      	bne.n	8003ef4 <__cvt+0x8c>
 8003ed2:	7833      	ldrb	r3, [r6, #0]
 8003ed4:	2b30      	cmp	r3, #48	; 0x30
 8003ed6:	d10a      	bne.n	8003eee <__cvt+0x86>
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2300      	movs	r3, #0
 8003edc:	4620      	mov	r0, r4
 8003ede:	4639      	mov	r1, r7
 8003ee0:	f7fc fd6c 	bl	80009bc <__aeabi_dcmpeq>
 8003ee4:	b918      	cbnz	r0, 8003eee <__cvt+0x86>
 8003ee6:	f1c5 0501 	rsb	r5, r5, #1
 8003eea:	f8ca 5000 	str.w	r5, [sl]
 8003eee:	f8da 3000 	ldr.w	r3, [sl]
 8003ef2:	4499      	add	r9, r3
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	4620      	mov	r0, r4
 8003efa:	4639      	mov	r1, r7
 8003efc:	f7fc fd5e 	bl	80009bc <__aeabi_dcmpeq>
 8003f00:	b108      	cbz	r0, 8003f06 <__cvt+0x9e>
 8003f02:	f8cd 901c 	str.w	r9, [sp, #28]
 8003f06:	2230      	movs	r2, #48	; 0x30
 8003f08:	9b07      	ldr	r3, [sp, #28]
 8003f0a:	454b      	cmp	r3, r9
 8003f0c:	d307      	bcc.n	8003f1e <__cvt+0xb6>
 8003f0e:	4630      	mov	r0, r6
 8003f10:	9b07      	ldr	r3, [sp, #28]
 8003f12:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003f14:	1b9b      	subs	r3, r3, r6
 8003f16:	6013      	str	r3, [r2, #0]
 8003f18:	b008      	add	sp, #32
 8003f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f1e:	1c59      	adds	r1, r3, #1
 8003f20:	9107      	str	r1, [sp, #28]
 8003f22:	701a      	strb	r2, [r3, #0]
 8003f24:	e7f0      	b.n	8003f08 <__cvt+0xa0>

08003f26 <__exponent>:
 8003f26:	4603      	mov	r3, r0
 8003f28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f2a:	2900      	cmp	r1, #0
 8003f2c:	f803 2b02 	strb.w	r2, [r3], #2
 8003f30:	bfb6      	itet	lt
 8003f32:	222d      	movlt	r2, #45	; 0x2d
 8003f34:	222b      	movge	r2, #43	; 0x2b
 8003f36:	4249      	neglt	r1, r1
 8003f38:	2909      	cmp	r1, #9
 8003f3a:	7042      	strb	r2, [r0, #1]
 8003f3c:	dd2a      	ble.n	8003f94 <__exponent+0x6e>
 8003f3e:	f10d 0207 	add.w	r2, sp, #7
 8003f42:	4617      	mov	r7, r2
 8003f44:	260a      	movs	r6, #10
 8003f46:	fb91 f5f6 	sdiv	r5, r1, r6
 8003f4a:	4694      	mov	ip, r2
 8003f4c:	fb06 1415 	mls	r4, r6, r5, r1
 8003f50:	3430      	adds	r4, #48	; 0x30
 8003f52:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003f56:	460c      	mov	r4, r1
 8003f58:	2c63      	cmp	r4, #99	; 0x63
 8003f5a:	4629      	mov	r1, r5
 8003f5c:	f102 32ff 	add.w	r2, r2, #4294967295
 8003f60:	dcf1      	bgt.n	8003f46 <__exponent+0x20>
 8003f62:	3130      	adds	r1, #48	; 0x30
 8003f64:	f1ac 0402 	sub.w	r4, ip, #2
 8003f68:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003f6c:	4622      	mov	r2, r4
 8003f6e:	1c41      	adds	r1, r0, #1
 8003f70:	42ba      	cmp	r2, r7
 8003f72:	d30a      	bcc.n	8003f8a <__exponent+0x64>
 8003f74:	f10d 0209 	add.w	r2, sp, #9
 8003f78:	eba2 020c 	sub.w	r2, r2, ip
 8003f7c:	42bc      	cmp	r4, r7
 8003f7e:	bf88      	it	hi
 8003f80:	2200      	movhi	r2, #0
 8003f82:	4413      	add	r3, r2
 8003f84:	1a18      	subs	r0, r3, r0
 8003f86:	b003      	add	sp, #12
 8003f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f8a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003f8e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003f92:	e7ed      	b.n	8003f70 <__exponent+0x4a>
 8003f94:	2330      	movs	r3, #48	; 0x30
 8003f96:	3130      	adds	r1, #48	; 0x30
 8003f98:	7083      	strb	r3, [r0, #2]
 8003f9a:	70c1      	strb	r1, [r0, #3]
 8003f9c:	1d03      	adds	r3, r0, #4
 8003f9e:	e7f1      	b.n	8003f84 <__exponent+0x5e>

08003fa0 <_printf_float>:
 8003fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fa4:	b091      	sub	sp, #68	; 0x44
 8003fa6:	460c      	mov	r4, r1
 8003fa8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003fac:	4616      	mov	r6, r2
 8003fae:	461f      	mov	r7, r3
 8003fb0:	4605      	mov	r5, r0
 8003fb2:	f000 fce7 	bl	8004984 <_localeconv_r>
 8003fb6:	6803      	ldr	r3, [r0, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	9309      	str	r3, [sp, #36]	; 0x24
 8003fbc:	f7fc f8d2 	bl	8000164 <strlen>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	930e      	str	r3, [sp, #56]	; 0x38
 8003fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8003fc8:	900a      	str	r0, [sp, #40]	; 0x28
 8003fca:	3307      	adds	r3, #7
 8003fcc:	f023 0307 	bic.w	r3, r3, #7
 8003fd0:	f103 0208 	add.w	r2, r3, #8
 8003fd4:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003fd8:	f8d4 b000 	ldr.w	fp, [r4]
 8003fdc:	f8c8 2000 	str.w	r2, [r8]
 8003fe0:	e9d3 a800 	ldrd	sl, r8, [r3]
 8003fe4:	4652      	mov	r2, sl
 8003fe6:	4643      	mov	r3, r8
 8003fe8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003fec:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8003ff0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff6:	4650      	mov	r0, sl
 8003ff8:	4b9c      	ldr	r3, [pc, #624]	; (800426c <_printf_float+0x2cc>)
 8003ffa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003ffc:	f7fc fd10 	bl	8000a20 <__aeabi_dcmpun>
 8004000:	bb70      	cbnz	r0, 8004060 <_printf_float+0xc0>
 8004002:	f04f 32ff 	mov.w	r2, #4294967295
 8004006:	4650      	mov	r0, sl
 8004008:	4b98      	ldr	r3, [pc, #608]	; (800426c <_printf_float+0x2cc>)
 800400a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800400c:	f7fc fcea 	bl	80009e4 <__aeabi_dcmple>
 8004010:	bb30      	cbnz	r0, 8004060 <_printf_float+0xc0>
 8004012:	2200      	movs	r2, #0
 8004014:	2300      	movs	r3, #0
 8004016:	4650      	mov	r0, sl
 8004018:	4641      	mov	r1, r8
 800401a:	f7fc fcd9 	bl	80009d0 <__aeabi_dcmplt>
 800401e:	b110      	cbz	r0, 8004026 <_printf_float+0x86>
 8004020:	232d      	movs	r3, #45	; 0x2d
 8004022:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004026:	4a92      	ldr	r2, [pc, #584]	; (8004270 <_printf_float+0x2d0>)
 8004028:	4b92      	ldr	r3, [pc, #584]	; (8004274 <_printf_float+0x2d4>)
 800402a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800402e:	bf94      	ite	ls
 8004030:	4690      	movls	r8, r2
 8004032:	4698      	movhi	r8, r3
 8004034:	2303      	movs	r3, #3
 8004036:	f04f 0a00 	mov.w	sl, #0
 800403a:	6123      	str	r3, [r4, #16]
 800403c:	f02b 0304 	bic.w	r3, fp, #4
 8004040:	6023      	str	r3, [r4, #0]
 8004042:	4633      	mov	r3, r6
 8004044:	4621      	mov	r1, r4
 8004046:	4628      	mov	r0, r5
 8004048:	9700      	str	r7, [sp, #0]
 800404a:	aa0f      	add	r2, sp, #60	; 0x3c
 800404c:	f000 f9d6 	bl	80043fc <_printf_common>
 8004050:	3001      	adds	r0, #1
 8004052:	f040 8090 	bne.w	8004176 <_printf_float+0x1d6>
 8004056:	f04f 30ff 	mov.w	r0, #4294967295
 800405a:	b011      	add	sp, #68	; 0x44
 800405c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004060:	4652      	mov	r2, sl
 8004062:	4643      	mov	r3, r8
 8004064:	4650      	mov	r0, sl
 8004066:	4641      	mov	r1, r8
 8004068:	f7fc fcda 	bl	8000a20 <__aeabi_dcmpun>
 800406c:	b148      	cbz	r0, 8004082 <_printf_float+0xe2>
 800406e:	f1b8 0f00 	cmp.w	r8, #0
 8004072:	bfb8      	it	lt
 8004074:	232d      	movlt	r3, #45	; 0x2d
 8004076:	4a80      	ldr	r2, [pc, #512]	; (8004278 <_printf_float+0x2d8>)
 8004078:	bfb8      	it	lt
 800407a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800407e:	4b7f      	ldr	r3, [pc, #508]	; (800427c <_printf_float+0x2dc>)
 8004080:	e7d3      	b.n	800402a <_printf_float+0x8a>
 8004082:	6863      	ldr	r3, [r4, #4]
 8004084:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004088:	1c5a      	adds	r2, r3, #1
 800408a:	d142      	bne.n	8004112 <_printf_float+0x172>
 800408c:	2306      	movs	r3, #6
 800408e:	6063      	str	r3, [r4, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	9206      	str	r2, [sp, #24]
 8004094:	aa0e      	add	r2, sp, #56	; 0x38
 8004096:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800409a:	aa0d      	add	r2, sp, #52	; 0x34
 800409c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80040a0:	9203      	str	r2, [sp, #12]
 80040a2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80040a6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80040aa:	6023      	str	r3, [r4, #0]
 80040ac:	6863      	ldr	r3, [r4, #4]
 80040ae:	4652      	mov	r2, sl
 80040b0:	9300      	str	r3, [sp, #0]
 80040b2:	4628      	mov	r0, r5
 80040b4:	4643      	mov	r3, r8
 80040b6:	910b      	str	r1, [sp, #44]	; 0x2c
 80040b8:	f7ff fed6 	bl	8003e68 <__cvt>
 80040bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040be:	4680      	mov	r8, r0
 80040c0:	2947      	cmp	r1, #71	; 0x47
 80040c2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80040c4:	d108      	bne.n	80040d8 <_printf_float+0x138>
 80040c6:	1cc8      	adds	r0, r1, #3
 80040c8:	db02      	blt.n	80040d0 <_printf_float+0x130>
 80040ca:	6863      	ldr	r3, [r4, #4]
 80040cc:	4299      	cmp	r1, r3
 80040ce:	dd40      	ble.n	8004152 <_printf_float+0x1b2>
 80040d0:	f1a9 0902 	sub.w	r9, r9, #2
 80040d4:	fa5f f989 	uxtb.w	r9, r9
 80040d8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80040dc:	d81f      	bhi.n	800411e <_printf_float+0x17e>
 80040de:	464a      	mov	r2, r9
 80040e0:	3901      	subs	r1, #1
 80040e2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040e6:	910d      	str	r1, [sp, #52]	; 0x34
 80040e8:	f7ff ff1d 	bl	8003f26 <__exponent>
 80040ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040ee:	4682      	mov	sl, r0
 80040f0:	1813      	adds	r3, r2, r0
 80040f2:	2a01      	cmp	r2, #1
 80040f4:	6123      	str	r3, [r4, #16]
 80040f6:	dc02      	bgt.n	80040fe <_printf_float+0x15e>
 80040f8:	6822      	ldr	r2, [r4, #0]
 80040fa:	07d2      	lsls	r2, r2, #31
 80040fc:	d501      	bpl.n	8004102 <_printf_float+0x162>
 80040fe:	3301      	adds	r3, #1
 8004100:	6123      	str	r3, [r4, #16]
 8004102:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004106:	2b00      	cmp	r3, #0
 8004108:	d09b      	beq.n	8004042 <_printf_float+0xa2>
 800410a:	232d      	movs	r3, #45	; 0x2d
 800410c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004110:	e797      	b.n	8004042 <_printf_float+0xa2>
 8004112:	2947      	cmp	r1, #71	; 0x47
 8004114:	d1bc      	bne.n	8004090 <_printf_float+0xf0>
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1ba      	bne.n	8004090 <_printf_float+0xf0>
 800411a:	2301      	movs	r3, #1
 800411c:	e7b7      	b.n	800408e <_printf_float+0xee>
 800411e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004122:	d118      	bne.n	8004156 <_printf_float+0x1b6>
 8004124:	2900      	cmp	r1, #0
 8004126:	6863      	ldr	r3, [r4, #4]
 8004128:	dd0b      	ble.n	8004142 <_printf_float+0x1a2>
 800412a:	6121      	str	r1, [r4, #16]
 800412c:	b913      	cbnz	r3, 8004134 <_printf_float+0x194>
 800412e:	6822      	ldr	r2, [r4, #0]
 8004130:	07d0      	lsls	r0, r2, #31
 8004132:	d502      	bpl.n	800413a <_printf_float+0x19a>
 8004134:	3301      	adds	r3, #1
 8004136:	440b      	add	r3, r1
 8004138:	6123      	str	r3, [r4, #16]
 800413a:	f04f 0a00 	mov.w	sl, #0
 800413e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004140:	e7df      	b.n	8004102 <_printf_float+0x162>
 8004142:	b913      	cbnz	r3, 800414a <_printf_float+0x1aa>
 8004144:	6822      	ldr	r2, [r4, #0]
 8004146:	07d2      	lsls	r2, r2, #31
 8004148:	d501      	bpl.n	800414e <_printf_float+0x1ae>
 800414a:	3302      	adds	r3, #2
 800414c:	e7f4      	b.n	8004138 <_printf_float+0x198>
 800414e:	2301      	movs	r3, #1
 8004150:	e7f2      	b.n	8004138 <_printf_float+0x198>
 8004152:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004156:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004158:	4299      	cmp	r1, r3
 800415a:	db05      	blt.n	8004168 <_printf_float+0x1c8>
 800415c:	6823      	ldr	r3, [r4, #0]
 800415e:	6121      	str	r1, [r4, #16]
 8004160:	07d8      	lsls	r0, r3, #31
 8004162:	d5ea      	bpl.n	800413a <_printf_float+0x19a>
 8004164:	1c4b      	adds	r3, r1, #1
 8004166:	e7e7      	b.n	8004138 <_printf_float+0x198>
 8004168:	2900      	cmp	r1, #0
 800416a:	bfcc      	ite	gt
 800416c:	2201      	movgt	r2, #1
 800416e:	f1c1 0202 	rsble	r2, r1, #2
 8004172:	4413      	add	r3, r2
 8004174:	e7e0      	b.n	8004138 <_printf_float+0x198>
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	055a      	lsls	r2, r3, #21
 800417a:	d407      	bmi.n	800418c <_printf_float+0x1ec>
 800417c:	6923      	ldr	r3, [r4, #16]
 800417e:	4642      	mov	r2, r8
 8004180:	4631      	mov	r1, r6
 8004182:	4628      	mov	r0, r5
 8004184:	47b8      	blx	r7
 8004186:	3001      	adds	r0, #1
 8004188:	d12b      	bne.n	80041e2 <_printf_float+0x242>
 800418a:	e764      	b.n	8004056 <_printf_float+0xb6>
 800418c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004190:	f240 80dd 	bls.w	800434e <_printf_float+0x3ae>
 8004194:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004198:	2200      	movs	r2, #0
 800419a:	2300      	movs	r3, #0
 800419c:	f7fc fc0e 	bl	80009bc <__aeabi_dcmpeq>
 80041a0:	2800      	cmp	r0, #0
 80041a2:	d033      	beq.n	800420c <_printf_float+0x26c>
 80041a4:	2301      	movs	r3, #1
 80041a6:	4631      	mov	r1, r6
 80041a8:	4628      	mov	r0, r5
 80041aa:	4a35      	ldr	r2, [pc, #212]	; (8004280 <_printf_float+0x2e0>)
 80041ac:	47b8      	blx	r7
 80041ae:	3001      	adds	r0, #1
 80041b0:	f43f af51 	beq.w	8004056 <_printf_float+0xb6>
 80041b4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80041b8:	429a      	cmp	r2, r3
 80041ba:	db02      	blt.n	80041c2 <_printf_float+0x222>
 80041bc:	6823      	ldr	r3, [r4, #0]
 80041be:	07d8      	lsls	r0, r3, #31
 80041c0:	d50f      	bpl.n	80041e2 <_printf_float+0x242>
 80041c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041c6:	4631      	mov	r1, r6
 80041c8:	4628      	mov	r0, r5
 80041ca:	47b8      	blx	r7
 80041cc:	3001      	adds	r0, #1
 80041ce:	f43f af42 	beq.w	8004056 <_printf_float+0xb6>
 80041d2:	f04f 0800 	mov.w	r8, #0
 80041d6:	f104 091a 	add.w	r9, r4, #26
 80041da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041dc:	3b01      	subs	r3, #1
 80041de:	4543      	cmp	r3, r8
 80041e0:	dc09      	bgt.n	80041f6 <_printf_float+0x256>
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	079b      	lsls	r3, r3, #30
 80041e6:	f100 8104 	bmi.w	80043f2 <_printf_float+0x452>
 80041ea:	68e0      	ldr	r0, [r4, #12]
 80041ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80041ee:	4298      	cmp	r0, r3
 80041f0:	bfb8      	it	lt
 80041f2:	4618      	movlt	r0, r3
 80041f4:	e731      	b.n	800405a <_printf_float+0xba>
 80041f6:	2301      	movs	r3, #1
 80041f8:	464a      	mov	r2, r9
 80041fa:	4631      	mov	r1, r6
 80041fc:	4628      	mov	r0, r5
 80041fe:	47b8      	blx	r7
 8004200:	3001      	adds	r0, #1
 8004202:	f43f af28 	beq.w	8004056 <_printf_float+0xb6>
 8004206:	f108 0801 	add.w	r8, r8, #1
 800420a:	e7e6      	b.n	80041da <_printf_float+0x23a>
 800420c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800420e:	2b00      	cmp	r3, #0
 8004210:	dc38      	bgt.n	8004284 <_printf_float+0x2e4>
 8004212:	2301      	movs	r3, #1
 8004214:	4631      	mov	r1, r6
 8004216:	4628      	mov	r0, r5
 8004218:	4a19      	ldr	r2, [pc, #100]	; (8004280 <_printf_float+0x2e0>)
 800421a:	47b8      	blx	r7
 800421c:	3001      	adds	r0, #1
 800421e:	f43f af1a 	beq.w	8004056 <_printf_float+0xb6>
 8004222:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004226:	4313      	orrs	r3, r2
 8004228:	d102      	bne.n	8004230 <_printf_float+0x290>
 800422a:	6823      	ldr	r3, [r4, #0]
 800422c:	07d9      	lsls	r1, r3, #31
 800422e:	d5d8      	bpl.n	80041e2 <_printf_float+0x242>
 8004230:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004234:	4631      	mov	r1, r6
 8004236:	4628      	mov	r0, r5
 8004238:	47b8      	blx	r7
 800423a:	3001      	adds	r0, #1
 800423c:	f43f af0b 	beq.w	8004056 <_printf_float+0xb6>
 8004240:	f04f 0900 	mov.w	r9, #0
 8004244:	f104 0a1a 	add.w	sl, r4, #26
 8004248:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800424a:	425b      	negs	r3, r3
 800424c:	454b      	cmp	r3, r9
 800424e:	dc01      	bgt.n	8004254 <_printf_float+0x2b4>
 8004250:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004252:	e794      	b.n	800417e <_printf_float+0x1de>
 8004254:	2301      	movs	r3, #1
 8004256:	4652      	mov	r2, sl
 8004258:	4631      	mov	r1, r6
 800425a:	4628      	mov	r0, r5
 800425c:	47b8      	blx	r7
 800425e:	3001      	adds	r0, #1
 8004260:	f43f aef9 	beq.w	8004056 <_printf_float+0xb6>
 8004264:	f109 0901 	add.w	r9, r9, #1
 8004268:	e7ee      	b.n	8004248 <_printf_float+0x2a8>
 800426a:	bf00      	nop
 800426c:	7fefffff 	.word	0x7fefffff
 8004270:	08006be2 	.word	0x08006be2
 8004274:	08006be6 	.word	0x08006be6
 8004278:	08006bea 	.word	0x08006bea
 800427c:	08006bee 	.word	0x08006bee
 8004280:	08006bf2 	.word	0x08006bf2
 8004284:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004286:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004288:	429a      	cmp	r2, r3
 800428a:	bfa8      	it	ge
 800428c:	461a      	movge	r2, r3
 800428e:	2a00      	cmp	r2, #0
 8004290:	4691      	mov	r9, r2
 8004292:	dc37      	bgt.n	8004304 <_printf_float+0x364>
 8004294:	f04f 0b00 	mov.w	fp, #0
 8004298:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800429c:	f104 021a 	add.w	r2, r4, #26
 80042a0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80042a4:	ebaa 0309 	sub.w	r3, sl, r9
 80042a8:	455b      	cmp	r3, fp
 80042aa:	dc33      	bgt.n	8004314 <_printf_float+0x374>
 80042ac:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80042b0:	429a      	cmp	r2, r3
 80042b2:	db3b      	blt.n	800432c <_printf_float+0x38c>
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	07da      	lsls	r2, r3, #31
 80042b8:	d438      	bmi.n	800432c <_printf_float+0x38c>
 80042ba:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80042be:	eba2 0903 	sub.w	r9, r2, r3
 80042c2:	eba2 020a 	sub.w	r2, r2, sl
 80042c6:	4591      	cmp	r9, r2
 80042c8:	bfa8      	it	ge
 80042ca:	4691      	movge	r9, r2
 80042cc:	f1b9 0f00 	cmp.w	r9, #0
 80042d0:	dc34      	bgt.n	800433c <_printf_float+0x39c>
 80042d2:	f04f 0800 	mov.w	r8, #0
 80042d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042da:	f104 0a1a 	add.w	sl, r4, #26
 80042de:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80042e2:	1a9b      	subs	r3, r3, r2
 80042e4:	eba3 0309 	sub.w	r3, r3, r9
 80042e8:	4543      	cmp	r3, r8
 80042ea:	f77f af7a 	ble.w	80041e2 <_printf_float+0x242>
 80042ee:	2301      	movs	r3, #1
 80042f0:	4652      	mov	r2, sl
 80042f2:	4631      	mov	r1, r6
 80042f4:	4628      	mov	r0, r5
 80042f6:	47b8      	blx	r7
 80042f8:	3001      	adds	r0, #1
 80042fa:	f43f aeac 	beq.w	8004056 <_printf_float+0xb6>
 80042fe:	f108 0801 	add.w	r8, r8, #1
 8004302:	e7ec      	b.n	80042de <_printf_float+0x33e>
 8004304:	4613      	mov	r3, r2
 8004306:	4631      	mov	r1, r6
 8004308:	4642      	mov	r2, r8
 800430a:	4628      	mov	r0, r5
 800430c:	47b8      	blx	r7
 800430e:	3001      	adds	r0, #1
 8004310:	d1c0      	bne.n	8004294 <_printf_float+0x2f4>
 8004312:	e6a0      	b.n	8004056 <_printf_float+0xb6>
 8004314:	2301      	movs	r3, #1
 8004316:	4631      	mov	r1, r6
 8004318:	4628      	mov	r0, r5
 800431a:	920b      	str	r2, [sp, #44]	; 0x2c
 800431c:	47b8      	blx	r7
 800431e:	3001      	adds	r0, #1
 8004320:	f43f ae99 	beq.w	8004056 <_printf_float+0xb6>
 8004324:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004326:	f10b 0b01 	add.w	fp, fp, #1
 800432a:	e7b9      	b.n	80042a0 <_printf_float+0x300>
 800432c:	4631      	mov	r1, r6
 800432e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004332:	4628      	mov	r0, r5
 8004334:	47b8      	blx	r7
 8004336:	3001      	adds	r0, #1
 8004338:	d1bf      	bne.n	80042ba <_printf_float+0x31a>
 800433a:	e68c      	b.n	8004056 <_printf_float+0xb6>
 800433c:	464b      	mov	r3, r9
 800433e:	4631      	mov	r1, r6
 8004340:	4628      	mov	r0, r5
 8004342:	eb08 020a 	add.w	r2, r8, sl
 8004346:	47b8      	blx	r7
 8004348:	3001      	adds	r0, #1
 800434a:	d1c2      	bne.n	80042d2 <_printf_float+0x332>
 800434c:	e683      	b.n	8004056 <_printf_float+0xb6>
 800434e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004350:	2a01      	cmp	r2, #1
 8004352:	dc01      	bgt.n	8004358 <_printf_float+0x3b8>
 8004354:	07db      	lsls	r3, r3, #31
 8004356:	d539      	bpl.n	80043cc <_printf_float+0x42c>
 8004358:	2301      	movs	r3, #1
 800435a:	4642      	mov	r2, r8
 800435c:	4631      	mov	r1, r6
 800435e:	4628      	mov	r0, r5
 8004360:	47b8      	blx	r7
 8004362:	3001      	adds	r0, #1
 8004364:	f43f ae77 	beq.w	8004056 <_printf_float+0xb6>
 8004368:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800436c:	4631      	mov	r1, r6
 800436e:	4628      	mov	r0, r5
 8004370:	47b8      	blx	r7
 8004372:	3001      	adds	r0, #1
 8004374:	f43f ae6f 	beq.w	8004056 <_printf_float+0xb6>
 8004378:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800437c:	2200      	movs	r2, #0
 800437e:	2300      	movs	r3, #0
 8004380:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8004384:	f7fc fb1a 	bl	80009bc <__aeabi_dcmpeq>
 8004388:	b9d8      	cbnz	r0, 80043c2 <_printf_float+0x422>
 800438a:	f109 33ff 	add.w	r3, r9, #4294967295
 800438e:	f108 0201 	add.w	r2, r8, #1
 8004392:	4631      	mov	r1, r6
 8004394:	4628      	mov	r0, r5
 8004396:	47b8      	blx	r7
 8004398:	3001      	adds	r0, #1
 800439a:	d10e      	bne.n	80043ba <_printf_float+0x41a>
 800439c:	e65b      	b.n	8004056 <_printf_float+0xb6>
 800439e:	2301      	movs	r3, #1
 80043a0:	464a      	mov	r2, r9
 80043a2:	4631      	mov	r1, r6
 80043a4:	4628      	mov	r0, r5
 80043a6:	47b8      	blx	r7
 80043a8:	3001      	adds	r0, #1
 80043aa:	f43f ae54 	beq.w	8004056 <_printf_float+0xb6>
 80043ae:	f108 0801 	add.w	r8, r8, #1
 80043b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043b4:	3b01      	subs	r3, #1
 80043b6:	4543      	cmp	r3, r8
 80043b8:	dcf1      	bgt.n	800439e <_printf_float+0x3fe>
 80043ba:	4653      	mov	r3, sl
 80043bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80043c0:	e6de      	b.n	8004180 <_printf_float+0x1e0>
 80043c2:	f04f 0800 	mov.w	r8, #0
 80043c6:	f104 091a 	add.w	r9, r4, #26
 80043ca:	e7f2      	b.n	80043b2 <_printf_float+0x412>
 80043cc:	2301      	movs	r3, #1
 80043ce:	4642      	mov	r2, r8
 80043d0:	e7df      	b.n	8004392 <_printf_float+0x3f2>
 80043d2:	2301      	movs	r3, #1
 80043d4:	464a      	mov	r2, r9
 80043d6:	4631      	mov	r1, r6
 80043d8:	4628      	mov	r0, r5
 80043da:	47b8      	blx	r7
 80043dc:	3001      	adds	r0, #1
 80043de:	f43f ae3a 	beq.w	8004056 <_printf_float+0xb6>
 80043e2:	f108 0801 	add.w	r8, r8, #1
 80043e6:	68e3      	ldr	r3, [r4, #12]
 80043e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80043ea:	1a5b      	subs	r3, r3, r1
 80043ec:	4543      	cmp	r3, r8
 80043ee:	dcf0      	bgt.n	80043d2 <_printf_float+0x432>
 80043f0:	e6fb      	b.n	80041ea <_printf_float+0x24a>
 80043f2:	f04f 0800 	mov.w	r8, #0
 80043f6:	f104 0919 	add.w	r9, r4, #25
 80043fa:	e7f4      	b.n	80043e6 <_printf_float+0x446>

080043fc <_printf_common>:
 80043fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004400:	4616      	mov	r6, r2
 8004402:	4699      	mov	r9, r3
 8004404:	688a      	ldr	r2, [r1, #8]
 8004406:	690b      	ldr	r3, [r1, #16]
 8004408:	4607      	mov	r7, r0
 800440a:	4293      	cmp	r3, r2
 800440c:	bfb8      	it	lt
 800440e:	4613      	movlt	r3, r2
 8004410:	6033      	str	r3, [r6, #0]
 8004412:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004416:	460c      	mov	r4, r1
 8004418:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800441c:	b10a      	cbz	r2, 8004422 <_printf_common+0x26>
 800441e:	3301      	adds	r3, #1
 8004420:	6033      	str	r3, [r6, #0]
 8004422:	6823      	ldr	r3, [r4, #0]
 8004424:	0699      	lsls	r1, r3, #26
 8004426:	bf42      	ittt	mi
 8004428:	6833      	ldrmi	r3, [r6, #0]
 800442a:	3302      	addmi	r3, #2
 800442c:	6033      	strmi	r3, [r6, #0]
 800442e:	6825      	ldr	r5, [r4, #0]
 8004430:	f015 0506 	ands.w	r5, r5, #6
 8004434:	d106      	bne.n	8004444 <_printf_common+0x48>
 8004436:	f104 0a19 	add.w	sl, r4, #25
 800443a:	68e3      	ldr	r3, [r4, #12]
 800443c:	6832      	ldr	r2, [r6, #0]
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	42ab      	cmp	r3, r5
 8004442:	dc2b      	bgt.n	800449c <_printf_common+0xa0>
 8004444:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004448:	1e13      	subs	r3, r2, #0
 800444a:	6822      	ldr	r2, [r4, #0]
 800444c:	bf18      	it	ne
 800444e:	2301      	movne	r3, #1
 8004450:	0692      	lsls	r2, r2, #26
 8004452:	d430      	bmi.n	80044b6 <_printf_common+0xba>
 8004454:	4649      	mov	r1, r9
 8004456:	4638      	mov	r0, r7
 8004458:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800445c:	47c0      	blx	r8
 800445e:	3001      	adds	r0, #1
 8004460:	d023      	beq.n	80044aa <_printf_common+0xae>
 8004462:	6823      	ldr	r3, [r4, #0]
 8004464:	6922      	ldr	r2, [r4, #16]
 8004466:	f003 0306 	and.w	r3, r3, #6
 800446a:	2b04      	cmp	r3, #4
 800446c:	bf14      	ite	ne
 800446e:	2500      	movne	r5, #0
 8004470:	6833      	ldreq	r3, [r6, #0]
 8004472:	f04f 0600 	mov.w	r6, #0
 8004476:	bf08      	it	eq
 8004478:	68e5      	ldreq	r5, [r4, #12]
 800447a:	f104 041a 	add.w	r4, r4, #26
 800447e:	bf08      	it	eq
 8004480:	1aed      	subeq	r5, r5, r3
 8004482:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004486:	bf08      	it	eq
 8004488:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800448c:	4293      	cmp	r3, r2
 800448e:	bfc4      	itt	gt
 8004490:	1a9b      	subgt	r3, r3, r2
 8004492:	18ed      	addgt	r5, r5, r3
 8004494:	42b5      	cmp	r5, r6
 8004496:	d11a      	bne.n	80044ce <_printf_common+0xd2>
 8004498:	2000      	movs	r0, #0
 800449a:	e008      	b.n	80044ae <_printf_common+0xb2>
 800449c:	2301      	movs	r3, #1
 800449e:	4652      	mov	r2, sl
 80044a0:	4649      	mov	r1, r9
 80044a2:	4638      	mov	r0, r7
 80044a4:	47c0      	blx	r8
 80044a6:	3001      	adds	r0, #1
 80044a8:	d103      	bne.n	80044b2 <_printf_common+0xb6>
 80044aa:	f04f 30ff 	mov.w	r0, #4294967295
 80044ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044b2:	3501      	adds	r5, #1
 80044b4:	e7c1      	b.n	800443a <_printf_common+0x3e>
 80044b6:	2030      	movs	r0, #48	; 0x30
 80044b8:	18e1      	adds	r1, r4, r3
 80044ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044be:	1c5a      	adds	r2, r3, #1
 80044c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044c4:	4422      	add	r2, r4
 80044c6:	3302      	adds	r3, #2
 80044c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044cc:	e7c2      	b.n	8004454 <_printf_common+0x58>
 80044ce:	2301      	movs	r3, #1
 80044d0:	4622      	mov	r2, r4
 80044d2:	4649      	mov	r1, r9
 80044d4:	4638      	mov	r0, r7
 80044d6:	47c0      	blx	r8
 80044d8:	3001      	adds	r0, #1
 80044da:	d0e6      	beq.n	80044aa <_printf_common+0xae>
 80044dc:	3601      	adds	r6, #1
 80044de:	e7d9      	b.n	8004494 <_printf_common+0x98>

080044e0 <_printf_i>:
 80044e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044e4:	7e0f      	ldrb	r7, [r1, #24]
 80044e6:	4691      	mov	r9, r2
 80044e8:	2f78      	cmp	r7, #120	; 0x78
 80044ea:	4680      	mov	r8, r0
 80044ec:	460c      	mov	r4, r1
 80044ee:	469a      	mov	sl, r3
 80044f0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044f6:	d807      	bhi.n	8004508 <_printf_i+0x28>
 80044f8:	2f62      	cmp	r7, #98	; 0x62
 80044fa:	d80a      	bhi.n	8004512 <_printf_i+0x32>
 80044fc:	2f00      	cmp	r7, #0
 80044fe:	f000 80d5 	beq.w	80046ac <_printf_i+0x1cc>
 8004502:	2f58      	cmp	r7, #88	; 0x58
 8004504:	f000 80c1 	beq.w	800468a <_printf_i+0x1aa>
 8004508:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800450c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004510:	e03a      	b.n	8004588 <_printf_i+0xa8>
 8004512:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004516:	2b15      	cmp	r3, #21
 8004518:	d8f6      	bhi.n	8004508 <_printf_i+0x28>
 800451a:	a101      	add	r1, pc, #4	; (adr r1, 8004520 <_printf_i+0x40>)
 800451c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004520:	08004579 	.word	0x08004579
 8004524:	0800458d 	.word	0x0800458d
 8004528:	08004509 	.word	0x08004509
 800452c:	08004509 	.word	0x08004509
 8004530:	08004509 	.word	0x08004509
 8004534:	08004509 	.word	0x08004509
 8004538:	0800458d 	.word	0x0800458d
 800453c:	08004509 	.word	0x08004509
 8004540:	08004509 	.word	0x08004509
 8004544:	08004509 	.word	0x08004509
 8004548:	08004509 	.word	0x08004509
 800454c:	08004693 	.word	0x08004693
 8004550:	080045b9 	.word	0x080045b9
 8004554:	0800464d 	.word	0x0800464d
 8004558:	08004509 	.word	0x08004509
 800455c:	08004509 	.word	0x08004509
 8004560:	080046b5 	.word	0x080046b5
 8004564:	08004509 	.word	0x08004509
 8004568:	080045b9 	.word	0x080045b9
 800456c:	08004509 	.word	0x08004509
 8004570:	08004509 	.word	0x08004509
 8004574:	08004655 	.word	0x08004655
 8004578:	682b      	ldr	r3, [r5, #0]
 800457a:	1d1a      	adds	r2, r3, #4
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	602a      	str	r2, [r5, #0]
 8004580:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004584:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004588:	2301      	movs	r3, #1
 800458a:	e0a0      	b.n	80046ce <_printf_i+0x1ee>
 800458c:	6820      	ldr	r0, [r4, #0]
 800458e:	682b      	ldr	r3, [r5, #0]
 8004590:	0607      	lsls	r7, r0, #24
 8004592:	f103 0104 	add.w	r1, r3, #4
 8004596:	6029      	str	r1, [r5, #0]
 8004598:	d501      	bpl.n	800459e <_printf_i+0xbe>
 800459a:	681e      	ldr	r6, [r3, #0]
 800459c:	e003      	b.n	80045a6 <_printf_i+0xc6>
 800459e:	0646      	lsls	r6, r0, #25
 80045a0:	d5fb      	bpl.n	800459a <_printf_i+0xba>
 80045a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80045a6:	2e00      	cmp	r6, #0
 80045a8:	da03      	bge.n	80045b2 <_printf_i+0xd2>
 80045aa:	232d      	movs	r3, #45	; 0x2d
 80045ac:	4276      	negs	r6, r6
 80045ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045b2:	230a      	movs	r3, #10
 80045b4:	4859      	ldr	r0, [pc, #356]	; (800471c <_printf_i+0x23c>)
 80045b6:	e012      	b.n	80045de <_printf_i+0xfe>
 80045b8:	682b      	ldr	r3, [r5, #0]
 80045ba:	6820      	ldr	r0, [r4, #0]
 80045bc:	1d19      	adds	r1, r3, #4
 80045be:	6029      	str	r1, [r5, #0]
 80045c0:	0605      	lsls	r5, r0, #24
 80045c2:	d501      	bpl.n	80045c8 <_printf_i+0xe8>
 80045c4:	681e      	ldr	r6, [r3, #0]
 80045c6:	e002      	b.n	80045ce <_printf_i+0xee>
 80045c8:	0641      	lsls	r1, r0, #25
 80045ca:	d5fb      	bpl.n	80045c4 <_printf_i+0xe4>
 80045cc:	881e      	ldrh	r6, [r3, #0]
 80045ce:	2f6f      	cmp	r7, #111	; 0x6f
 80045d0:	bf0c      	ite	eq
 80045d2:	2308      	moveq	r3, #8
 80045d4:	230a      	movne	r3, #10
 80045d6:	4851      	ldr	r0, [pc, #324]	; (800471c <_printf_i+0x23c>)
 80045d8:	2100      	movs	r1, #0
 80045da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045de:	6865      	ldr	r5, [r4, #4]
 80045e0:	2d00      	cmp	r5, #0
 80045e2:	bfa8      	it	ge
 80045e4:	6821      	ldrge	r1, [r4, #0]
 80045e6:	60a5      	str	r5, [r4, #8]
 80045e8:	bfa4      	itt	ge
 80045ea:	f021 0104 	bicge.w	r1, r1, #4
 80045ee:	6021      	strge	r1, [r4, #0]
 80045f0:	b90e      	cbnz	r6, 80045f6 <_printf_i+0x116>
 80045f2:	2d00      	cmp	r5, #0
 80045f4:	d04b      	beq.n	800468e <_printf_i+0x1ae>
 80045f6:	4615      	mov	r5, r2
 80045f8:	fbb6 f1f3 	udiv	r1, r6, r3
 80045fc:	fb03 6711 	mls	r7, r3, r1, r6
 8004600:	5dc7      	ldrb	r7, [r0, r7]
 8004602:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004606:	4637      	mov	r7, r6
 8004608:	42bb      	cmp	r3, r7
 800460a:	460e      	mov	r6, r1
 800460c:	d9f4      	bls.n	80045f8 <_printf_i+0x118>
 800460e:	2b08      	cmp	r3, #8
 8004610:	d10b      	bne.n	800462a <_printf_i+0x14a>
 8004612:	6823      	ldr	r3, [r4, #0]
 8004614:	07de      	lsls	r6, r3, #31
 8004616:	d508      	bpl.n	800462a <_printf_i+0x14a>
 8004618:	6923      	ldr	r3, [r4, #16]
 800461a:	6861      	ldr	r1, [r4, #4]
 800461c:	4299      	cmp	r1, r3
 800461e:	bfde      	ittt	le
 8004620:	2330      	movle	r3, #48	; 0x30
 8004622:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004626:	f105 35ff 	addle.w	r5, r5, #4294967295
 800462a:	1b52      	subs	r2, r2, r5
 800462c:	6122      	str	r2, [r4, #16]
 800462e:	464b      	mov	r3, r9
 8004630:	4621      	mov	r1, r4
 8004632:	4640      	mov	r0, r8
 8004634:	f8cd a000 	str.w	sl, [sp]
 8004638:	aa03      	add	r2, sp, #12
 800463a:	f7ff fedf 	bl	80043fc <_printf_common>
 800463e:	3001      	adds	r0, #1
 8004640:	d14a      	bne.n	80046d8 <_printf_i+0x1f8>
 8004642:	f04f 30ff 	mov.w	r0, #4294967295
 8004646:	b004      	add	sp, #16
 8004648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	f043 0320 	orr.w	r3, r3, #32
 8004652:	6023      	str	r3, [r4, #0]
 8004654:	2778      	movs	r7, #120	; 0x78
 8004656:	4832      	ldr	r0, [pc, #200]	; (8004720 <_printf_i+0x240>)
 8004658:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800465c:	6823      	ldr	r3, [r4, #0]
 800465e:	6829      	ldr	r1, [r5, #0]
 8004660:	061f      	lsls	r7, r3, #24
 8004662:	f851 6b04 	ldr.w	r6, [r1], #4
 8004666:	d402      	bmi.n	800466e <_printf_i+0x18e>
 8004668:	065f      	lsls	r7, r3, #25
 800466a:	bf48      	it	mi
 800466c:	b2b6      	uxthmi	r6, r6
 800466e:	07df      	lsls	r7, r3, #31
 8004670:	bf48      	it	mi
 8004672:	f043 0320 	orrmi.w	r3, r3, #32
 8004676:	6029      	str	r1, [r5, #0]
 8004678:	bf48      	it	mi
 800467a:	6023      	strmi	r3, [r4, #0]
 800467c:	b91e      	cbnz	r6, 8004686 <_printf_i+0x1a6>
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	f023 0320 	bic.w	r3, r3, #32
 8004684:	6023      	str	r3, [r4, #0]
 8004686:	2310      	movs	r3, #16
 8004688:	e7a6      	b.n	80045d8 <_printf_i+0xf8>
 800468a:	4824      	ldr	r0, [pc, #144]	; (800471c <_printf_i+0x23c>)
 800468c:	e7e4      	b.n	8004658 <_printf_i+0x178>
 800468e:	4615      	mov	r5, r2
 8004690:	e7bd      	b.n	800460e <_printf_i+0x12e>
 8004692:	682b      	ldr	r3, [r5, #0]
 8004694:	6826      	ldr	r6, [r4, #0]
 8004696:	1d18      	adds	r0, r3, #4
 8004698:	6961      	ldr	r1, [r4, #20]
 800469a:	6028      	str	r0, [r5, #0]
 800469c:	0635      	lsls	r5, r6, #24
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	d501      	bpl.n	80046a6 <_printf_i+0x1c6>
 80046a2:	6019      	str	r1, [r3, #0]
 80046a4:	e002      	b.n	80046ac <_printf_i+0x1cc>
 80046a6:	0670      	lsls	r0, r6, #25
 80046a8:	d5fb      	bpl.n	80046a2 <_printf_i+0x1c2>
 80046aa:	8019      	strh	r1, [r3, #0]
 80046ac:	2300      	movs	r3, #0
 80046ae:	4615      	mov	r5, r2
 80046b0:	6123      	str	r3, [r4, #16]
 80046b2:	e7bc      	b.n	800462e <_printf_i+0x14e>
 80046b4:	682b      	ldr	r3, [r5, #0]
 80046b6:	2100      	movs	r1, #0
 80046b8:	1d1a      	adds	r2, r3, #4
 80046ba:	602a      	str	r2, [r5, #0]
 80046bc:	681d      	ldr	r5, [r3, #0]
 80046be:	6862      	ldr	r2, [r4, #4]
 80046c0:	4628      	mov	r0, r5
 80046c2:	f000 f9d5 	bl	8004a70 <memchr>
 80046c6:	b108      	cbz	r0, 80046cc <_printf_i+0x1ec>
 80046c8:	1b40      	subs	r0, r0, r5
 80046ca:	6060      	str	r0, [r4, #4]
 80046cc:	6863      	ldr	r3, [r4, #4]
 80046ce:	6123      	str	r3, [r4, #16]
 80046d0:	2300      	movs	r3, #0
 80046d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046d6:	e7aa      	b.n	800462e <_printf_i+0x14e>
 80046d8:	462a      	mov	r2, r5
 80046da:	4649      	mov	r1, r9
 80046dc:	4640      	mov	r0, r8
 80046de:	6923      	ldr	r3, [r4, #16]
 80046e0:	47d0      	blx	sl
 80046e2:	3001      	adds	r0, #1
 80046e4:	d0ad      	beq.n	8004642 <_printf_i+0x162>
 80046e6:	6823      	ldr	r3, [r4, #0]
 80046e8:	079b      	lsls	r3, r3, #30
 80046ea:	d413      	bmi.n	8004714 <_printf_i+0x234>
 80046ec:	68e0      	ldr	r0, [r4, #12]
 80046ee:	9b03      	ldr	r3, [sp, #12]
 80046f0:	4298      	cmp	r0, r3
 80046f2:	bfb8      	it	lt
 80046f4:	4618      	movlt	r0, r3
 80046f6:	e7a6      	b.n	8004646 <_printf_i+0x166>
 80046f8:	2301      	movs	r3, #1
 80046fa:	4632      	mov	r2, r6
 80046fc:	4649      	mov	r1, r9
 80046fe:	4640      	mov	r0, r8
 8004700:	47d0      	blx	sl
 8004702:	3001      	adds	r0, #1
 8004704:	d09d      	beq.n	8004642 <_printf_i+0x162>
 8004706:	3501      	adds	r5, #1
 8004708:	68e3      	ldr	r3, [r4, #12]
 800470a:	9903      	ldr	r1, [sp, #12]
 800470c:	1a5b      	subs	r3, r3, r1
 800470e:	42ab      	cmp	r3, r5
 8004710:	dcf2      	bgt.n	80046f8 <_printf_i+0x218>
 8004712:	e7eb      	b.n	80046ec <_printf_i+0x20c>
 8004714:	2500      	movs	r5, #0
 8004716:	f104 0619 	add.w	r6, r4, #25
 800471a:	e7f5      	b.n	8004708 <_printf_i+0x228>
 800471c:	08006bf4 	.word	0x08006bf4
 8004720:	08006c05 	.word	0x08006c05

08004724 <std>:
 8004724:	2300      	movs	r3, #0
 8004726:	b510      	push	{r4, lr}
 8004728:	4604      	mov	r4, r0
 800472a:	e9c0 3300 	strd	r3, r3, [r0]
 800472e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004732:	6083      	str	r3, [r0, #8]
 8004734:	8181      	strh	r1, [r0, #12]
 8004736:	6643      	str	r3, [r0, #100]	; 0x64
 8004738:	81c2      	strh	r2, [r0, #14]
 800473a:	6183      	str	r3, [r0, #24]
 800473c:	4619      	mov	r1, r3
 800473e:	2208      	movs	r2, #8
 8004740:	305c      	adds	r0, #92	; 0x5c
 8004742:	f000 f916 	bl	8004972 <memset>
 8004746:	4b05      	ldr	r3, [pc, #20]	; (800475c <std+0x38>)
 8004748:	6224      	str	r4, [r4, #32]
 800474a:	6263      	str	r3, [r4, #36]	; 0x24
 800474c:	4b04      	ldr	r3, [pc, #16]	; (8004760 <std+0x3c>)
 800474e:	62a3      	str	r3, [r4, #40]	; 0x28
 8004750:	4b04      	ldr	r3, [pc, #16]	; (8004764 <std+0x40>)
 8004752:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004754:	4b04      	ldr	r3, [pc, #16]	; (8004768 <std+0x44>)
 8004756:	6323      	str	r3, [r4, #48]	; 0x30
 8004758:	bd10      	pop	{r4, pc}
 800475a:	bf00      	nop
 800475c:	080048ed 	.word	0x080048ed
 8004760:	0800490f 	.word	0x0800490f
 8004764:	08004947 	.word	0x08004947
 8004768:	0800496b 	.word	0x0800496b

0800476c <stdio_exit_handler>:
 800476c:	4a02      	ldr	r2, [pc, #8]	; (8004778 <stdio_exit_handler+0xc>)
 800476e:	4903      	ldr	r1, [pc, #12]	; (800477c <stdio_exit_handler+0x10>)
 8004770:	4803      	ldr	r0, [pc, #12]	; (8004780 <stdio_exit_handler+0x14>)
 8004772:	f000 b869 	b.w	8004848 <_fwalk_sglue>
 8004776:	bf00      	nop
 8004778:	2000000c 	.word	0x2000000c
 800477c:	08006405 	.word	0x08006405
 8004780:	20000018 	.word	0x20000018

08004784 <cleanup_stdio>:
 8004784:	6841      	ldr	r1, [r0, #4]
 8004786:	4b0c      	ldr	r3, [pc, #48]	; (80047b8 <cleanup_stdio+0x34>)
 8004788:	b510      	push	{r4, lr}
 800478a:	4299      	cmp	r1, r3
 800478c:	4604      	mov	r4, r0
 800478e:	d001      	beq.n	8004794 <cleanup_stdio+0x10>
 8004790:	f001 fe38 	bl	8006404 <_fflush_r>
 8004794:	68a1      	ldr	r1, [r4, #8]
 8004796:	4b09      	ldr	r3, [pc, #36]	; (80047bc <cleanup_stdio+0x38>)
 8004798:	4299      	cmp	r1, r3
 800479a:	d002      	beq.n	80047a2 <cleanup_stdio+0x1e>
 800479c:	4620      	mov	r0, r4
 800479e:	f001 fe31 	bl	8006404 <_fflush_r>
 80047a2:	68e1      	ldr	r1, [r4, #12]
 80047a4:	4b06      	ldr	r3, [pc, #24]	; (80047c0 <cleanup_stdio+0x3c>)
 80047a6:	4299      	cmp	r1, r3
 80047a8:	d004      	beq.n	80047b4 <cleanup_stdio+0x30>
 80047aa:	4620      	mov	r0, r4
 80047ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047b0:	f001 be28 	b.w	8006404 <_fflush_r>
 80047b4:	bd10      	pop	{r4, pc}
 80047b6:	bf00      	nop
 80047b8:	20000348 	.word	0x20000348
 80047bc:	200003b0 	.word	0x200003b0
 80047c0:	20000418 	.word	0x20000418

080047c4 <global_stdio_init.part.0>:
 80047c4:	b510      	push	{r4, lr}
 80047c6:	4b0b      	ldr	r3, [pc, #44]	; (80047f4 <global_stdio_init.part.0+0x30>)
 80047c8:	4c0b      	ldr	r4, [pc, #44]	; (80047f8 <global_stdio_init.part.0+0x34>)
 80047ca:	4a0c      	ldr	r2, [pc, #48]	; (80047fc <global_stdio_init.part.0+0x38>)
 80047cc:	4620      	mov	r0, r4
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	2104      	movs	r1, #4
 80047d2:	2200      	movs	r2, #0
 80047d4:	f7ff ffa6 	bl	8004724 <std>
 80047d8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80047dc:	2201      	movs	r2, #1
 80047de:	2109      	movs	r1, #9
 80047e0:	f7ff ffa0 	bl	8004724 <std>
 80047e4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80047e8:	2202      	movs	r2, #2
 80047ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047ee:	2112      	movs	r1, #18
 80047f0:	f7ff bf98 	b.w	8004724 <std>
 80047f4:	20000480 	.word	0x20000480
 80047f8:	20000348 	.word	0x20000348
 80047fc:	0800476d 	.word	0x0800476d

08004800 <__sfp_lock_acquire>:
 8004800:	4801      	ldr	r0, [pc, #4]	; (8004808 <__sfp_lock_acquire+0x8>)
 8004802:	f000 b933 	b.w	8004a6c <__retarget_lock_acquire_recursive>
 8004806:	bf00      	nop
 8004808:	20000489 	.word	0x20000489

0800480c <__sfp_lock_release>:
 800480c:	4801      	ldr	r0, [pc, #4]	; (8004814 <__sfp_lock_release+0x8>)
 800480e:	f000 b92e 	b.w	8004a6e <__retarget_lock_release_recursive>
 8004812:	bf00      	nop
 8004814:	20000489 	.word	0x20000489

08004818 <__sinit>:
 8004818:	b510      	push	{r4, lr}
 800481a:	4604      	mov	r4, r0
 800481c:	f7ff fff0 	bl	8004800 <__sfp_lock_acquire>
 8004820:	6a23      	ldr	r3, [r4, #32]
 8004822:	b11b      	cbz	r3, 800482c <__sinit+0x14>
 8004824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004828:	f7ff bff0 	b.w	800480c <__sfp_lock_release>
 800482c:	4b04      	ldr	r3, [pc, #16]	; (8004840 <__sinit+0x28>)
 800482e:	6223      	str	r3, [r4, #32]
 8004830:	4b04      	ldr	r3, [pc, #16]	; (8004844 <__sinit+0x2c>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1f5      	bne.n	8004824 <__sinit+0xc>
 8004838:	f7ff ffc4 	bl	80047c4 <global_stdio_init.part.0>
 800483c:	e7f2      	b.n	8004824 <__sinit+0xc>
 800483e:	bf00      	nop
 8004840:	08004785 	.word	0x08004785
 8004844:	20000480 	.word	0x20000480

08004848 <_fwalk_sglue>:
 8004848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800484c:	4607      	mov	r7, r0
 800484e:	4688      	mov	r8, r1
 8004850:	4614      	mov	r4, r2
 8004852:	2600      	movs	r6, #0
 8004854:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004858:	f1b9 0901 	subs.w	r9, r9, #1
 800485c:	d505      	bpl.n	800486a <_fwalk_sglue+0x22>
 800485e:	6824      	ldr	r4, [r4, #0]
 8004860:	2c00      	cmp	r4, #0
 8004862:	d1f7      	bne.n	8004854 <_fwalk_sglue+0xc>
 8004864:	4630      	mov	r0, r6
 8004866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800486a:	89ab      	ldrh	r3, [r5, #12]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d907      	bls.n	8004880 <_fwalk_sglue+0x38>
 8004870:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004874:	3301      	adds	r3, #1
 8004876:	d003      	beq.n	8004880 <_fwalk_sglue+0x38>
 8004878:	4629      	mov	r1, r5
 800487a:	4638      	mov	r0, r7
 800487c:	47c0      	blx	r8
 800487e:	4306      	orrs	r6, r0
 8004880:	3568      	adds	r5, #104	; 0x68
 8004882:	e7e9      	b.n	8004858 <_fwalk_sglue+0x10>

08004884 <sniprintf>:
 8004884:	b40c      	push	{r2, r3}
 8004886:	b530      	push	{r4, r5, lr}
 8004888:	4b17      	ldr	r3, [pc, #92]	; (80048e8 <sniprintf+0x64>)
 800488a:	1e0c      	subs	r4, r1, #0
 800488c:	681d      	ldr	r5, [r3, #0]
 800488e:	b09d      	sub	sp, #116	; 0x74
 8004890:	da08      	bge.n	80048a4 <sniprintf+0x20>
 8004892:	238b      	movs	r3, #139	; 0x8b
 8004894:	f04f 30ff 	mov.w	r0, #4294967295
 8004898:	602b      	str	r3, [r5, #0]
 800489a:	b01d      	add	sp, #116	; 0x74
 800489c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80048a0:	b002      	add	sp, #8
 80048a2:	4770      	bx	lr
 80048a4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80048a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80048ac:	bf0c      	ite	eq
 80048ae:	4623      	moveq	r3, r4
 80048b0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80048b4:	9304      	str	r3, [sp, #16]
 80048b6:	9307      	str	r3, [sp, #28]
 80048b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80048bc:	9002      	str	r0, [sp, #8]
 80048be:	9006      	str	r0, [sp, #24]
 80048c0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80048c4:	4628      	mov	r0, r5
 80048c6:	ab21      	add	r3, sp, #132	; 0x84
 80048c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80048ca:	a902      	add	r1, sp, #8
 80048cc:	9301      	str	r3, [sp, #4]
 80048ce:	f001 fc19 	bl	8006104 <_svfiprintf_r>
 80048d2:	1c43      	adds	r3, r0, #1
 80048d4:	bfbc      	itt	lt
 80048d6:	238b      	movlt	r3, #139	; 0x8b
 80048d8:	602b      	strlt	r3, [r5, #0]
 80048da:	2c00      	cmp	r4, #0
 80048dc:	d0dd      	beq.n	800489a <sniprintf+0x16>
 80048de:	2200      	movs	r2, #0
 80048e0:	9b02      	ldr	r3, [sp, #8]
 80048e2:	701a      	strb	r2, [r3, #0]
 80048e4:	e7d9      	b.n	800489a <sniprintf+0x16>
 80048e6:	bf00      	nop
 80048e8:	20000064 	.word	0x20000064

080048ec <__sread>:
 80048ec:	b510      	push	{r4, lr}
 80048ee:	460c      	mov	r4, r1
 80048f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f4:	f000 f86c 	bl	80049d0 <_read_r>
 80048f8:	2800      	cmp	r0, #0
 80048fa:	bfab      	itete	ge
 80048fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80048fe:	89a3      	ldrhlt	r3, [r4, #12]
 8004900:	181b      	addge	r3, r3, r0
 8004902:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004906:	bfac      	ite	ge
 8004908:	6563      	strge	r3, [r4, #84]	; 0x54
 800490a:	81a3      	strhlt	r3, [r4, #12]
 800490c:	bd10      	pop	{r4, pc}

0800490e <__swrite>:
 800490e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004912:	461f      	mov	r7, r3
 8004914:	898b      	ldrh	r3, [r1, #12]
 8004916:	4605      	mov	r5, r0
 8004918:	05db      	lsls	r3, r3, #23
 800491a:	460c      	mov	r4, r1
 800491c:	4616      	mov	r6, r2
 800491e:	d505      	bpl.n	800492c <__swrite+0x1e>
 8004920:	2302      	movs	r3, #2
 8004922:	2200      	movs	r2, #0
 8004924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004928:	f000 f840 	bl	80049ac <_lseek_r>
 800492c:	89a3      	ldrh	r3, [r4, #12]
 800492e:	4632      	mov	r2, r6
 8004930:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004934:	81a3      	strh	r3, [r4, #12]
 8004936:	4628      	mov	r0, r5
 8004938:	463b      	mov	r3, r7
 800493a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800493e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004942:	f000 b857 	b.w	80049f4 <_write_r>

08004946 <__sseek>:
 8004946:	b510      	push	{r4, lr}
 8004948:	460c      	mov	r4, r1
 800494a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800494e:	f000 f82d 	bl	80049ac <_lseek_r>
 8004952:	1c43      	adds	r3, r0, #1
 8004954:	89a3      	ldrh	r3, [r4, #12]
 8004956:	bf15      	itete	ne
 8004958:	6560      	strne	r0, [r4, #84]	; 0x54
 800495a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800495e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004962:	81a3      	strheq	r3, [r4, #12]
 8004964:	bf18      	it	ne
 8004966:	81a3      	strhne	r3, [r4, #12]
 8004968:	bd10      	pop	{r4, pc}

0800496a <__sclose>:
 800496a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800496e:	f000 b80d 	b.w	800498c <_close_r>

08004972 <memset>:
 8004972:	4603      	mov	r3, r0
 8004974:	4402      	add	r2, r0
 8004976:	4293      	cmp	r3, r2
 8004978:	d100      	bne.n	800497c <memset+0xa>
 800497a:	4770      	bx	lr
 800497c:	f803 1b01 	strb.w	r1, [r3], #1
 8004980:	e7f9      	b.n	8004976 <memset+0x4>
	...

08004984 <_localeconv_r>:
 8004984:	4800      	ldr	r0, [pc, #0]	; (8004988 <_localeconv_r+0x4>)
 8004986:	4770      	bx	lr
 8004988:	20000158 	.word	0x20000158

0800498c <_close_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	2300      	movs	r3, #0
 8004990:	4d05      	ldr	r5, [pc, #20]	; (80049a8 <_close_r+0x1c>)
 8004992:	4604      	mov	r4, r0
 8004994:	4608      	mov	r0, r1
 8004996:	602b      	str	r3, [r5, #0]
 8004998:	f7fc fce4 	bl	8001364 <_close>
 800499c:	1c43      	adds	r3, r0, #1
 800499e:	d102      	bne.n	80049a6 <_close_r+0x1a>
 80049a0:	682b      	ldr	r3, [r5, #0]
 80049a2:	b103      	cbz	r3, 80049a6 <_close_r+0x1a>
 80049a4:	6023      	str	r3, [r4, #0]
 80049a6:	bd38      	pop	{r3, r4, r5, pc}
 80049a8:	20000484 	.word	0x20000484

080049ac <_lseek_r>:
 80049ac:	b538      	push	{r3, r4, r5, lr}
 80049ae:	4604      	mov	r4, r0
 80049b0:	4608      	mov	r0, r1
 80049b2:	4611      	mov	r1, r2
 80049b4:	2200      	movs	r2, #0
 80049b6:	4d05      	ldr	r5, [pc, #20]	; (80049cc <_lseek_r+0x20>)
 80049b8:	602a      	str	r2, [r5, #0]
 80049ba:	461a      	mov	r2, r3
 80049bc:	f7fc fcf6 	bl	80013ac <_lseek>
 80049c0:	1c43      	adds	r3, r0, #1
 80049c2:	d102      	bne.n	80049ca <_lseek_r+0x1e>
 80049c4:	682b      	ldr	r3, [r5, #0]
 80049c6:	b103      	cbz	r3, 80049ca <_lseek_r+0x1e>
 80049c8:	6023      	str	r3, [r4, #0]
 80049ca:	bd38      	pop	{r3, r4, r5, pc}
 80049cc:	20000484 	.word	0x20000484

080049d0 <_read_r>:
 80049d0:	b538      	push	{r3, r4, r5, lr}
 80049d2:	4604      	mov	r4, r0
 80049d4:	4608      	mov	r0, r1
 80049d6:	4611      	mov	r1, r2
 80049d8:	2200      	movs	r2, #0
 80049da:	4d05      	ldr	r5, [pc, #20]	; (80049f0 <_read_r+0x20>)
 80049dc:	602a      	str	r2, [r5, #0]
 80049de:	461a      	mov	r2, r3
 80049e0:	f7fc fc87 	bl	80012f2 <_read>
 80049e4:	1c43      	adds	r3, r0, #1
 80049e6:	d102      	bne.n	80049ee <_read_r+0x1e>
 80049e8:	682b      	ldr	r3, [r5, #0]
 80049ea:	b103      	cbz	r3, 80049ee <_read_r+0x1e>
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	bd38      	pop	{r3, r4, r5, pc}
 80049f0:	20000484 	.word	0x20000484

080049f4 <_write_r>:
 80049f4:	b538      	push	{r3, r4, r5, lr}
 80049f6:	4604      	mov	r4, r0
 80049f8:	4608      	mov	r0, r1
 80049fa:	4611      	mov	r1, r2
 80049fc:	2200      	movs	r2, #0
 80049fe:	4d05      	ldr	r5, [pc, #20]	; (8004a14 <_write_r+0x20>)
 8004a00:	602a      	str	r2, [r5, #0]
 8004a02:	461a      	mov	r2, r3
 8004a04:	f7fc fc92 	bl	800132c <_write>
 8004a08:	1c43      	adds	r3, r0, #1
 8004a0a:	d102      	bne.n	8004a12 <_write_r+0x1e>
 8004a0c:	682b      	ldr	r3, [r5, #0]
 8004a0e:	b103      	cbz	r3, 8004a12 <_write_r+0x1e>
 8004a10:	6023      	str	r3, [r4, #0]
 8004a12:	bd38      	pop	{r3, r4, r5, pc}
 8004a14:	20000484 	.word	0x20000484

08004a18 <__errno>:
 8004a18:	4b01      	ldr	r3, [pc, #4]	; (8004a20 <__errno+0x8>)
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	20000064 	.word	0x20000064

08004a24 <__libc_init_array>:
 8004a24:	b570      	push	{r4, r5, r6, lr}
 8004a26:	2600      	movs	r6, #0
 8004a28:	4d0c      	ldr	r5, [pc, #48]	; (8004a5c <__libc_init_array+0x38>)
 8004a2a:	4c0d      	ldr	r4, [pc, #52]	; (8004a60 <__libc_init_array+0x3c>)
 8004a2c:	1b64      	subs	r4, r4, r5
 8004a2e:	10a4      	asrs	r4, r4, #2
 8004a30:	42a6      	cmp	r6, r4
 8004a32:	d109      	bne.n	8004a48 <__libc_init_array+0x24>
 8004a34:	f002 f886 	bl	8006b44 <_init>
 8004a38:	2600      	movs	r6, #0
 8004a3a:	4d0a      	ldr	r5, [pc, #40]	; (8004a64 <__libc_init_array+0x40>)
 8004a3c:	4c0a      	ldr	r4, [pc, #40]	; (8004a68 <__libc_init_array+0x44>)
 8004a3e:	1b64      	subs	r4, r4, r5
 8004a40:	10a4      	asrs	r4, r4, #2
 8004a42:	42a6      	cmp	r6, r4
 8004a44:	d105      	bne.n	8004a52 <__libc_init_array+0x2e>
 8004a46:	bd70      	pop	{r4, r5, r6, pc}
 8004a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a4c:	4798      	blx	r3
 8004a4e:	3601      	adds	r6, #1
 8004a50:	e7ee      	b.n	8004a30 <__libc_init_array+0xc>
 8004a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a56:	4798      	blx	r3
 8004a58:	3601      	adds	r6, #1
 8004a5a:	e7f2      	b.n	8004a42 <__libc_init_array+0x1e>
 8004a5c:	08006f54 	.word	0x08006f54
 8004a60:	08006f54 	.word	0x08006f54
 8004a64:	08006f54 	.word	0x08006f54
 8004a68:	08006f58 	.word	0x08006f58

08004a6c <__retarget_lock_acquire_recursive>:
 8004a6c:	4770      	bx	lr

08004a6e <__retarget_lock_release_recursive>:
 8004a6e:	4770      	bx	lr

08004a70 <memchr>:
 8004a70:	4603      	mov	r3, r0
 8004a72:	b510      	push	{r4, lr}
 8004a74:	b2c9      	uxtb	r1, r1
 8004a76:	4402      	add	r2, r0
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	d101      	bne.n	8004a82 <memchr+0x12>
 8004a7e:	2000      	movs	r0, #0
 8004a80:	e003      	b.n	8004a8a <memchr+0x1a>
 8004a82:	7804      	ldrb	r4, [r0, #0]
 8004a84:	3301      	adds	r3, #1
 8004a86:	428c      	cmp	r4, r1
 8004a88:	d1f6      	bne.n	8004a78 <memchr+0x8>
 8004a8a:	bd10      	pop	{r4, pc}

08004a8c <quorem>:
 8004a8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a90:	6903      	ldr	r3, [r0, #16]
 8004a92:	690c      	ldr	r4, [r1, #16]
 8004a94:	4607      	mov	r7, r0
 8004a96:	42a3      	cmp	r3, r4
 8004a98:	db7f      	blt.n	8004b9a <quorem+0x10e>
 8004a9a:	3c01      	subs	r4, #1
 8004a9c:	f100 0514 	add.w	r5, r0, #20
 8004aa0:	f101 0814 	add.w	r8, r1, #20
 8004aa4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004aa8:	9301      	str	r3, [sp, #4]
 8004aaa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004aae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	fbb2 f6f3 	udiv	r6, r2, r3
 8004aba:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004abe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004ac2:	d331      	bcc.n	8004b28 <quorem+0x9c>
 8004ac4:	f04f 0e00 	mov.w	lr, #0
 8004ac8:	4640      	mov	r0, r8
 8004aca:	46ac      	mov	ip, r5
 8004acc:	46f2      	mov	sl, lr
 8004ace:	f850 2b04 	ldr.w	r2, [r0], #4
 8004ad2:	b293      	uxth	r3, r2
 8004ad4:	fb06 e303 	mla	r3, r6, r3, lr
 8004ad8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004adc:	0c1a      	lsrs	r2, r3, #16
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	fb06 220e 	mla	r2, r6, lr, r2
 8004ae4:	ebaa 0303 	sub.w	r3, sl, r3
 8004ae8:	f8dc a000 	ldr.w	sl, [ip]
 8004aec:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004af0:	fa1f fa8a 	uxth.w	sl, sl
 8004af4:	4453      	add	r3, sl
 8004af6:	f8dc a000 	ldr.w	sl, [ip]
 8004afa:	b292      	uxth	r2, r2
 8004afc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004b00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b0a:	4581      	cmp	r9, r0
 8004b0c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004b10:	f84c 3b04 	str.w	r3, [ip], #4
 8004b14:	d2db      	bcs.n	8004ace <quorem+0x42>
 8004b16:	f855 300b 	ldr.w	r3, [r5, fp]
 8004b1a:	b92b      	cbnz	r3, 8004b28 <quorem+0x9c>
 8004b1c:	9b01      	ldr	r3, [sp, #4]
 8004b1e:	3b04      	subs	r3, #4
 8004b20:	429d      	cmp	r5, r3
 8004b22:	461a      	mov	r2, r3
 8004b24:	d32d      	bcc.n	8004b82 <quorem+0xf6>
 8004b26:	613c      	str	r4, [r7, #16]
 8004b28:	4638      	mov	r0, r7
 8004b2a:	f001 f993 	bl	8005e54 <__mcmp>
 8004b2e:	2800      	cmp	r0, #0
 8004b30:	db23      	blt.n	8004b7a <quorem+0xee>
 8004b32:	4629      	mov	r1, r5
 8004b34:	2000      	movs	r0, #0
 8004b36:	3601      	adds	r6, #1
 8004b38:	f858 2b04 	ldr.w	r2, [r8], #4
 8004b3c:	f8d1 c000 	ldr.w	ip, [r1]
 8004b40:	b293      	uxth	r3, r2
 8004b42:	1ac3      	subs	r3, r0, r3
 8004b44:	0c12      	lsrs	r2, r2, #16
 8004b46:	fa1f f08c 	uxth.w	r0, ip
 8004b4a:	4403      	add	r3, r0
 8004b4c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004b50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b5a:	45c1      	cmp	r9, r8
 8004b5c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004b60:	f841 3b04 	str.w	r3, [r1], #4
 8004b64:	d2e8      	bcs.n	8004b38 <quorem+0xac>
 8004b66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b6e:	b922      	cbnz	r2, 8004b7a <quorem+0xee>
 8004b70:	3b04      	subs	r3, #4
 8004b72:	429d      	cmp	r5, r3
 8004b74:	461a      	mov	r2, r3
 8004b76:	d30a      	bcc.n	8004b8e <quorem+0x102>
 8004b78:	613c      	str	r4, [r7, #16]
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	b003      	add	sp, #12
 8004b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b82:	6812      	ldr	r2, [r2, #0]
 8004b84:	3b04      	subs	r3, #4
 8004b86:	2a00      	cmp	r2, #0
 8004b88:	d1cd      	bne.n	8004b26 <quorem+0x9a>
 8004b8a:	3c01      	subs	r4, #1
 8004b8c:	e7c8      	b.n	8004b20 <quorem+0x94>
 8004b8e:	6812      	ldr	r2, [r2, #0]
 8004b90:	3b04      	subs	r3, #4
 8004b92:	2a00      	cmp	r2, #0
 8004b94:	d1f0      	bne.n	8004b78 <quorem+0xec>
 8004b96:	3c01      	subs	r4, #1
 8004b98:	e7eb      	b.n	8004b72 <quorem+0xe6>
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	e7ee      	b.n	8004b7c <quorem+0xf0>
	...

08004ba0 <_dtoa_r>:
 8004ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ba4:	4616      	mov	r6, r2
 8004ba6:	461f      	mov	r7, r3
 8004ba8:	69c4      	ldr	r4, [r0, #28]
 8004baa:	b099      	sub	sp, #100	; 0x64
 8004bac:	4605      	mov	r5, r0
 8004bae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004bb2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004bb6:	b974      	cbnz	r4, 8004bd6 <_dtoa_r+0x36>
 8004bb8:	2010      	movs	r0, #16
 8004bba:	f000 fe1d 	bl	80057f8 <malloc>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	61e8      	str	r0, [r5, #28]
 8004bc2:	b920      	cbnz	r0, 8004bce <_dtoa_r+0x2e>
 8004bc4:	21ef      	movs	r1, #239	; 0xef
 8004bc6:	4bac      	ldr	r3, [pc, #688]	; (8004e78 <_dtoa_r+0x2d8>)
 8004bc8:	48ac      	ldr	r0, [pc, #688]	; (8004e7c <_dtoa_r+0x2dc>)
 8004bca:	f001 fc7b 	bl	80064c4 <__assert_func>
 8004bce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004bd2:	6004      	str	r4, [r0, #0]
 8004bd4:	60c4      	str	r4, [r0, #12]
 8004bd6:	69eb      	ldr	r3, [r5, #28]
 8004bd8:	6819      	ldr	r1, [r3, #0]
 8004bda:	b151      	cbz	r1, 8004bf2 <_dtoa_r+0x52>
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	2301      	movs	r3, #1
 8004be0:	4093      	lsls	r3, r2
 8004be2:	604a      	str	r2, [r1, #4]
 8004be4:	608b      	str	r3, [r1, #8]
 8004be6:	4628      	mov	r0, r5
 8004be8:	f000 fefa 	bl	80059e0 <_Bfree>
 8004bec:	2200      	movs	r2, #0
 8004bee:	69eb      	ldr	r3, [r5, #28]
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	1e3b      	subs	r3, r7, #0
 8004bf4:	bfaf      	iteee	ge
 8004bf6:	2300      	movge	r3, #0
 8004bf8:	2201      	movlt	r2, #1
 8004bfa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004bfe:	9305      	strlt	r3, [sp, #20]
 8004c00:	bfa8      	it	ge
 8004c02:	f8c8 3000 	strge.w	r3, [r8]
 8004c06:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004c0a:	4b9d      	ldr	r3, [pc, #628]	; (8004e80 <_dtoa_r+0x2e0>)
 8004c0c:	bfb8      	it	lt
 8004c0e:	f8c8 2000 	strlt.w	r2, [r8]
 8004c12:	ea33 0309 	bics.w	r3, r3, r9
 8004c16:	d119      	bne.n	8004c4c <_dtoa_r+0xac>
 8004c18:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004c1e:	6013      	str	r3, [r2, #0]
 8004c20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004c24:	4333      	orrs	r3, r6
 8004c26:	f000 8589 	beq.w	800573c <_dtoa_r+0xb9c>
 8004c2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004c2c:	b953      	cbnz	r3, 8004c44 <_dtoa_r+0xa4>
 8004c2e:	4b95      	ldr	r3, [pc, #596]	; (8004e84 <_dtoa_r+0x2e4>)
 8004c30:	e023      	b.n	8004c7a <_dtoa_r+0xda>
 8004c32:	4b95      	ldr	r3, [pc, #596]	; (8004e88 <_dtoa_r+0x2e8>)
 8004c34:	9303      	str	r3, [sp, #12]
 8004c36:	3308      	adds	r3, #8
 8004c38:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004c3a:	6013      	str	r3, [r2, #0]
 8004c3c:	9803      	ldr	r0, [sp, #12]
 8004c3e:	b019      	add	sp, #100	; 0x64
 8004c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c44:	4b8f      	ldr	r3, [pc, #572]	; (8004e84 <_dtoa_r+0x2e4>)
 8004c46:	9303      	str	r3, [sp, #12]
 8004c48:	3303      	adds	r3, #3
 8004c4a:	e7f5      	b.n	8004c38 <_dtoa_r+0x98>
 8004c4c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004c50:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004c54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c58:	2200      	movs	r2, #0
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	f7fb feae 	bl	80009bc <__aeabi_dcmpeq>
 8004c60:	4680      	mov	r8, r0
 8004c62:	b160      	cbz	r0, 8004c7e <_dtoa_r+0xde>
 8004c64:	2301      	movs	r3, #1
 8004c66:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004c68:	6013      	str	r3, [r2, #0]
 8004c6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	f000 8562 	beq.w	8005736 <_dtoa_r+0xb96>
 8004c72:	4b86      	ldr	r3, [pc, #536]	; (8004e8c <_dtoa_r+0x2ec>)
 8004c74:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004c76:	6013      	str	r3, [r2, #0]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	9303      	str	r3, [sp, #12]
 8004c7c:	e7de      	b.n	8004c3c <_dtoa_r+0x9c>
 8004c7e:	ab16      	add	r3, sp, #88	; 0x58
 8004c80:	9301      	str	r3, [sp, #4]
 8004c82:	ab17      	add	r3, sp, #92	; 0x5c
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	4628      	mov	r0, r5
 8004c88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004c8c:	f001 f98a 	bl	8005fa4 <__d2b>
 8004c90:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004c94:	4682      	mov	sl, r0
 8004c96:	2c00      	cmp	r4, #0
 8004c98:	d07e      	beq.n	8004d98 <_dtoa_r+0x1f8>
 8004c9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ca0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004ca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ca8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004cac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004cb0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	4b75      	ldr	r3, [pc, #468]	; (8004e90 <_dtoa_r+0x2f0>)
 8004cba:	f7fb fa5f 	bl	800017c <__aeabi_dsub>
 8004cbe:	a368      	add	r3, pc, #416	; (adr r3, 8004e60 <_dtoa_r+0x2c0>)
 8004cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc4:	f7fb fc12 	bl	80004ec <__aeabi_dmul>
 8004cc8:	a367      	add	r3, pc, #412	; (adr r3, 8004e68 <_dtoa_r+0x2c8>)
 8004cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cce:	f7fb fa57 	bl	8000180 <__adddf3>
 8004cd2:	4606      	mov	r6, r0
 8004cd4:	4620      	mov	r0, r4
 8004cd6:	460f      	mov	r7, r1
 8004cd8:	f7fb fb9e 	bl	8000418 <__aeabi_i2d>
 8004cdc:	a364      	add	r3, pc, #400	; (adr r3, 8004e70 <_dtoa_r+0x2d0>)
 8004cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce2:	f7fb fc03 	bl	80004ec <__aeabi_dmul>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	460b      	mov	r3, r1
 8004cea:	4630      	mov	r0, r6
 8004cec:	4639      	mov	r1, r7
 8004cee:	f7fb fa47 	bl	8000180 <__adddf3>
 8004cf2:	4606      	mov	r6, r0
 8004cf4:	460f      	mov	r7, r1
 8004cf6:	f7fb fea9 	bl	8000a4c <__aeabi_d2iz>
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	4683      	mov	fp, r0
 8004cfe:	2300      	movs	r3, #0
 8004d00:	4630      	mov	r0, r6
 8004d02:	4639      	mov	r1, r7
 8004d04:	f7fb fe64 	bl	80009d0 <__aeabi_dcmplt>
 8004d08:	b148      	cbz	r0, 8004d1e <_dtoa_r+0x17e>
 8004d0a:	4658      	mov	r0, fp
 8004d0c:	f7fb fb84 	bl	8000418 <__aeabi_i2d>
 8004d10:	4632      	mov	r2, r6
 8004d12:	463b      	mov	r3, r7
 8004d14:	f7fb fe52 	bl	80009bc <__aeabi_dcmpeq>
 8004d18:	b908      	cbnz	r0, 8004d1e <_dtoa_r+0x17e>
 8004d1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d1e:	f1bb 0f16 	cmp.w	fp, #22
 8004d22:	d857      	bhi.n	8004dd4 <_dtoa_r+0x234>
 8004d24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d28:	4b5a      	ldr	r3, [pc, #360]	; (8004e94 <_dtoa_r+0x2f4>)
 8004d2a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d32:	f7fb fe4d 	bl	80009d0 <__aeabi_dcmplt>
 8004d36:	2800      	cmp	r0, #0
 8004d38:	d04e      	beq.n	8004dd8 <_dtoa_r+0x238>
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d40:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d42:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004d44:	1b1b      	subs	r3, r3, r4
 8004d46:	1e5a      	subs	r2, r3, #1
 8004d48:	bf46      	itte	mi
 8004d4a:	f1c3 0901 	rsbmi	r9, r3, #1
 8004d4e:	2300      	movmi	r3, #0
 8004d50:	f04f 0900 	movpl.w	r9, #0
 8004d54:	9209      	str	r2, [sp, #36]	; 0x24
 8004d56:	bf48      	it	mi
 8004d58:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004d5a:	f1bb 0f00 	cmp.w	fp, #0
 8004d5e:	db3d      	blt.n	8004ddc <_dtoa_r+0x23c>
 8004d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d62:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8004d66:	445b      	add	r3, fp
 8004d68:	9309      	str	r3, [sp, #36]	; 0x24
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	930a      	str	r3, [sp, #40]	; 0x28
 8004d6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d70:	2b09      	cmp	r3, #9
 8004d72:	d867      	bhi.n	8004e44 <_dtoa_r+0x2a4>
 8004d74:	2b05      	cmp	r3, #5
 8004d76:	bfc4      	itt	gt
 8004d78:	3b04      	subgt	r3, #4
 8004d7a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004d7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d7e:	bfc8      	it	gt
 8004d80:	2400      	movgt	r4, #0
 8004d82:	f1a3 0302 	sub.w	r3, r3, #2
 8004d86:	bfd8      	it	le
 8004d88:	2401      	movle	r4, #1
 8004d8a:	2b03      	cmp	r3, #3
 8004d8c:	f200 8086 	bhi.w	8004e9c <_dtoa_r+0x2fc>
 8004d90:	e8df f003 	tbb	[pc, r3]
 8004d94:	5637392c 	.word	0x5637392c
 8004d98:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004d9c:	441c      	add	r4, r3
 8004d9e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	bfc1      	itttt	gt
 8004da6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004daa:	fa09 f903 	lslgt.w	r9, r9, r3
 8004dae:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8004db2:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004db6:	bfd6      	itet	le
 8004db8:	f1c3 0320 	rsble	r3, r3, #32
 8004dbc:	ea49 0003 	orrgt.w	r0, r9, r3
 8004dc0:	fa06 f003 	lslle.w	r0, r6, r3
 8004dc4:	f7fb fb18 	bl	80003f8 <__aeabi_ui2d>
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004dce:	3c01      	subs	r4, #1
 8004dd0:	9213      	str	r2, [sp, #76]	; 0x4c
 8004dd2:	e76f      	b.n	8004cb4 <_dtoa_r+0x114>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e7b3      	b.n	8004d40 <_dtoa_r+0x1a0>
 8004dd8:	900f      	str	r0, [sp, #60]	; 0x3c
 8004dda:	e7b2      	b.n	8004d42 <_dtoa_r+0x1a2>
 8004ddc:	f1cb 0300 	rsb	r3, fp, #0
 8004de0:	930a      	str	r3, [sp, #40]	; 0x28
 8004de2:	2300      	movs	r3, #0
 8004de4:	eba9 090b 	sub.w	r9, r9, fp
 8004de8:	930e      	str	r3, [sp, #56]	; 0x38
 8004dea:	e7c0      	b.n	8004d6e <_dtoa_r+0x1ce>
 8004dec:	2300      	movs	r3, #0
 8004dee:	930b      	str	r3, [sp, #44]	; 0x2c
 8004df0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	dc55      	bgt.n	8004ea2 <_dtoa_r+0x302>
 8004df6:	2301      	movs	r3, #1
 8004df8:	461a      	mov	r2, r3
 8004dfa:	9306      	str	r3, [sp, #24]
 8004dfc:	9308      	str	r3, [sp, #32]
 8004dfe:	9223      	str	r2, [sp, #140]	; 0x8c
 8004e00:	e00b      	b.n	8004e1a <_dtoa_r+0x27a>
 8004e02:	2301      	movs	r3, #1
 8004e04:	e7f3      	b.n	8004dee <_dtoa_r+0x24e>
 8004e06:	2300      	movs	r3, #0
 8004e08:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e0c:	445b      	add	r3, fp
 8004e0e:	9306      	str	r3, [sp, #24]
 8004e10:	3301      	adds	r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	9308      	str	r3, [sp, #32]
 8004e16:	bfb8      	it	lt
 8004e18:	2301      	movlt	r3, #1
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	2204      	movs	r2, #4
 8004e1e:	69e8      	ldr	r0, [r5, #28]
 8004e20:	f102 0614 	add.w	r6, r2, #20
 8004e24:	429e      	cmp	r6, r3
 8004e26:	d940      	bls.n	8004eaa <_dtoa_r+0x30a>
 8004e28:	6041      	str	r1, [r0, #4]
 8004e2a:	4628      	mov	r0, r5
 8004e2c:	f000 fd98 	bl	8005960 <_Balloc>
 8004e30:	9003      	str	r0, [sp, #12]
 8004e32:	2800      	cmp	r0, #0
 8004e34:	d13c      	bne.n	8004eb0 <_dtoa_r+0x310>
 8004e36:	4602      	mov	r2, r0
 8004e38:	f240 11af 	movw	r1, #431	; 0x1af
 8004e3c:	4b16      	ldr	r3, [pc, #88]	; (8004e98 <_dtoa_r+0x2f8>)
 8004e3e:	e6c3      	b.n	8004bc8 <_dtoa_r+0x28>
 8004e40:	2301      	movs	r3, #1
 8004e42:	e7e1      	b.n	8004e08 <_dtoa_r+0x268>
 8004e44:	2401      	movs	r4, #1
 8004e46:	2300      	movs	r3, #0
 8004e48:	940b      	str	r4, [sp, #44]	; 0x2c
 8004e4a:	9322      	str	r3, [sp, #136]	; 0x88
 8004e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e50:	2200      	movs	r2, #0
 8004e52:	9306      	str	r3, [sp, #24]
 8004e54:	9308      	str	r3, [sp, #32]
 8004e56:	2312      	movs	r3, #18
 8004e58:	e7d1      	b.n	8004dfe <_dtoa_r+0x25e>
 8004e5a:	bf00      	nop
 8004e5c:	f3af 8000 	nop.w
 8004e60:	636f4361 	.word	0x636f4361
 8004e64:	3fd287a7 	.word	0x3fd287a7
 8004e68:	8b60c8b3 	.word	0x8b60c8b3
 8004e6c:	3fc68a28 	.word	0x3fc68a28
 8004e70:	509f79fb 	.word	0x509f79fb
 8004e74:	3fd34413 	.word	0x3fd34413
 8004e78:	08006c23 	.word	0x08006c23
 8004e7c:	08006c3a 	.word	0x08006c3a
 8004e80:	7ff00000 	.word	0x7ff00000
 8004e84:	08006c1f 	.word	0x08006c1f
 8004e88:	08006c16 	.word	0x08006c16
 8004e8c:	08006bf3 	.word	0x08006bf3
 8004e90:	3ff80000 	.word	0x3ff80000
 8004e94:	08006d28 	.word	0x08006d28
 8004e98:	08006c92 	.word	0x08006c92
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ea0:	e7d4      	b.n	8004e4c <_dtoa_r+0x2ac>
 8004ea2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ea4:	9306      	str	r3, [sp, #24]
 8004ea6:	9308      	str	r3, [sp, #32]
 8004ea8:	e7b7      	b.n	8004e1a <_dtoa_r+0x27a>
 8004eaa:	3101      	adds	r1, #1
 8004eac:	0052      	lsls	r2, r2, #1
 8004eae:	e7b7      	b.n	8004e20 <_dtoa_r+0x280>
 8004eb0:	69eb      	ldr	r3, [r5, #28]
 8004eb2:	9a03      	ldr	r2, [sp, #12]
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	9b08      	ldr	r3, [sp, #32]
 8004eb8:	2b0e      	cmp	r3, #14
 8004eba:	f200 80a8 	bhi.w	800500e <_dtoa_r+0x46e>
 8004ebe:	2c00      	cmp	r4, #0
 8004ec0:	f000 80a5 	beq.w	800500e <_dtoa_r+0x46e>
 8004ec4:	f1bb 0f00 	cmp.w	fp, #0
 8004ec8:	dd34      	ble.n	8004f34 <_dtoa_r+0x394>
 8004eca:	4b9a      	ldr	r3, [pc, #616]	; (8005134 <_dtoa_r+0x594>)
 8004ecc:	f00b 020f 	and.w	r2, fp, #15
 8004ed0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ed4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004ed8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004edc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004ee0:	ea4f 142b 	mov.w	r4, fp, asr #4
 8004ee4:	d016      	beq.n	8004f14 <_dtoa_r+0x374>
 8004ee6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004eea:	4b93      	ldr	r3, [pc, #588]	; (8005138 <_dtoa_r+0x598>)
 8004eec:	2703      	movs	r7, #3
 8004eee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004ef2:	f7fb fc25 	bl	8000740 <__aeabi_ddiv>
 8004ef6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004efa:	f004 040f 	and.w	r4, r4, #15
 8004efe:	4e8e      	ldr	r6, [pc, #568]	; (8005138 <_dtoa_r+0x598>)
 8004f00:	b954      	cbnz	r4, 8004f18 <_dtoa_r+0x378>
 8004f02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f0a:	f7fb fc19 	bl	8000740 <__aeabi_ddiv>
 8004f0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f12:	e029      	b.n	8004f68 <_dtoa_r+0x3c8>
 8004f14:	2702      	movs	r7, #2
 8004f16:	e7f2      	b.n	8004efe <_dtoa_r+0x35e>
 8004f18:	07e1      	lsls	r1, r4, #31
 8004f1a:	d508      	bpl.n	8004f2e <_dtoa_r+0x38e>
 8004f1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f20:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004f24:	f7fb fae2 	bl	80004ec <__aeabi_dmul>
 8004f28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004f2c:	3701      	adds	r7, #1
 8004f2e:	1064      	asrs	r4, r4, #1
 8004f30:	3608      	adds	r6, #8
 8004f32:	e7e5      	b.n	8004f00 <_dtoa_r+0x360>
 8004f34:	f000 80a5 	beq.w	8005082 <_dtoa_r+0x4e2>
 8004f38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004f3c:	f1cb 0400 	rsb	r4, fp, #0
 8004f40:	4b7c      	ldr	r3, [pc, #496]	; (8005134 <_dtoa_r+0x594>)
 8004f42:	f004 020f 	and.w	r2, r4, #15
 8004f46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4e:	f7fb facd 	bl	80004ec <__aeabi_dmul>
 8004f52:	2702      	movs	r7, #2
 8004f54:	2300      	movs	r3, #0
 8004f56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f5a:	4e77      	ldr	r6, [pc, #476]	; (8005138 <_dtoa_r+0x598>)
 8004f5c:	1124      	asrs	r4, r4, #4
 8004f5e:	2c00      	cmp	r4, #0
 8004f60:	f040 8084 	bne.w	800506c <_dtoa_r+0x4cc>
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1d2      	bne.n	8004f0e <_dtoa_r+0x36e>
 8004f68:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004f6c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004f70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	f000 8087 	beq.w	8005086 <_dtoa_r+0x4e6>
 8004f78:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	4b6f      	ldr	r3, [pc, #444]	; (800513c <_dtoa_r+0x59c>)
 8004f80:	f7fb fd26 	bl	80009d0 <__aeabi_dcmplt>
 8004f84:	2800      	cmp	r0, #0
 8004f86:	d07e      	beq.n	8005086 <_dtoa_r+0x4e6>
 8004f88:	9b08      	ldr	r3, [sp, #32]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d07b      	beq.n	8005086 <_dtoa_r+0x4e6>
 8004f8e:	9b06      	ldr	r3, [sp, #24]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	dd38      	ble.n	8005006 <_dtoa_r+0x466>
 8004f94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f98:	2200      	movs	r2, #0
 8004f9a:	4b69      	ldr	r3, [pc, #420]	; (8005140 <_dtoa_r+0x5a0>)
 8004f9c:	f7fb faa6 	bl	80004ec <__aeabi_dmul>
 8004fa0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fa4:	9c06      	ldr	r4, [sp, #24]
 8004fa6:	f10b 38ff 	add.w	r8, fp, #4294967295
 8004faa:	3701      	adds	r7, #1
 8004fac:	4638      	mov	r0, r7
 8004fae:	f7fb fa33 	bl	8000418 <__aeabi_i2d>
 8004fb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fb6:	f7fb fa99 	bl	80004ec <__aeabi_dmul>
 8004fba:	2200      	movs	r2, #0
 8004fbc:	4b61      	ldr	r3, [pc, #388]	; (8005144 <_dtoa_r+0x5a4>)
 8004fbe:	f7fb f8df 	bl	8000180 <__adddf3>
 8004fc2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004fc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004fca:	9611      	str	r6, [sp, #68]	; 0x44
 8004fcc:	2c00      	cmp	r4, #0
 8004fce:	d15d      	bne.n	800508c <_dtoa_r+0x4ec>
 8004fd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	4b5c      	ldr	r3, [pc, #368]	; (8005148 <_dtoa_r+0x5a8>)
 8004fd8:	f7fb f8d0 	bl	800017c <__aeabi_dsub>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	460b      	mov	r3, r1
 8004fe0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004fe4:	4633      	mov	r3, r6
 8004fe6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004fe8:	f7fb fd10 	bl	8000a0c <__aeabi_dcmpgt>
 8004fec:	2800      	cmp	r0, #0
 8004fee:	f040 8295 	bne.w	800551c <_dtoa_r+0x97c>
 8004ff2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ff6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ff8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004ffc:	f7fb fce8 	bl	80009d0 <__aeabi_dcmplt>
 8005000:	2800      	cmp	r0, #0
 8005002:	f040 8289 	bne.w	8005518 <_dtoa_r+0x978>
 8005006:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800500a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800500e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005010:	2b00      	cmp	r3, #0
 8005012:	f2c0 8151 	blt.w	80052b8 <_dtoa_r+0x718>
 8005016:	f1bb 0f0e 	cmp.w	fp, #14
 800501a:	f300 814d 	bgt.w	80052b8 <_dtoa_r+0x718>
 800501e:	4b45      	ldr	r3, [pc, #276]	; (8005134 <_dtoa_r+0x594>)
 8005020:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005024:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005028:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800502c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800502e:	2b00      	cmp	r3, #0
 8005030:	f280 80da 	bge.w	80051e8 <_dtoa_r+0x648>
 8005034:	9b08      	ldr	r3, [sp, #32]
 8005036:	2b00      	cmp	r3, #0
 8005038:	f300 80d6 	bgt.w	80051e8 <_dtoa_r+0x648>
 800503c:	f040 826b 	bne.w	8005516 <_dtoa_r+0x976>
 8005040:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005044:	2200      	movs	r2, #0
 8005046:	4b40      	ldr	r3, [pc, #256]	; (8005148 <_dtoa_r+0x5a8>)
 8005048:	f7fb fa50 	bl	80004ec <__aeabi_dmul>
 800504c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005050:	f7fb fcd2 	bl	80009f8 <__aeabi_dcmpge>
 8005054:	9c08      	ldr	r4, [sp, #32]
 8005056:	4626      	mov	r6, r4
 8005058:	2800      	cmp	r0, #0
 800505a:	f040 8241 	bne.w	80054e0 <_dtoa_r+0x940>
 800505e:	2331      	movs	r3, #49	; 0x31
 8005060:	9f03      	ldr	r7, [sp, #12]
 8005062:	f10b 0b01 	add.w	fp, fp, #1
 8005066:	f807 3b01 	strb.w	r3, [r7], #1
 800506a:	e23d      	b.n	80054e8 <_dtoa_r+0x948>
 800506c:	07e2      	lsls	r2, r4, #31
 800506e:	d505      	bpl.n	800507c <_dtoa_r+0x4dc>
 8005070:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005074:	f7fb fa3a 	bl	80004ec <__aeabi_dmul>
 8005078:	2301      	movs	r3, #1
 800507a:	3701      	adds	r7, #1
 800507c:	1064      	asrs	r4, r4, #1
 800507e:	3608      	adds	r6, #8
 8005080:	e76d      	b.n	8004f5e <_dtoa_r+0x3be>
 8005082:	2702      	movs	r7, #2
 8005084:	e770      	b.n	8004f68 <_dtoa_r+0x3c8>
 8005086:	46d8      	mov	r8, fp
 8005088:	9c08      	ldr	r4, [sp, #32]
 800508a:	e78f      	b.n	8004fac <_dtoa_r+0x40c>
 800508c:	9903      	ldr	r1, [sp, #12]
 800508e:	4b29      	ldr	r3, [pc, #164]	; (8005134 <_dtoa_r+0x594>)
 8005090:	4421      	add	r1, r4
 8005092:	9112      	str	r1, [sp, #72]	; 0x48
 8005094:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005096:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800509a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800509e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80050a2:	2900      	cmp	r1, #0
 80050a4:	d054      	beq.n	8005150 <_dtoa_r+0x5b0>
 80050a6:	2000      	movs	r0, #0
 80050a8:	4928      	ldr	r1, [pc, #160]	; (800514c <_dtoa_r+0x5ac>)
 80050aa:	f7fb fb49 	bl	8000740 <__aeabi_ddiv>
 80050ae:	463b      	mov	r3, r7
 80050b0:	4632      	mov	r2, r6
 80050b2:	f7fb f863 	bl	800017c <__aeabi_dsub>
 80050b6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80050ba:	9f03      	ldr	r7, [sp, #12]
 80050bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050c0:	f7fb fcc4 	bl	8000a4c <__aeabi_d2iz>
 80050c4:	4604      	mov	r4, r0
 80050c6:	f7fb f9a7 	bl	8000418 <__aeabi_i2d>
 80050ca:	4602      	mov	r2, r0
 80050cc:	460b      	mov	r3, r1
 80050ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050d2:	f7fb f853 	bl	800017c <__aeabi_dsub>
 80050d6:	4602      	mov	r2, r0
 80050d8:	460b      	mov	r3, r1
 80050da:	3430      	adds	r4, #48	; 0x30
 80050dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80050e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80050e4:	f807 4b01 	strb.w	r4, [r7], #1
 80050e8:	f7fb fc72 	bl	80009d0 <__aeabi_dcmplt>
 80050ec:	2800      	cmp	r0, #0
 80050ee:	d173      	bne.n	80051d8 <_dtoa_r+0x638>
 80050f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050f4:	2000      	movs	r0, #0
 80050f6:	4911      	ldr	r1, [pc, #68]	; (800513c <_dtoa_r+0x59c>)
 80050f8:	f7fb f840 	bl	800017c <__aeabi_dsub>
 80050fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005100:	f7fb fc66 	bl	80009d0 <__aeabi_dcmplt>
 8005104:	2800      	cmp	r0, #0
 8005106:	f040 80b6 	bne.w	8005276 <_dtoa_r+0x6d6>
 800510a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800510c:	429f      	cmp	r7, r3
 800510e:	f43f af7a 	beq.w	8005006 <_dtoa_r+0x466>
 8005112:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005116:	2200      	movs	r2, #0
 8005118:	4b09      	ldr	r3, [pc, #36]	; (8005140 <_dtoa_r+0x5a0>)
 800511a:	f7fb f9e7 	bl	80004ec <__aeabi_dmul>
 800511e:	2200      	movs	r2, #0
 8005120:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005124:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005128:	4b05      	ldr	r3, [pc, #20]	; (8005140 <_dtoa_r+0x5a0>)
 800512a:	f7fb f9df 	bl	80004ec <__aeabi_dmul>
 800512e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005132:	e7c3      	b.n	80050bc <_dtoa_r+0x51c>
 8005134:	08006d28 	.word	0x08006d28
 8005138:	08006d00 	.word	0x08006d00
 800513c:	3ff00000 	.word	0x3ff00000
 8005140:	40240000 	.word	0x40240000
 8005144:	401c0000 	.word	0x401c0000
 8005148:	40140000 	.word	0x40140000
 800514c:	3fe00000 	.word	0x3fe00000
 8005150:	4630      	mov	r0, r6
 8005152:	4639      	mov	r1, r7
 8005154:	f7fb f9ca 	bl	80004ec <__aeabi_dmul>
 8005158:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800515a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800515e:	9c03      	ldr	r4, [sp, #12]
 8005160:	9314      	str	r3, [sp, #80]	; 0x50
 8005162:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005166:	f7fb fc71 	bl	8000a4c <__aeabi_d2iz>
 800516a:	9015      	str	r0, [sp, #84]	; 0x54
 800516c:	f7fb f954 	bl	8000418 <__aeabi_i2d>
 8005170:	4602      	mov	r2, r0
 8005172:	460b      	mov	r3, r1
 8005174:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005178:	f7fb f800 	bl	800017c <__aeabi_dsub>
 800517c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800517e:	4606      	mov	r6, r0
 8005180:	3330      	adds	r3, #48	; 0x30
 8005182:	f804 3b01 	strb.w	r3, [r4], #1
 8005186:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005188:	460f      	mov	r7, r1
 800518a:	429c      	cmp	r4, r3
 800518c:	f04f 0200 	mov.w	r2, #0
 8005190:	d124      	bne.n	80051dc <_dtoa_r+0x63c>
 8005192:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005196:	4baf      	ldr	r3, [pc, #700]	; (8005454 <_dtoa_r+0x8b4>)
 8005198:	f7fa fff2 	bl	8000180 <__adddf3>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	4630      	mov	r0, r6
 80051a2:	4639      	mov	r1, r7
 80051a4:	f7fb fc32 	bl	8000a0c <__aeabi_dcmpgt>
 80051a8:	2800      	cmp	r0, #0
 80051aa:	d163      	bne.n	8005274 <_dtoa_r+0x6d4>
 80051ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80051b0:	2000      	movs	r0, #0
 80051b2:	49a8      	ldr	r1, [pc, #672]	; (8005454 <_dtoa_r+0x8b4>)
 80051b4:	f7fa ffe2 	bl	800017c <__aeabi_dsub>
 80051b8:	4602      	mov	r2, r0
 80051ba:	460b      	mov	r3, r1
 80051bc:	4630      	mov	r0, r6
 80051be:	4639      	mov	r1, r7
 80051c0:	f7fb fc06 	bl	80009d0 <__aeabi_dcmplt>
 80051c4:	2800      	cmp	r0, #0
 80051c6:	f43f af1e 	beq.w	8005006 <_dtoa_r+0x466>
 80051ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80051cc:	1e7b      	subs	r3, r7, #1
 80051ce:	9314      	str	r3, [sp, #80]	; 0x50
 80051d0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80051d4:	2b30      	cmp	r3, #48	; 0x30
 80051d6:	d0f8      	beq.n	80051ca <_dtoa_r+0x62a>
 80051d8:	46c3      	mov	fp, r8
 80051da:	e03b      	b.n	8005254 <_dtoa_r+0x6b4>
 80051dc:	4b9e      	ldr	r3, [pc, #632]	; (8005458 <_dtoa_r+0x8b8>)
 80051de:	f7fb f985 	bl	80004ec <__aeabi_dmul>
 80051e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80051e6:	e7bc      	b.n	8005162 <_dtoa_r+0x5c2>
 80051e8:	9f03      	ldr	r7, [sp, #12]
 80051ea:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80051ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80051f2:	4640      	mov	r0, r8
 80051f4:	4649      	mov	r1, r9
 80051f6:	f7fb faa3 	bl	8000740 <__aeabi_ddiv>
 80051fa:	f7fb fc27 	bl	8000a4c <__aeabi_d2iz>
 80051fe:	4604      	mov	r4, r0
 8005200:	f7fb f90a 	bl	8000418 <__aeabi_i2d>
 8005204:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005208:	f7fb f970 	bl	80004ec <__aeabi_dmul>
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	4640      	mov	r0, r8
 8005212:	4649      	mov	r1, r9
 8005214:	f7fa ffb2 	bl	800017c <__aeabi_dsub>
 8005218:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800521c:	f807 6b01 	strb.w	r6, [r7], #1
 8005220:	9e03      	ldr	r6, [sp, #12]
 8005222:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005226:	1bbe      	subs	r6, r7, r6
 8005228:	45b4      	cmp	ip, r6
 800522a:	4602      	mov	r2, r0
 800522c:	460b      	mov	r3, r1
 800522e:	d136      	bne.n	800529e <_dtoa_r+0x6fe>
 8005230:	f7fa ffa6 	bl	8000180 <__adddf3>
 8005234:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005238:	4680      	mov	r8, r0
 800523a:	4689      	mov	r9, r1
 800523c:	f7fb fbe6 	bl	8000a0c <__aeabi_dcmpgt>
 8005240:	bb58      	cbnz	r0, 800529a <_dtoa_r+0x6fa>
 8005242:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005246:	4640      	mov	r0, r8
 8005248:	4649      	mov	r1, r9
 800524a:	f7fb fbb7 	bl	80009bc <__aeabi_dcmpeq>
 800524e:	b108      	cbz	r0, 8005254 <_dtoa_r+0x6b4>
 8005250:	07e3      	lsls	r3, r4, #31
 8005252:	d422      	bmi.n	800529a <_dtoa_r+0x6fa>
 8005254:	4651      	mov	r1, sl
 8005256:	4628      	mov	r0, r5
 8005258:	f000 fbc2 	bl	80059e0 <_Bfree>
 800525c:	2300      	movs	r3, #0
 800525e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005260:	703b      	strb	r3, [r7, #0]
 8005262:	f10b 0301 	add.w	r3, fp, #1
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800526a:	2b00      	cmp	r3, #0
 800526c:	f43f ace6 	beq.w	8004c3c <_dtoa_r+0x9c>
 8005270:	601f      	str	r7, [r3, #0]
 8005272:	e4e3      	b.n	8004c3c <_dtoa_r+0x9c>
 8005274:	4627      	mov	r7, r4
 8005276:	463b      	mov	r3, r7
 8005278:	461f      	mov	r7, r3
 800527a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800527e:	2a39      	cmp	r2, #57	; 0x39
 8005280:	d107      	bne.n	8005292 <_dtoa_r+0x6f2>
 8005282:	9a03      	ldr	r2, [sp, #12]
 8005284:	429a      	cmp	r2, r3
 8005286:	d1f7      	bne.n	8005278 <_dtoa_r+0x6d8>
 8005288:	2230      	movs	r2, #48	; 0x30
 800528a:	9903      	ldr	r1, [sp, #12]
 800528c:	f108 0801 	add.w	r8, r8, #1
 8005290:	700a      	strb	r2, [r1, #0]
 8005292:	781a      	ldrb	r2, [r3, #0]
 8005294:	3201      	adds	r2, #1
 8005296:	701a      	strb	r2, [r3, #0]
 8005298:	e79e      	b.n	80051d8 <_dtoa_r+0x638>
 800529a:	46d8      	mov	r8, fp
 800529c:	e7eb      	b.n	8005276 <_dtoa_r+0x6d6>
 800529e:	2200      	movs	r2, #0
 80052a0:	4b6d      	ldr	r3, [pc, #436]	; (8005458 <_dtoa_r+0x8b8>)
 80052a2:	f7fb f923 	bl	80004ec <__aeabi_dmul>
 80052a6:	2200      	movs	r2, #0
 80052a8:	2300      	movs	r3, #0
 80052aa:	4680      	mov	r8, r0
 80052ac:	4689      	mov	r9, r1
 80052ae:	f7fb fb85 	bl	80009bc <__aeabi_dcmpeq>
 80052b2:	2800      	cmp	r0, #0
 80052b4:	d09b      	beq.n	80051ee <_dtoa_r+0x64e>
 80052b6:	e7cd      	b.n	8005254 <_dtoa_r+0x6b4>
 80052b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80052ba:	2a00      	cmp	r2, #0
 80052bc:	f000 80c4 	beq.w	8005448 <_dtoa_r+0x8a8>
 80052c0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80052c2:	2a01      	cmp	r2, #1
 80052c4:	f300 80a8 	bgt.w	8005418 <_dtoa_r+0x878>
 80052c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80052ca:	2a00      	cmp	r2, #0
 80052cc:	f000 80a0 	beq.w	8005410 <_dtoa_r+0x870>
 80052d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80052d4:	464f      	mov	r7, r9
 80052d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80052d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052da:	2101      	movs	r1, #1
 80052dc:	441a      	add	r2, r3
 80052de:	4628      	mov	r0, r5
 80052e0:	4499      	add	r9, r3
 80052e2:	9209      	str	r2, [sp, #36]	; 0x24
 80052e4:	f000 fc32 	bl	8005b4c <__i2b>
 80052e8:	4606      	mov	r6, r0
 80052ea:	b15f      	cbz	r7, 8005304 <_dtoa_r+0x764>
 80052ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	dd08      	ble.n	8005304 <_dtoa_r+0x764>
 80052f2:	42bb      	cmp	r3, r7
 80052f4:	bfa8      	it	ge
 80052f6:	463b      	movge	r3, r7
 80052f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052fa:	eba9 0903 	sub.w	r9, r9, r3
 80052fe:	1aff      	subs	r7, r7, r3
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	9309      	str	r3, [sp, #36]	; 0x24
 8005304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005306:	b1f3      	cbz	r3, 8005346 <_dtoa_r+0x7a6>
 8005308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 80a0 	beq.w	8005450 <_dtoa_r+0x8b0>
 8005310:	2c00      	cmp	r4, #0
 8005312:	dd10      	ble.n	8005336 <_dtoa_r+0x796>
 8005314:	4631      	mov	r1, r6
 8005316:	4622      	mov	r2, r4
 8005318:	4628      	mov	r0, r5
 800531a:	f000 fcd5 	bl	8005cc8 <__pow5mult>
 800531e:	4652      	mov	r2, sl
 8005320:	4601      	mov	r1, r0
 8005322:	4606      	mov	r6, r0
 8005324:	4628      	mov	r0, r5
 8005326:	f000 fc27 	bl	8005b78 <__multiply>
 800532a:	4680      	mov	r8, r0
 800532c:	4651      	mov	r1, sl
 800532e:	4628      	mov	r0, r5
 8005330:	f000 fb56 	bl	80059e0 <_Bfree>
 8005334:	46c2      	mov	sl, r8
 8005336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005338:	1b1a      	subs	r2, r3, r4
 800533a:	d004      	beq.n	8005346 <_dtoa_r+0x7a6>
 800533c:	4651      	mov	r1, sl
 800533e:	4628      	mov	r0, r5
 8005340:	f000 fcc2 	bl	8005cc8 <__pow5mult>
 8005344:	4682      	mov	sl, r0
 8005346:	2101      	movs	r1, #1
 8005348:	4628      	mov	r0, r5
 800534a:	f000 fbff 	bl	8005b4c <__i2b>
 800534e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005350:	4604      	mov	r4, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	f340 8082 	ble.w	800545c <_dtoa_r+0x8bc>
 8005358:	461a      	mov	r2, r3
 800535a:	4601      	mov	r1, r0
 800535c:	4628      	mov	r0, r5
 800535e:	f000 fcb3 	bl	8005cc8 <__pow5mult>
 8005362:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005364:	4604      	mov	r4, r0
 8005366:	2b01      	cmp	r3, #1
 8005368:	dd7b      	ble.n	8005462 <_dtoa_r+0x8c2>
 800536a:	f04f 0800 	mov.w	r8, #0
 800536e:	6923      	ldr	r3, [r4, #16]
 8005370:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005374:	6918      	ldr	r0, [r3, #16]
 8005376:	f000 fb9b 	bl	8005ab0 <__hi0bits>
 800537a:	f1c0 0020 	rsb	r0, r0, #32
 800537e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005380:	4418      	add	r0, r3
 8005382:	f010 001f 	ands.w	r0, r0, #31
 8005386:	f000 8092 	beq.w	80054ae <_dtoa_r+0x90e>
 800538a:	f1c0 0320 	rsb	r3, r0, #32
 800538e:	2b04      	cmp	r3, #4
 8005390:	f340 8085 	ble.w	800549e <_dtoa_r+0x8fe>
 8005394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005396:	f1c0 001c 	rsb	r0, r0, #28
 800539a:	4403      	add	r3, r0
 800539c:	4481      	add	r9, r0
 800539e:	4407      	add	r7, r0
 80053a0:	9309      	str	r3, [sp, #36]	; 0x24
 80053a2:	f1b9 0f00 	cmp.w	r9, #0
 80053a6:	dd05      	ble.n	80053b4 <_dtoa_r+0x814>
 80053a8:	4651      	mov	r1, sl
 80053aa:	464a      	mov	r2, r9
 80053ac:	4628      	mov	r0, r5
 80053ae:	f000 fce5 	bl	8005d7c <__lshift>
 80053b2:	4682      	mov	sl, r0
 80053b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	dd05      	ble.n	80053c6 <_dtoa_r+0x826>
 80053ba:	4621      	mov	r1, r4
 80053bc:	461a      	mov	r2, r3
 80053be:	4628      	mov	r0, r5
 80053c0:	f000 fcdc 	bl	8005d7c <__lshift>
 80053c4:	4604      	mov	r4, r0
 80053c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d072      	beq.n	80054b2 <_dtoa_r+0x912>
 80053cc:	4621      	mov	r1, r4
 80053ce:	4650      	mov	r0, sl
 80053d0:	f000 fd40 	bl	8005e54 <__mcmp>
 80053d4:	2800      	cmp	r0, #0
 80053d6:	da6c      	bge.n	80054b2 <_dtoa_r+0x912>
 80053d8:	2300      	movs	r3, #0
 80053da:	4651      	mov	r1, sl
 80053dc:	220a      	movs	r2, #10
 80053de:	4628      	mov	r0, r5
 80053e0:	f000 fb20 	bl	8005a24 <__multadd>
 80053e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053e6:	4682      	mov	sl, r0
 80053e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 81ac 	beq.w	800574a <_dtoa_r+0xbaa>
 80053f2:	2300      	movs	r3, #0
 80053f4:	4631      	mov	r1, r6
 80053f6:	220a      	movs	r2, #10
 80053f8:	4628      	mov	r0, r5
 80053fa:	f000 fb13 	bl	8005a24 <__multadd>
 80053fe:	9b06      	ldr	r3, [sp, #24]
 8005400:	4606      	mov	r6, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	f300 8093 	bgt.w	800552e <_dtoa_r+0x98e>
 8005408:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800540a:	2b02      	cmp	r3, #2
 800540c:	dc59      	bgt.n	80054c2 <_dtoa_r+0x922>
 800540e:	e08e      	b.n	800552e <_dtoa_r+0x98e>
 8005410:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005412:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005416:	e75d      	b.n	80052d4 <_dtoa_r+0x734>
 8005418:	9b08      	ldr	r3, [sp, #32]
 800541a:	1e5c      	subs	r4, r3, #1
 800541c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800541e:	42a3      	cmp	r3, r4
 8005420:	bfbf      	itttt	lt
 8005422:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005424:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8005426:	1ae3      	sublt	r3, r4, r3
 8005428:	18d2      	addlt	r2, r2, r3
 800542a:	bfa8      	it	ge
 800542c:	1b1c      	subge	r4, r3, r4
 800542e:	9b08      	ldr	r3, [sp, #32]
 8005430:	bfbe      	ittt	lt
 8005432:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005434:	920e      	strlt	r2, [sp, #56]	; 0x38
 8005436:	2400      	movlt	r4, #0
 8005438:	2b00      	cmp	r3, #0
 800543a:	bfb5      	itete	lt
 800543c:	eba9 0703 	sublt.w	r7, r9, r3
 8005440:	464f      	movge	r7, r9
 8005442:	2300      	movlt	r3, #0
 8005444:	9b08      	ldrge	r3, [sp, #32]
 8005446:	e747      	b.n	80052d8 <_dtoa_r+0x738>
 8005448:	464f      	mov	r7, r9
 800544a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800544c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800544e:	e74c      	b.n	80052ea <_dtoa_r+0x74a>
 8005450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005452:	e773      	b.n	800533c <_dtoa_r+0x79c>
 8005454:	3fe00000 	.word	0x3fe00000
 8005458:	40240000 	.word	0x40240000
 800545c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800545e:	2b01      	cmp	r3, #1
 8005460:	dc18      	bgt.n	8005494 <_dtoa_r+0x8f4>
 8005462:	9b04      	ldr	r3, [sp, #16]
 8005464:	b9b3      	cbnz	r3, 8005494 <_dtoa_r+0x8f4>
 8005466:	9b05      	ldr	r3, [sp, #20]
 8005468:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800546c:	b993      	cbnz	r3, 8005494 <_dtoa_r+0x8f4>
 800546e:	9b05      	ldr	r3, [sp, #20]
 8005470:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005474:	0d1b      	lsrs	r3, r3, #20
 8005476:	051b      	lsls	r3, r3, #20
 8005478:	b17b      	cbz	r3, 800549a <_dtoa_r+0x8fa>
 800547a:	f04f 0801 	mov.w	r8, #1
 800547e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005480:	f109 0901 	add.w	r9, r9, #1
 8005484:	3301      	adds	r3, #1
 8005486:	9309      	str	r3, [sp, #36]	; 0x24
 8005488:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800548a:	2b00      	cmp	r3, #0
 800548c:	f47f af6f 	bne.w	800536e <_dtoa_r+0x7ce>
 8005490:	2001      	movs	r0, #1
 8005492:	e774      	b.n	800537e <_dtoa_r+0x7de>
 8005494:	f04f 0800 	mov.w	r8, #0
 8005498:	e7f6      	b.n	8005488 <_dtoa_r+0x8e8>
 800549a:	4698      	mov	r8, r3
 800549c:	e7f4      	b.n	8005488 <_dtoa_r+0x8e8>
 800549e:	d080      	beq.n	80053a2 <_dtoa_r+0x802>
 80054a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054a2:	331c      	adds	r3, #28
 80054a4:	441a      	add	r2, r3
 80054a6:	4499      	add	r9, r3
 80054a8:	441f      	add	r7, r3
 80054aa:	9209      	str	r2, [sp, #36]	; 0x24
 80054ac:	e779      	b.n	80053a2 <_dtoa_r+0x802>
 80054ae:	4603      	mov	r3, r0
 80054b0:	e7f6      	b.n	80054a0 <_dtoa_r+0x900>
 80054b2:	9b08      	ldr	r3, [sp, #32]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	dc34      	bgt.n	8005522 <_dtoa_r+0x982>
 80054b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	dd31      	ble.n	8005522 <_dtoa_r+0x982>
 80054be:	9b08      	ldr	r3, [sp, #32]
 80054c0:	9306      	str	r3, [sp, #24]
 80054c2:	9b06      	ldr	r3, [sp, #24]
 80054c4:	b963      	cbnz	r3, 80054e0 <_dtoa_r+0x940>
 80054c6:	4621      	mov	r1, r4
 80054c8:	2205      	movs	r2, #5
 80054ca:	4628      	mov	r0, r5
 80054cc:	f000 faaa 	bl	8005a24 <__multadd>
 80054d0:	4601      	mov	r1, r0
 80054d2:	4604      	mov	r4, r0
 80054d4:	4650      	mov	r0, sl
 80054d6:	f000 fcbd 	bl	8005e54 <__mcmp>
 80054da:	2800      	cmp	r0, #0
 80054dc:	f73f adbf 	bgt.w	800505e <_dtoa_r+0x4be>
 80054e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054e2:	9f03      	ldr	r7, [sp, #12]
 80054e4:	ea6f 0b03 	mvn.w	fp, r3
 80054e8:	f04f 0800 	mov.w	r8, #0
 80054ec:	4621      	mov	r1, r4
 80054ee:	4628      	mov	r0, r5
 80054f0:	f000 fa76 	bl	80059e0 <_Bfree>
 80054f4:	2e00      	cmp	r6, #0
 80054f6:	f43f aead 	beq.w	8005254 <_dtoa_r+0x6b4>
 80054fa:	f1b8 0f00 	cmp.w	r8, #0
 80054fe:	d005      	beq.n	800550c <_dtoa_r+0x96c>
 8005500:	45b0      	cmp	r8, r6
 8005502:	d003      	beq.n	800550c <_dtoa_r+0x96c>
 8005504:	4641      	mov	r1, r8
 8005506:	4628      	mov	r0, r5
 8005508:	f000 fa6a 	bl	80059e0 <_Bfree>
 800550c:	4631      	mov	r1, r6
 800550e:	4628      	mov	r0, r5
 8005510:	f000 fa66 	bl	80059e0 <_Bfree>
 8005514:	e69e      	b.n	8005254 <_dtoa_r+0x6b4>
 8005516:	2400      	movs	r4, #0
 8005518:	4626      	mov	r6, r4
 800551a:	e7e1      	b.n	80054e0 <_dtoa_r+0x940>
 800551c:	46c3      	mov	fp, r8
 800551e:	4626      	mov	r6, r4
 8005520:	e59d      	b.n	800505e <_dtoa_r+0x4be>
 8005522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 80c8 	beq.w	80056ba <_dtoa_r+0xb1a>
 800552a:	9b08      	ldr	r3, [sp, #32]
 800552c:	9306      	str	r3, [sp, #24]
 800552e:	2f00      	cmp	r7, #0
 8005530:	dd05      	ble.n	800553e <_dtoa_r+0x99e>
 8005532:	4631      	mov	r1, r6
 8005534:	463a      	mov	r2, r7
 8005536:	4628      	mov	r0, r5
 8005538:	f000 fc20 	bl	8005d7c <__lshift>
 800553c:	4606      	mov	r6, r0
 800553e:	f1b8 0f00 	cmp.w	r8, #0
 8005542:	d05b      	beq.n	80055fc <_dtoa_r+0xa5c>
 8005544:	4628      	mov	r0, r5
 8005546:	6871      	ldr	r1, [r6, #4]
 8005548:	f000 fa0a 	bl	8005960 <_Balloc>
 800554c:	4607      	mov	r7, r0
 800554e:	b928      	cbnz	r0, 800555c <_dtoa_r+0x9bc>
 8005550:	4602      	mov	r2, r0
 8005552:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005556:	4b81      	ldr	r3, [pc, #516]	; (800575c <_dtoa_r+0xbbc>)
 8005558:	f7ff bb36 	b.w	8004bc8 <_dtoa_r+0x28>
 800555c:	6932      	ldr	r2, [r6, #16]
 800555e:	f106 010c 	add.w	r1, r6, #12
 8005562:	3202      	adds	r2, #2
 8005564:	0092      	lsls	r2, r2, #2
 8005566:	300c      	adds	r0, #12
 8005568:	f000 ff9e 	bl	80064a8 <memcpy>
 800556c:	2201      	movs	r2, #1
 800556e:	4639      	mov	r1, r7
 8005570:	4628      	mov	r0, r5
 8005572:	f000 fc03 	bl	8005d7c <__lshift>
 8005576:	46b0      	mov	r8, r6
 8005578:	4606      	mov	r6, r0
 800557a:	9b03      	ldr	r3, [sp, #12]
 800557c:	9a03      	ldr	r2, [sp, #12]
 800557e:	3301      	adds	r3, #1
 8005580:	9308      	str	r3, [sp, #32]
 8005582:	9b06      	ldr	r3, [sp, #24]
 8005584:	4413      	add	r3, r2
 8005586:	930b      	str	r3, [sp, #44]	; 0x2c
 8005588:	9b04      	ldr	r3, [sp, #16]
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	930a      	str	r3, [sp, #40]	; 0x28
 8005590:	9b08      	ldr	r3, [sp, #32]
 8005592:	4621      	mov	r1, r4
 8005594:	3b01      	subs	r3, #1
 8005596:	4650      	mov	r0, sl
 8005598:	9304      	str	r3, [sp, #16]
 800559a:	f7ff fa77 	bl	8004a8c <quorem>
 800559e:	4641      	mov	r1, r8
 80055a0:	9006      	str	r0, [sp, #24]
 80055a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80055a6:	4650      	mov	r0, sl
 80055a8:	f000 fc54 	bl	8005e54 <__mcmp>
 80055ac:	4632      	mov	r2, r6
 80055ae:	9009      	str	r0, [sp, #36]	; 0x24
 80055b0:	4621      	mov	r1, r4
 80055b2:	4628      	mov	r0, r5
 80055b4:	f000 fc6a 	bl	8005e8c <__mdiff>
 80055b8:	68c2      	ldr	r2, [r0, #12]
 80055ba:	4607      	mov	r7, r0
 80055bc:	bb02      	cbnz	r2, 8005600 <_dtoa_r+0xa60>
 80055be:	4601      	mov	r1, r0
 80055c0:	4650      	mov	r0, sl
 80055c2:	f000 fc47 	bl	8005e54 <__mcmp>
 80055c6:	4602      	mov	r2, r0
 80055c8:	4639      	mov	r1, r7
 80055ca:	4628      	mov	r0, r5
 80055cc:	920c      	str	r2, [sp, #48]	; 0x30
 80055ce:	f000 fa07 	bl	80059e0 <_Bfree>
 80055d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80055d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80055d6:	9f08      	ldr	r7, [sp, #32]
 80055d8:	ea43 0102 	orr.w	r1, r3, r2
 80055dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055de:	4319      	orrs	r1, r3
 80055e0:	d110      	bne.n	8005604 <_dtoa_r+0xa64>
 80055e2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80055e6:	d029      	beq.n	800563c <_dtoa_r+0xa9c>
 80055e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	dd02      	ble.n	80055f4 <_dtoa_r+0xa54>
 80055ee:	9b06      	ldr	r3, [sp, #24]
 80055f0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80055f4:	9b04      	ldr	r3, [sp, #16]
 80055f6:	f883 9000 	strb.w	r9, [r3]
 80055fa:	e777      	b.n	80054ec <_dtoa_r+0x94c>
 80055fc:	4630      	mov	r0, r6
 80055fe:	e7ba      	b.n	8005576 <_dtoa_r+0x9d6>
 8005600:	2201      	movs	r2, #1
 8005602:	e7e1      	b.n	80055c8 <_dtoa_r+0xa28>
 8005604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005606:	2b00      	cmp	r3, #0
 8005608:	db04      	blt.n	8005614 <_dtoa_r+0xa74>
 800560a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800560c:	430b      	orrs	r3, r1
 800560e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005610:	430b      	orrs	r3, r1
 8005612:	d120      	bne.n	8005656 <_dtoa_r+0xab6>
 8005614:	2a00      	cmp	r2, #0
 8005616:	dded      	ble.n	80055f4 <_dtoa_r+0xa54>
 8005618:	4651      	mov	r1, sl
 800561a:	2201      	movs	r2, #1
 800561c:	4628      	mov	r0, r5
 800561e:	f000 fbad 	bl	8005d7c <__lshift>
 8005622:	4621      	mov	r1, r4
 8005624:	4682      	mov	sl, r0
 8005626:	f000 fc15 	bl	8005e54 <__mcmp>
 800562a:	2800      	cmp	r0, #0
 800562c:	dc03      	bgt.n	8005636 <_dtoa_r+0xa96>
 800562e:	d1e1      	bne.n	80055f4 <_dtoa_r+0xa54>
 8005630:	f019 0f01 	tst.w	r9, #1
 8005634:	d0de      	beq.n	80055f4 <_dtoa_r+0xa54>
 8005636:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800563a:	d1d8      	bne.n	80055ee <_dtoa_r+0xa4e>
 800563c:	2339      	movs	r3, #57	; 0x39
 800563e:	9a04      	ldr	r2, [sp, #16]
 8005640:	7013      	strb	r3, [r2, #0]
 8005642:	463b      	mov	r3, r7
 8005644:	461f      	mov	r7, r3
 8005646:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800564a:	3b01      	subs	r3, #1
 800564c:	2a39      	cmp	r2, #57	; 0x39
 800564e:	d06b      	beq.n	8005728 <_dtoa_r+0xb88>
 8005650:	3201      	adds	r2, #1
 8005652:	701a      	strb	r2, [r3, #0]
 8005654:	e74a      	b.n	80054ec <_dtoa_r+0x94c>
 8005656:	2a00      	cmp	r2, #0
 8005658:	dd07      	ble.n	800566a <_dtoa_r+0xaca>
 800565a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800565e:	d0ed      	beq.n	800563c <_dtoa_r+0xa9c>
 8005660:	9a04      	ldr	r2, [sp, #16]
 8005662:	f109 0301 	add.w	r3, r9, #1
 8005666:	7013      	strb	r3, [r2, #0]
 8005668:	e740      	b.n	80054ec <_dtoa_r+0x94c>
 800566a:	9b08      	ldr	r3, [sp, #32]
 800566c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800566e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005672:	4293      	cmp	r3, r2
 8005674:	d042      	beq.n	80056fc <_dtoa_r+0xb5c>
 8005676:	4651      	mov	r1, sl
 8005678:	2300      	movs	r3, #0
 800567a:	220a      	movs	r2, #10
 800567c:	4628      	mov	r0, r5
 800567e:	f000 f9d1 	bl	8005a24 <__multadd>
 8005682:	45b0      	cmp	r8, r6
 8005684:	4682      	mov	sl, r0
 8005686:	f04f 0300 	mov.w	r3, #0
 800568a:	f04f 020a 	mov.w	r2, #10
 800568e:	4641      	mov	r1, r8
 8005690:	4628      	mov	r0, r5
 8005692:	d107      	bne.n	80056a4 <_dtoa_r+0xb04>
 8005694:	f000 f9c6 	bl	8005a24 <__multadd>
 8005698:	4680      	mov	r8, r0
 800569a:	4606      	mov	r6, r0
 800569c:	9b08      	ldr	r3, [sp, #32]
 800569e:	3301      	adds	r3, #1
 80056a0:	9308      	str	r3, [sp, #32]
 80056a2:	e775      	b.n	8005590 <_dtoa_r+0x9f0>
 80056a4:	f000 f9be 	bl	8005a24 <__multadd>
 80056a8:	4631      	mov	r1, r6
 80056aa:	4680      	mov	r8, r0
 80056ac:	2300      	movs	r3, #0
 80056ae:	220a      	movs	r2, #10
 80056b0:	4628      	mov	r0, r5
 80056b2:	f000 f9b7 	bl	8005a24 <__multadd>
 80056b6:	4606      	mov	r6, r0
 80056b8:	e7f0      	b.n	800569c <_dtoa_r+0xafc>
 80056ba:	9b08      	ldr	r3, [sp, #32]
 80056bc:	9306      	str	r3, [sp, #24]
 80056be:	9f03      	ldr	r7, [sp, #12]
 80056c0:	4621      	mov	r1, r4
 80056c2:	4650      	mov	r0, sl
 80056c4:	f7ff f9e2 	bl	8004a8c <quorem>
 80056c8:	9b03      	ldr	r3, [sp, #12]
 80056ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80056ce:	f807 9b01 	strb.w	r9, [r7], #1
 80056d2:	1afa      	subs	r2, r7, r3
 80056d4:	9b06      	ldr	r3, [sp, #24]
 80056d6:	4293      	cmp	r3, r2
 80056d8:	dd07      	ble.n	80056ea <_dtoa_r+0xb4a>
 80056da:	4651      	mov	r1, sl
 80056dc:	2300      	movs	r3, #0
 80056de:	220a      	movs	r2, #10
 80056e0:	4628      	mov	r0, r5
 80056e2:	f000 f99f 	bl	8005a24 <__multadd>
 80056e6:	4682      	mov	sl, r0
 80056e8:	e7ea      	b.n	80056c0 <_dtoa_r+0xb20>
 80056ea:	9b06      	ldr	r3, [sp, #24]
 80056ec:	f04f 0800 	mov.w	r8, #0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	bfcc      	ite	gt
 80056f4:	461f      	movgt	r7, r3
 80056f6:	2701      	movle	r7, #1
 80056f8:	9b03      	ldr	r3, [sp, #12]
 80056fa:	441f      	add	r7, r3
 80056fc:	4651      	mov	r1, sl
 80056fe:	2201      	movs	r2, #1
 8005700:	4628      	mov	r0, r5
 8005702:	f000 fb3b 	bl	8005d7c <__lshift>
 8005706:	4621      	mov	r1, r4
 8005708:	4682      	mov	sl, r0
 800570a:	f000 fba3 	bl	8005e54 <__mcmp>
 800570e:	2800      	cmp	r0, #0
 8005710:	dc97      	bgt.n	8005642 <_dtoa_r+0xaa2>
 8005712:	d102      	bne.n	800571a <_dtoa_r+0xb7a>
 8005714:	f019 0f01 	tst.w	r9, #1
 8005718:	d193      	bne.n	8005642 <_dtoa_r+0xaa2>
 800571a:	463b      	mov	r3, r7
 800571c:	461f      	mov	r7, r3
 800571e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005722:	2a30      	cmp	r2, #48	; 0x30
 8005724:	d0fa      	beq.n	800571c <_dtoa_r+0xb7c>
 8005726:	e6e1      	b.n	80054ec <_dtoa_r+0x94c>
 8005728:	9a03      	ldr	r2, [sp, #12]
 800572a:	429a      	cmp	r2, r3
 800572c:	d18a      	bne.n	8005644 <_dtoa_r+0xaa4>
 800572e:	2331      	movs	r3, #49	; 0x31
 8005730:	f10b 0b01 	add.w	fp, fp, #1
 8005734:	e797      	b.n	8005666 <_dtoa_r+0xac6>
 8005736:	4b0a      	ldr	r3, [pc, #40]	; (8005760 <_dtoa_r+0xbc0>)
 8005738:	f7ff ba9f 	b.w	8004c7a <_dtoa_r+0xda>
 800573c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800573e:	2b00      	cmp	r3, #0
 8005740:	f47f aa77 	bne.w	8004c32 <_dtoa_r+0x92>
 8005744:	4b07      	ldr	r3, [pc, #28]	; (8005764 <_dtoa_r+0xbc4>)
 8005746:	f7ff ba98 	b.w	8004c7a <_dtoa_r+0xda>
 800574a:	9b06      	ldr	r3, [sp, #24]
 800574c:	2b00      	cmp	r3, #0
 800574e:	dcb6      	bgt.n	80056be <_dtoa_r+0xb1e>
 8005750:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005752:	2b02      	cmp	r3, #2
 8005754:	f73f aeb5 	bgt.w	80054c2 <_dtoa_r+0x922>
 8005758:	e7b1      	b.n	80056be <_dtoa_r+0xb1e>
 800575a:	bf00      	nop
 800575c:	08006c92 	.word	0x08006c92
 8005760:	08006bf2 	.word	0x08006bf2
 8005764:	08006c16 	.word	0x08006c16

08005768 <_free_r>:
 8005768:	b538      	push	{r3, r4, r5, lr}
 800576a:	4605      	mov	r5, r0
 800576c:	2900      	cmp	r1, #0
 800576e:	d040      	beq.n	80057f2 <_free_r+0x8a>
 8005770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005774:	1f0c      	subs	r4, r1, #4
 8005776:	2b00      	cmp	r3, #0
 8005778:	bfb8      	it	lt
 800577a:	18e4      	addlt	r4, r4, r3
 800577c:	f000 f8e4 	bl	8005948 <__malloc_lock>
 8005780:	4a1c      	ldr	r2, [pc, #112]	; (80057f4 <_free_r+0x8c>)
 8005782:	6813      	ldr	r3, [r2, #0]
 8005784:	b933      	cbnz	r3, 8005794 <_free_r+0x2c>
 8005786:	6063      	str	r3, [r4, #4]
 8005788:	6014      	str	r4, [r2, #0]
 800578a:	4628      	mov	r0, r5
 800578c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005790:	f000 b8e0 	b.w	8005954 <__malloc_unlock>
 8005794:	42a3      	cmp	r3, r4
 8005796:	d908      	bls.n	80057aa <_free_r+0x42>
 8005798:	6820      	ldr	r0, [r4, #0]
 800579a:	1821      	adds	r1, r4, r0
 800579c:	428b      	cmp	r3, r1
 800579e:	bf01      	itttt	eq
 80057a0:	6819      	ldreq	r1, [r3, #0]
 80057a2:	685b      	ldreq	r3, [r3, #4]
 80057a4:	1809      	addeq	r1, r1, r0
 80057a6:	6021      	streq	r1, [r4, #0]
 80057a8:	e7ed      	b.n	8005786 <_free_r+0x1e>
 80057aa:	461a      	mov	r2, r3
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	b10b      	cbz	r3, 80057b4 <_free_r+0x4c>
 80057b0:	42a3      	cmp	r3, r4
 80057b2:	d9fa      	bls.n	80057aa <_free_r+0x42>
 80057b4:	6811      	ldr	r1, [r2, #0]
 80057b6:	1850      	adds	r0, r2, r1
 80057b8:	42a0      	cmp	r0, r4
 80057ba:	d10b      	bne.n	80057d4 <_free_r+0x6c>
 80057bc:	6820      	ldr	r0, [r4, #0]
 80057be:	4401      	add	r1, r0
 80057c0:	1850      	adds	r0, r2, r1
 80057c2:	4283      	cmp	r3, r0
 80057c4:	6011      	str	r1, [r2, #0]
 80057c6:	d1e0      	bne.n	800578a <_free_r+0x22>
 80057c8:	6818      	ldr	r0, [r3, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	4408      	add	r0, r1
 80057ce:	6010      	str	r0, [r2, #0]
 80057d0:	6053      	str	r3, [r2, #4]
 80057d2:	e7da      	b.n	800578a <_free_r+0x22>
 80057d4:	d902      	bls.n	80057dc <_free_r+0x74>
 80057d6:	230c      	movs	r3, #12
 80057d8:	602b      	str	r3, [r5, #0]
 80057da:	e7d6      	b.n	800578a <_free_r+0x22>
 80057dc:	6820      	ldr	r0, [r4, #0]
 80057de:	1821      	adds	r1, r4, r0
 80057e0:	428b      	cmp	r3, r1
 80057e2:	bf01      	itttt	eq
 80057e4:	6819      	ldreq	r1, [r3, #0]
 80057e6:	685b      	ldreq	r3, [r3, #4]
 80057e8:	1809      	addeq	r1, r1, r0
 80057ea:	6021      	streq	r1, [r4, #0]
 80057ec:	6063      	str	r3, [r4, #4]
 80057ee:	6054      	str	r4, [r2, #4]
 80057f0:	e7cb      	b.n	800578a <_free_r+0x22>
 80057f2:	bd38      	pop	{r3, r4, r5, pc}
 80057f4:	2000048c 	.word	0x2000048c

080057f8 <malloc>:
 80057f8:	4b02      	ldr	r3, [pc, #8]	; (8005804 <malloc+0xc>)
 80057fa:	4601      	mov	r1, r0
 80057fc:	6818      	ldr	r0, [r3, #0]
 80057fe:	f000 b823 	b.w	8005848 <_malloc_r>
 8005802:	bf00      	nop
 8005804:	20000064 	.word	0x20000064

08005808 <sbrk_aligned>:
 8005808:	b570      	push	{r4, r5, r6, lr}
 800580a:	4e0e      	ldr	r6, [pc, #56]	; (8005844 <sbrk_aligned+0x3c>)
 800580c:	460c      	mov	r4, r1
 800580e:	6831      	ldr	r1, [r6, #0]
 8005810:	4605      	mov	r5, r0
 8005812:	b911      	cbnz	r1, 800581a <sbrk_aligned+0x12>
 8005814:	f000 fe38 	bl	8006488 <_sbrk_r>
 8005818:	6030      	str	r0, [r6, #0]
 800581a:	4621      	mov	r1, r4
 800581c:	4628      	mov	r0, r5
 800581e:	f000 fe33 	bl	8006488 <_sbrk_r>
 8005822:	1c43      	adds	r3, r0, #1
 8005824:	d00a      	beq.n	800583c <sbrk_aligned+0x34>
 8005826:	1cc4      	adds	r4, r0, #3
 8005828:	f024 0403 	bic.w	r4, r4, #3
 800582c:	42a0      	cmp	r0, r4
 800582e:	d007      	beq.n	8005840 <sbrk_aligned+0x38>
 8005830:	1a21      	subs	r1, r4, r0
 8005832:	4628      	mov	r0, r5
 8005834:	f000 fe28 	bl	8006488 <_sbrk_r>
 8005838:	3001      	adds	r0, #1
 800583a:	d101      	bne.n	8005840 <sbrk_aligned+0x38>
 800583c:	f04f 34ff 	mov.w	r4, #4294967295
 8005840:	4620      	mov	r0, r4
 8005842:	bd70      	pop	{r4, r5, r6, pc}
 8005844:	20000490 	.word	0x20000490

08005848 <_malloc_r>:
 8005848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800584c:	1ccd      	adds	r5, r1, #3
 800584e:	f025 0503 	bic.w	r5, r5, #3
 8005852:	3508      	adds	r5, #8
 8005854:	2d0c      	cmp	r5, #12
 8005856:	bf38      	it	cc
 8005858:	250c      	movcc	r5, #12
 800585a:	2d00      	cmp	r5, #0
 800585c:	4607      	mov	r7, r0
 800585e:	db01      	blt.n	8005864 <_malloc_r+0x1c>
 8005860:	42a9      	cmp	r1, r5
 8005862:	d905      	bls.n	8005870 <_malloc_r+0x28>
 8005864:	230c      	movs	r3, #12
 8005866:	2600      	movs	r6, #0
 8005868:	603b      	str	r3, [r7, #0]
 800586a:	4630      	mov	r0, r6
 800586c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005870:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005944 <_malloc_r+0xfc>
 8005874:	f000 f868 	bl	8005948 <__malloc_lock>
 8005878:	f8d8 3000 	ldr.w	r3, [r8]
 800587c:	461c      	mov	r4, r3
 800587e:	bb5c      	cbnz	r4, 80058d8 <_malloc_r+0x90>
 8005880:	4629      	mov	r1, r5
 8005882:	4638      	mov	r0, r7
 8005884:	f7ff ffc0 	bl	8005808 <sbrk_aligned>
 8005888:	1c43      	adds	r3, r0, #1
 800588a:	4604      	mov	r4, r0
 800588c:	d155      	bne.n	800593a <_malloc_r+0xf2>
 800588e:	f8d8 4000 	ldr.w	r4, [r8]
 8005892:	4626      	mov	r6, r4
 8005894:	2e00      	cmp	r6, #0
 8005896:	d145      	bne.n	8005924 <_malloc_r+0xdc>
 8005898:	2c00      	cmp	r4, #0
 800589a:	d048      	beq.n	800592e <_malloc_r+0xe6>
 800589c:	6823      	ldr	r3, [r4, #0]
 800589e:	4631      	mov	r1, r6
 80058a0:	4638      	mov	r0, r7
 80058a2:	eb04 0903 	add.w	r9, r4, r3
 80058a6:	f000 fdef 	bl	8006488 <_sbrk_r>
 80058aa:	4581      	cmp	r9, r0
 80058ac:	d13f      	bne.n	800592e <_malloc_r+0xe6>
 80058ae:	6821      	ldr	r1, [r4, #0]
 80058b0:	4638      	mov	r0, r7
 80058b2:	1a6d      	subs	r5, r5, r1
 80058b4:	4629      	mov	r1, r5
 80058b6:	f7ff ffa7 	bl	8005808 <sbrk_aligned>
 80058ba:	3001      	adds	r0, #1
 80058bc:	d037      	beq.n	800592e <_malloc_r+0xe6>
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	442b      	add	r3, r5
 80058c2:	6023      	str	r3, [r4, #0]
 80058c4:	f8d8 3000 	ldr.w	r3, [r8]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d038      	beq.n	800593e <_malloc_r+0xf6>
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	42a2      	cmp	r2, r4
 80058d0:	d12b      	bne.n	800592a <_malloc_r+0xe2>
 80058d2:	2200      	movs	r2, #0
 80058d4:	605a      	str	r2, [r3, #4]
 80058d6:	e00f      	b.n	80058f8 <_malloc_r+0xb0>
 80058d8:	6822      	ldr	r2, [r4, #0]
 80058da:	1b52      	subs	r2, r2, r5
 80058dc:	d41f      	bmi.n	800591e <_malloc_r+0xd6>
 80058de:	2a0b      	cmp	r2, #11
 80058e0:	d917      	bls.n	8005912 <_malloc_r+0xca>
 80058e2:	1961      	adds	r1, r4, r5
 80058e4:	42a3      	cmp	r3, r4
 80058e6:	6025      	str	r5, [r4, #0]
 80058e8:	bf18      	it	ne
 80058ea:	6059      	strne	r1, [r3, #4]
 80058ec:	6863      	ldr	r3, [r4, #4]
 80058ee:	bf08      	it	eq
 80058f0:	f8c8 1000 	streq.w	r1, [r8]
 80058f4:	5162      	str	r2, [r4, r5]
 80058f6:	604b      	str	r3, [r1, #4]
 80058f8:	4638      	mov	r0, r7
 80058fa:	f104 060b 	add.w	r6, r4, #11
 80058fe:	f000 f829 	bl	8005954 <__malloc_unlock>
 8005902:	f026 0607 	bic.w	r6, r6, #7
 8005906:	1d23      	adds	r3, r4, #4
 8005908:	1af2      	subs	r2, r6, r3
 800590a:	d0ae      	beq.n	800586a <_malloc_r+0x22>
 800590c:	1b9b      	subs	r3, r3, r6
 800590e:	50a3      	str	r3, [r4, r2]
 8005910:	e7ab      	b.n	800586a <_malloc_r+0x22>
 8005912:	42a3      	cmp	r3, r4
 8005914:	6862      	ldr	r2, [r4, #4]
 8005916:	d1dd      	bne.n	80058d4 <_malloc_r+0x8c>
 8005918:	f8c8 2000 	str.w	r2, [r8]
 800591c:	e7ec      	b.n	80058f8 <_malloc_r+0xb0>
 800591e:	4623      	mov	r3, r4
 8005920:	6864      	ldr	r4, [r4, #4]
 8005922:	e7ac      	b.n	800587e <_malloc_r+0x36>
 8005924:	4634      	mov	r4, r6
 8005926:	6876      	ldr	r6, [r6, #4]
 8005928:	e7b4      	b.n	8005894 <_malloc_r+0x4c>
 800592a:	4613      	mov	r3, r2
 800592c:	e7cc      	b.n	80058c8 <_malloc_r+0x80>
 800592e:	230c      	movs	r3, #12
 8005930:	4638      	mov	r0, r7
 8005932:	603b      	str	r3, [r7, #0]
 8005934:	f000 f80e 	bl	8005954 <__malloc_unlock>
 8005938:	e797      	b.n	800586a <_malloc_r+0x22>
 800593a:	6025      	str	r5, [r4, #0]
 800593c:	e7dc      	b.n	80058f8 <_malloc_r+0xb0>
 800593e:	605b      	str	r3, [r3, #4]
 8005940:	deff      	udf	#255	; 0xff
 8005942:	bf00      	nop
 8005944:	2000048c 	.word	0x2000048c

08005948 <__malloc_lock>:
 8005948:	4801      	ldr	r0, [pc, #4]	; (8005950 <__malloc_lock+0x8>)
 800594a:	f7ff b88f 	b.w	8004a6c <__retarget_lock_acquire_recursive>
 800594e:	bf00      	nop
 8005950:	20000488 	.word	0x20000488

08005954 <__malloc_unlock>:
 8005954:	4801      	ldr	r0, [pc, #4]	; (800595c <__malloc_unlock+0x8>)
 8005956:	f7ff b88a 	b.w	8004a6e <__retarget_lock_release_recursive>
 800595a:	bf00      	nop
 800595c:	20000488 	.word	0x20000488

08005960 <_Balloc>:
 8005960:	b570      	push	{r4, r5, r6, lr}
 8005962:	69c6      	ldr	r6, [r0, #28]
 8005964:	4604      	mov	r4, r0
 8005966:	460d      	mov	r5, r1
 8005968:	b976      	cbnz	r6, 8005988 <_Balloc+0x28>
 800596a:	2010      	movs	r0, #16
 800596c:	f7ff ff44 	bl	80057f8 <malloc>
 8005970:	4602      	mov	r2, r0
 8005972:	61e0      	str	r0, [r4, #28]
 8005974:	b920      	cbnz	r0, 8005980 <_Balloc+0x20>
 8005976:	216b      	movs	r1, #107	; 0x6b
 8005978:	4b17      	ldr	r3, [pc, #92]	; (80059d8 <_Balloc+0x78>)
 800597a:	4818      	ldr	r0, [pc, #96]	; (80059dc <_Balloc+0x7c>)
 800597c:	f000 fda2 	bl	80064c4 <__assert_func>
 8005980:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005984:	6006      	str	r6, [r0, #0]
 8005986:	60c6      	str	r6, [r0, #12]
 8005988:	69e6      	ldr	r6, [r4, #28]
 800598a:	68f3      	ldr	r3, [r6, #12]
 800598c:	b183      	cbz	r3, 80059b0 <_Balloc+0x50>
 800598e:	69e3      	ldr	r3, [r4, #28]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005996:	b9b8      	cbnz	r0, 80059c8 <_Balloc+0x68>
 8005998:	2101      	movs	r1, #1
 800599a:	fa01 f605 	lsl.w	r6, r1, r5
 800599e:	1d72      	adds	r2, r6, #5
 80059a0:	4620      	mov	r0, r4
 80059a2:	0092      	lsls	r2, r2, #2
 80059a4:	f000 fdac 	bl	8006500 <_calloc_r>
 80059a8:	b160      	cbz	r0, 80059c4 <_Balloc+0x64>
 80059aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80059ae:	e00e      	b.n	80059ce <_Balloc+0x6e>
 80059b0:	2221      	movs	r2, #33	; 0x21
 80059b2:	2104      	movs	r1, #4
 80059b4:	4620      	mov	r0, r4
 80059b6:	f000 fda3 	bl	8006500 <_calloc_r>
 80059ba:	69e3      	ldr	r3, [r4, #28]
 80059bc:	60f0      	str	r0, [r6, #12]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e4      	bne.n	800598e <_Balloc+0x2e>
 80059c4:	2000      	movs	r0, #0
 80059c6:	bd70      	pop	{r4, r5, r6, pc}
 80059c8:	6802      	ldr	r2, [r0, #0]
 80059ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80059ce:	2300      	movs	r3, #0
 80059d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80059d4:	e7f7      	b.n	80059c6 <_Balloc+0x66>
 80059d6:	bf00      	nop
 80059d8:	08006c23 	.word	0x08006c23
 80059dc:	08006ca3 	.word	0x08006ca3

080059e0 <_Bfree>:
 80059e0:	b570      	push	{r4, r5, r6, lr}
 80059e2:	69c6      	ldr	r6, [r0, #28]
 80059e4:	4605      	mov	r5, r0
 80059e6:	460c      	mov	r4, r1
 80059e8:	b976      	cbnz	r6, 8005a08 <_Bfree+0x28>
 80059ea:	2010      	movs	r0, #16
 80059ec:	f7ff ff04 	bl	80057f8 <malloc>
 80059f0:	4602      	mov	r2, r0
 80059f2:	61e8      	str	r0, [r5, #28]
 80059f4:	b920      	cbnz	r0, 8005a00 <_Bfree+0x20>
 80059f6:	218f      	movs	r1, #143	; 0x8f
 80059f8:	4b08      	ldr	r3, [pc, #32]	; (8005a1c <_Bfree+0x3c>)
 80059fa:	4809      	ldr	r0, [pc, #36]	; (8005a20 <_Bfree+0x40>)
 80059fc:	f000 fd62 	bl	80064c4 <__assert_func>
 8005a00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a04:	6006      	str	r6, [r0, #0]
 8005a06:	60c6      	str	r6, [r0, #12]
 8005a08:	b13c      	cbz	r4, 8005a1a <_Bfree+0x3a>
 8005a0a:	69eb      	ldr	r3, [r5, #28]
 8005a0c:	6862      	ldr	r2, [r4, #4]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a14:	6021      	str	r1, [r4, #0]
 8005a16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005a1a:	bd70      	pop	{r4, r5, r6, pc}
 8005a1c:	08006c23 	.word	0x08006c23
 8005a20:	08006ca3 	.word	0x08006ca3

08005a24 <__multadd>:
 8005a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a28:	4607      	mov	r7, r0
 8005a2a:	460c      	mov	r4, r1
 8005a2c:	461e      	mov	r6, r3
 8005a2e:	2000      	movs	r0, #0
 8005a30:	690d      	ldr	r5, [r1, #16]
 8005a32:	f101 0c14 	add.w	ip, r1, #20
 8005a36:	f8dc 3000 	ldr.w	r3, [ip]
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	b299      	uxth	r1, r3
 8005a3e:	fb02 6101 	mla	r1, r2, r1, r6
 8005a42:	0c1e      	lsrs	r6, r3, #16
 8005a44:	0c0b      	lsrs	r3, r1, #16
 8005a46:	fb02 3306 	mla	r3, r2, r6, r3
 8005a4a:	b289      	uxth	r1, r1
 8005a4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a50:	4285      	cmp	r5, r0
 8005a52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a56:	f84c 1b04 	str.w	r1, [ip], #4
 8005a5a:	dcec      	bgt.n	8005a36 <__multadd+0x12>
 8005a5c:	b30e      	cbz	r6, 8005aa2 <__multadd+0x7e>
 8005a5e:	68a3      	ldr	r3, [r4, #8]
 8005a60:	42ab      	cmp	r3, r5
 8005a62:	dc19      	bgt.n	8005a98 <__multadd+0x74>
 8005a64:	6861      	ldr	r1, [r4, #4]
 8005a66:	4638      	mov	r0, r7
 8005a68:	3101      	adds	r1, #1
 8005a6a:	f7ff ff79 	bl	8005960 <_Balloc>
 8005a6e:	4680      	mov	r8, r0
 8005a70:	b928      	cbnz	r0, 8005a7e <__multadd+0x5a>
 8005a72:	4602      	mov	r2, r0
 8005a74:	21ba      	movs	r1, #186	; 0xba
 8005a76:	4b0c      	ldr	r3, [pc, #48]	; (8005aa8 <__multadd+0x84>)
 8005a78:	480c      	ldr	r0, [pc, #48]	; (8005aac <__multadd+0x88>)
 8005a7a:	f000 fd23 	bl	80064c4 <__assert_func>
 8005a7e:	6922      	ldr	r2, [r4, #16]
 8005a80:	f104 010c 	add.w	r1, r4, #12
 8005a84:	3202      	adds	r2, #2
 8005a86:	0092      	lsls	r2, r2, #2
 8005a88:	300c      	adds	r0, #12
 8005a8a:	f000 fd0d 	bl	80064a8 <memcpy>
 8005a8e:	4621      	mov	r1, r4
 8005a90:	4638      	mov	r0, r7
 8005a92:	f7ff ffa5 	bl	80059e0 <_Bfree>
 8005a96:	4644      	mov	r4, r8
 8005a98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a9c:	3501      	adds	r5, #1
 8005a9e:	615e      	str	r6, [r3, #20]
 8005aa0:	6125      	str	r5, [r4, #16]
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aa8:	08006c92 	.word	0x08006c92
 8005aac:	08006ca3 	.word	0x08006ca3

08005ab0 <__hi0bits>:
 8005ab0:	0c02      	lsrs	r2, r0, #16
 8005ab2:	0412      	lsls	r2, r2, #16
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	b9ca      	cbnz	r2, 8005aec <__hi0bits+0x3c>
 8005ab8:	0403      	lsls	r3, r0, #16
 8005aba:	2010      	movs	r0, #16
 8005abc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005ac0:	bf04      	itt	eq
 8005ac2:	021b      	lsleq	r3, r3, #8
 8005ac4:	3008      	addeq	r0, #8
 8005ac6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005aca:	bf04      	itt	eq
 8005acc:	011b      	lsleq	r3, r3, #4
 8005ace:	3004      	addeq	r0, #4
 8005ad0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005ad4:	bf04      	itt	eq
 8005ad6:	009b      	lsleq	r3, r3, #2
 8005ad8:	3002      	addeq	r0, #2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	db05      	blt.n	8005aea <__hi0bits+0x3a>
 8005ade:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005ae2:	f100 0001 	add.w	r0, r0, #1
 8005ae6:	bf08      	it	eq
 8005ae8:	2020      	moveq	r0, #32
 8005aea:	4770      	bx	lr
 8005aec:	2000      	movs	r0, #0
 8005aee:	e7e5      	b.n	8005abc <__hi0bits+0xc>

08005af0 <__lo0bits>:
 8005af0:	6803      	ldr	r3, [r0, #0]
 8005af2:	4602      	mov	r2, r0
 8005af4:	f013 0007 	ands.w	r0, r3, #7
 8005af8:	d00b      	beq.n	8005b12 <__lo0bits+0x22>
 8005afa:	07d9      	lsls	r1, r3, #31
 8005afc:	d421      	bmi.n	8005b42 <__lo0bits+0x52>
 8005afe:	0798      	lsls	r0, r3, #30
 8005b00:	bf49      	itett	mi
 8005b02:	085b      	lsrmi	r3, r3, #1
 8005b04:	089b      	lsrpl	r3, r3, #2
 8005b06:	2001      	movmi	r0, #1
 8005b08:	6013      	strmi	r3, [r2, #0]
 8005b0a:	bf5c      	itt	pl
 8005b0c:	2002      	movpl	r0, #2
 8005b0e:	6013      	strpl	r3, [r2, #0]
 8005b10:	4770      	bx	lr
 8005b12:	b299      	uxth	r1, r3
 8005b14:	b909      	cbnz	r1, 8005b1a <__lo0bits+0x2a>
 8005b16:	2010      	movs	r0, #16
 8005b18:	0c1b      	lsrs	r3, r3, #16
 8005b1a:	b2d9      	uxtb	r1, r3
 8005b1c:	b909      	cbnz	r1, 8005b22 <__lo0bits+0x32>
 8005b1e:	3008      	adds	r0, #8
 8005b20:	0a1b      	lsrs	r3, r3, #8
 8005b22:	0719      	lsls	r1, r3, #28
 8005b24:	bf04      	itt	eq
 8005b26:	091b      	lsreq	r3, r3, #4
 8005b28:	3004      	addeq	r0, #4
 8005b2a:	0799      	lsls	r1, r3, #30
 8005b2c:	bf04      	itt	eq
 8005b2e:	089b      	lsreq	r3, r3, #2
 8005b30:	3002      	addeq	r0, #2
 8005b32:	07d9      	lsls	r1, r3, #31
 8005b34:	d403      	bmi.n	8005b3e <__lo0bits+0x4e>
 8005b36:	085b      	lsrs	r3, r3, #1
 8005b38:	f100 0001 	add.w	r0, r0, #1
 8005b3c:	d003      	beq.n	8005b46 <__lo0bits+0x56>
 8005b3e:	6013      	str	r3, [r2, #0]
 8005b40:	4770      	bx	lr
 8005b42:	2000      	movs	r0, #0
 8005b44:	4770      	bx	lr
 8005b46:	2020      	movs	r0, #32
 8005b48:	4770      	bx	lr
	...

08005b4c <__i2b>:
 8005b4c:	b510      	push	{r4, lr}
 8005b4e:	460c      	mov	r4, r1
 8005b50:	2101      	movs	r1, #1
 8005b52:	f7ff ff05 	bl	8005960 <_Balloc>
 8005b56:	4602      	mov	r2, r0
 8005b58:	b928      	cbnz	r0, 8005b66 <__i2b+0x1a>
 8005b5a:	f240 1145 	movw	r1, #325	; 0x145
 8005b5e:	4b04      	ldr	r3, [pc, #16]	; (8005b70 <__i2b+0x24>)
 8005b60:	4804      	ldr	r0, [pc, #16]	; (8005b74 <__i2b+0x28>)
 8005b62:	f000 fcaf 	bl	80064c4 <__assert_func>
 8005b66:	2301      	movs	r3, #1
 8005b68:	6144      	str	r4, [r0, #20]
 8005b6a:	6103      	str	r3, [r0, #16]
 8005b6c:	bd10      	pop	{r4, pc}
 8005b6e:	bf00      	nop
 8005b70:	08006c92 	.word	0x08006c92
 8005b74:	08006ca3 	.word	0x08006ca3

08005b78 <__multiply>:
 8005b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b7c:	4691      	mov	r9, r2
 8005b7e:	690a      	ldr	r2, [r1, #16]
 8005b80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005b84:	460c      	mov	r4, r1
 8005b86:	429a      	cmp	r2, r3
 8005b88:	bfbe      	ittt	lt
 8005b8a:	460b      	movlt	r3, r1
 8005b8c:	464c      	movlt	r4, r9
 8005b8e:	4699      	movlt	r9, r3
 8005b90:	6927      	ldr	r7, [r4, #16]
 8005b92:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005b96:	68a3      	ldr	r3, [r4, #8]
 8005b98:	6861      	ldr	r1, [r4, #4]
 8005b9a:	eb07 060a 	add.w	r6, r7, sl
 8005b9e:	42b3      	cmp	r3, r6
 8005ba0:	b085      	sub	sp, #20
 8005ba2:	bfb8      	it	lt
 8005ba4:	3101      	addlt	r1, #1
 8005ba6:	f7ff fedb 	bl	8005960 <_Balloc>
 8005baa:	b930      	cbnz	r0, 8005bba <__multiply+0x42>
 8005bac:	4602      	mov	r2, r0
 8005bae:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005bb2:	4b43      	ldr	r3, [pc, #268]	; (8005cc0 <__multiply+0x148>)
 8005bb4:	4843      	ldr	r0, [pc, #268]	; (8005cc4 <__multiply+0x14c>)
 8005bb6:	f000 fc85 	bl	80064c4 <__assert_func>
 8005bba:	f100 0514 	add.w	r5, r0, #20
 8005bbe:	462b      	mov	r3, r5
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005bc6:	4543      	cmp	r3, r8
 8005bc8:	d321      	bcc.n	8005c0e <__multiply+0x96>
 8005bca:	f104 0314 	add.w	r3, r4, #20
 8005bce:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005bd2:	f109 0314 	add.w	r3, r9, #20
 8005bd6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005bda:	9202      	str	r2, [sp, #8]
 8005bdc:	1b3a      	subs	r2, r7, r4
 8005bde:	3a15      	subs	r2, #21
 8005be0:	f022 0203 	bic.w	r2, r2, #3
 8005be4:	3204      	adds	r2, #4
 8005be6:	f104 0115 	add.w	r1, r4, #21
 8005bea:	428f      	cmp	r7, r1
 8005bec:	bf38      	it	cc
 8005bee:	2204      	movcc	r2, #4
 8005bf0:	9201      	str	r2, [sp, #4]
 8005bf2:	9a02      	ldr	r2, [sp, #8]
 8005bf4:	9303      	str	r3, [sp, #12]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d80c      	bhi.n	8005c14 <__multiply+0x9c>
 8005bfa:	2e00      	cmp	r6, #0
 8005bfc:	dd03      	ble.n	8005c06 <__multiply+0x8e>
 8005bfe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d05a      	beq.n	8005cbc <__multiply+0x144>
 8005c06:	6106      	str	r6, [r0, #16]
 8005c08:	b005      	add	sp, #20
 8005c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c0e:	f843 2b04 	str.w	r2, [r3], #4
 8005c12:	e7d8      	b.n	8005bc6 <__multiply+0x4e>
 8005c14:	f8b3 a000 	ldrh.w	sl, [r3]
 8005c18:	f1ba 0f00 	cmp.w	sl, #0
 8005c1c:	d023      	beq.n	8005c66 <__multiply+0xee>
 8005c1e:	46a9      	mov	r9, r5
 8005c20:	f04f 0c00 	mov.w	ip, #0
 8005c24:	f104 0e14 	add.w	lr, r4, #20
 8005c28:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005c2c:	f8d9 1000 	ldr.w	r1, [r9]
 8005c30:	fa1f fb82 	uxth.w	fp, r2
 8005c34:	b289      	uxth	r1, r1
 8005c36:	fb0a 110b 	mla	r1, sl, fp, r1
 8005c3a:	4461      	add	r1, ip
 8005c3c:	f8d9 c000 	ldr.w	ip, [r9]
 8005c40:	0c12      	lsrs	r2, r2, #16
 8005c42:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005c46:	fb0a c202 	mla	r2, sl, r2, ip
 8005c4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c4e:	b289      	uxth	r1, r1
 8005c50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005c54:	4577      	cmp	r7, lr
 8005c56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c5a:	f849 1b04 	str.w	r1, [r9], #4
 8005c5e:	d8e3      	bhi.n	8005c28 <__multiply+0xb0>
 8005c60:	9a01      	ldr	r2, [sp, #4]
 8005c62:	f845 c002 	str.w	ip, [r5, r2]
 8005c66:	9a03      	ldr	r2, [sp, #12]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005c6e:	f1b9 0f00 	cmp.w	r9, #0
 8005c72:	d021      	beq.n	8005cb8 <__multiply+0x140>
 8005c74:	46ae      	mov	lr, r5
 8005c76:	f04f 0a00 	mov.w	sl, #0
 8005c7a:	6829      	ldr	r1, [r5, #0]
 8005c7c:	f104 0c14 	add.w	ip, r4, #20
 8005c80:	f8bc b000 	ldrh.w	fp, [ip]
 8005c84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005c88:	b289      	uxth	r1, r1
 8005c8a:	fb09 220b 	mla	r2, r9, fp, r2
 8005c8e:	4452      	add	r2, sl
 8005c90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005c94:	f84e 1b04 	str.w	r1, [lr], #4
 8005c98:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005c9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005ca0:	f8be 1000 	ldrh.w	r1, [lr]
 8005ca4:	4567      	cmp	r7, ip
 8005ca6:	fb09 110a 	mla	r1, r9, sl, r1
 8005caa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005cae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005cb2:	d8e5      	bhi.n	8005c80 <__multiply+0x108>
 8005cb4:	9a01      	ldr	r2, [sp, #4]
 8005cb6:	50a9      	str	r1, [r5, r2]
 8005cb8:	3504      	adds	r5, #4
 8005cba:	e79a      	b.n	8005bf2 <__multiply+0x7a>
 8005cbc:	3e01      	subs	r6, #1
 8005cbe:	e79c      	b.n	8005bfa <__multiply+0x82>
 8005cc0:	08006c92 	.word	0x08006c92
 8005cc4:	08006ca3 	.word	0x08006ca3

08005cc8 <__pow5mult>:
 8005cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ccc:	4615      	mov	r5, r2
 8005cce:	f012 0203 	ands.w	r2, r2, #3
 8005cd2:	4606      	mov	r6, r0
 8005cd4:	460f      	mov	r7, r1
 8005cd6:	d007      	beq.n	8005ce8 <__pow5mult+0x20>
 8005cd8:	4c25      	ldr	r4, [pc, #148]	; (8005d70 <__pow5mult+0xa8>)
 8005cda:	3a01      	subs	r2, #1
 8005cdc:	2300      	movs	r3, #0
 8005cde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005ce2:	f7ff fe9f 	bl	8005a24 <__multadd>
 8005ce6:	4607      	mov	r7, r0
 8005ce8:	10ad      	asrs	r5, r5, #2
 8005cea:	d03d      	beq.n	8005d68 <__pow5mult+0xa0>
 8005cec:	69f4      	ldr	r4, [r6, #28]
 8005cee:	b97c      	cbnz	r4, 8005d10 <__pow5mult+0x48>
 8005cf0:	2010      	movs	r0, #16
 8005cf2:	f7ff fd81 	bl	80057f8 <malloc>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	61f0      	str	r0, [r6, #28]
 8005cfa:	b928      	cbnz	r0, 8005d08 <__pow5mult+0x40>
 8005cfc:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005d00:	4b1c      	ldr	r3, [pc, #112]	; (8005d74 <__pow5mult+0xac>)
 8005d02:	481d      	ldr	r0, [pc, #116]	; (8005d78 <__pow5mult+0xb0>)
 8005d04:	f000 fbde 	bl	80064c4 <__assert_func>
 8005d08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005d0c:	6004      	str	r4, [r0, #0]
 8005d0e:	60c4      	str	r4, [r0, #12]
 8005d10:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005d14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005d18:	b94c      	cbnz	r4, 8005d2e <__pow5mult+0x66>
 8005d1a:	f240 2171 	movw	r1, #625	; 0x271
 8005d1e:	4630      	mov	r0, r6
 8005d20:	f7ff ff14 	bl	8005b4c <__i2b>
 8005d24:	2300      	movs	r3, #0
 8005d26:	4604      	mov	r4, r0
 8005d28:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d2c:	6003      	str	r3, [r0, #0]
 8005d2e:	f04f 0900 	mov.w	r9, #0
 8005d32:	07eb      	lsls	r3, r5, #31
 8005d34:	d50a      	bpl.n	8005d4c <__pow5mult+0x84>
 8005d36:	4639      	mov	r1, r7
 8005d38:	4622      	mov	r2, r4
 8005d3a:	4630      	mov	r0, r6
 8005d3c:	f7ff ff1c 	bl	8005b78 <__multiply>
 8005d40:	4680      	mov	r8, r0
 8005d42:	4639      	mov	r1, r7
 8005d44:	4630      	mov	r0, r6
 8005d46:	f7ff fe4b 	bl	80059e0 <_Bfree>
 8005d4a:	4647      	mov	r7, r8
 8005d4c:	106d      	asrs	r5, r5, #1
 8005d4e:	d00b      	beq.n	8005d68 <__pow5mult+0xa0>
 8005d50:	6820      	ldr	r0, [r4, #0]
 8005d52:	b938      	cbnz	r0, 8005d64 <__pow5mult+0x9c>
 8005d54:	4622      	mov	r2, r4
 8005d56:	4621      	mov	r1, r4
 8005d58:	4630      	mov	r0, r6
 8005d5a:	f7ff ff0d 	bl	8005b78 <__multiply>
 8005d5e:	6020      	str	r0, [r4, #0]
 8005d60:	f8c0 9000 	str.w	r9, [r0]
 8005d64:	4604      	mov	r4, r0
 8005d66:	e7e4      	b.n	8005d32 <__pow5mult+0x6a>
 8005d68:	4638      	mov	r0, r7
 8005d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d6e:	bf00      	nop
 8005d70:	08006df0 	.word	0x08006df0
 8005d74:	08006c23 	.word	0x08006c23
 8005d78:	08006ca3 	.word	0x08006ca3

08005d7c <__lshift>:
 8005d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d80:	460c      	mov	r4, r1
 8005d82:	4607      	mov	r7, r0
 8005d84:	4691      	mov	r9, r2
 8005d86:	6923      	ldr	r3, [r4, #16]
 8005d88:	6849      	ldr	r1, [r1, #4]
 8005d8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005d8e:	68a3      	ldr	r3, [r4, #8]
 8005d90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d94:	f108 0601 	add.w	r6, r8, #1
 8005d98:	42b3      	cmp	r3, r6
 8005d9a:	db0b      	blt.n	8005db4 <__lshift+0x38>
 8005d9c:	4638      	mov	r0, r7
 8005d9e:	f7ff fddf 	bl	8005960 <_Balloc>
 8005da2:	4605      	mov	r5, r0
 8005da4:	b948      	cbnz	r0, 8005dba <__lshift+0x3e>
 8005da6:	4602      	mov	r2, r0
 8005da8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005dac:	4b27      	ldr	r3, [pc, #156]	; (8005e4c <__lshift+0xd0>)
 8005dae:	4828      	ldr	r0, [pc, #160]	; (8005e50 <__lshift+0xd4>)
 8005db0:	f000 fb88 	bl	80064c4 <__assert_func>
 8005db4:	3101      	adds	r1, #1
 8005db6:	005b      	lsls	r3, r3, #1
 8005db8:	e7ee      	b.n	8005d98 <__lshift+0x1c>
 8005dba:	2300      	movs	r3, #0
 8005dbc:	f100 0114 	add.w	r1, r0, #20
 8005dc0:	f100 0210 	add.w	r2, r0, #16
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	4553      	cmp	r3, sl
 8005dc8:	db33      	blt.n	8005e32 <__lshift+0xb6>
 8005dca:	6920      	ldr	r0, [r4, #16]
 8005dcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005dd0:	f104 0314 	add.w	r3, r4, #20
 8005dd4:	f019 091f 	ands.w	r9, r9, #31
 8005dd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005ddc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005de0:	d02b      	beq.n	8005e3a <__lshift+0xbe>
 8005de2:	468a      	mov	sl, r1
 8005de4:	2200      	movs	r2, #0
 8005de6:	f1c9 0e20 	rsb	lr, r9, #32
 8005dea:	6818      	ldr	r0, [r3, #0]
 8005dec:	fa00 f009 	lsl.w	r0, r0, r9
 8005df0:	4310      	orrs	r0, r2
 8005df2:	f84a 0b04 	str.w	r0, [sl], #4
 8005df6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dfa:	459c      	cmp	ip, r3
 8005dfc:	fa22 f20e 	lsr.w	r2, r2, lr
 8005e00:	d8f3      	bhi.n	8005dea <__lshift+0x6e>
 8005e02:	ebac 0304 	sub.w	r3, ip, r4
 8005e06:	3b15      	subs	r3, #21
 8005e08:	f023 0303 	bic.w	r3, r3, #3
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	f104 0015 	add.w	r0, r4, #21
 8005e12:	4584      	cmp	ip, r0
 8005e14:	bf38      	it	cc
 8005e16:	2304      	movcc	r3, #4
 8005e18:	50ca      	str	r2, [r1, r3]
 8005e1a:	b10a      	cbz	r2, 8005e20 <__lshift+0xa4>
 8005e1c:	f108 0602 	add.w	r6, r8, #2
 8005e20:	3e01      	subs	r6, #1
 8005e22:	4638      	mov	r0, r7
 8005e24:	4621      	mov	r1, r4
 8005e26:	612e      	str	r6, [r5, #16]
 8005e28:	f7ff fdda 	bl	80059e0 <_Bfree>
 8005e2c:	4628      	mov	r0, r5
 8005e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e32:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e36:	3301      	adds	r3, #1
 8005e38:	e7c5      	b.n	8005dc6 <__lshift+0x4a>
 8005e3a:	3904      	subs	r1, #4
 8005e3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e40:	459c      	cmp	ip, r3
 8005e42:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e46:	d8f9      	bhi.n	8005e3c <__lshift+0xc0>
 8005e48:	e7ea      	b.n	8005e20 <__lshift+0xa4>
 8005e4a:	bf00      	nop
 8005e4c:	08006c92 	.word	0x08006c92
 8005e50:	08006ca3 	.word	0x08006ca3

08005e54 <__mcmp>:
 8005e54:	4603      	mov	r3, r0
 8005e56:	690a      	ldr	r2, [r1, #16]
 8005e58:	6900      	ldr	r0, [r0, #16]
 8005e5a:	b530      	push	{r4, r5, lr}
 8005e5c:	1a80      	subs	r0, r0, r2
 8005e5e:	d10d      	bne.n	8005e7c <__mcmp+0x28>
 8005e60:	3314      	adds	r3, #20
 8005e62:	3114      	adds	r1, #20
 8005e64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005e68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005e6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005e70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005e74:	4295      	cmp	r5, r2
 8005e76:	d002      	beq.n	8005e7e <__mcmp+0x2a>
 8005e78:	d304      	bcc.n	8005e84 <__mcmp+0x30>
 8005e7a:	2001      	movs	r0, #1
 8005e7c:	bd30      	pop	{r4, r5, pc}
 8005e7e:	42a3      	cmp	r3, r4
 8005e80:	d3f4      	bcc.n	8005e6c <__mcmp+0x18>
 8005e82:	e7fb      	b.n	8005e7c <__mcmp+0x28>
 8005e84:	f04f 30ff 	mov.w	r0, #4294967295
 8005e88:	e7f8      	b.n	8005e7c <__mcmp+0x28>
	...

08005e8c <__mdiff>:
 8005e8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e90:	460d      	mov	r5, r1
 8005e92:	4607      	mov	r7, r0
 8005e94:	4611      	mov	r1, r2
 8005e96:	4628      	mov	r0, r5
 8005e98:	4614      	mov	r4, r2
 8005e9a:	f7ff ffdb 	bl	8005e54 <__mcmp>
 8005e9e:	1e06      	subs	r6, r0, #0
 8005ea0:	d111      	bne.n	8005ec6 <__mdiff+0x3a>
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	4638      	mov	r0, r7
 8005ea6:	f7ff fd5b 	bl	8005960 <_Balloc>
 8005eaa:	4602      	mov	r2, r0
 8005eac:	b928      	cbnz	r0, 8005eba <__mdiff+0x2e>
 8005eae:	f240 2137 	movw	r1, #567	; 0x237
 8005eb2:	4b3a      	ldr	r3, [pc, #232]	; (8005f9c <__mdiff+0x110>)
 8005eb4:	483a      	ldr	r0, [pc, #232]	; (8005fa0 <__mdiff+0x114>)
 8005eb6:	f000 fb05 	bl	80064c4 <__assert_func>
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005ec0:	4610      	mov	r0, r2
 8005ec2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec6:	bfa4      	itt	ge
 8005ec8:	4623      	movge	r3, r4
 8005eca:	462c      	movge	r4, r5
 8005ecc:	4638      	mov	r0, r7
 8005ece:	6861      	ldr	r1, [r4, #4]
 8005ed0:	bfa6      	itte	ge
 8005ed2:	461d      	movge	r5, r3
 8005ed4:	2600      	movge	r6, #0
 8005ed6:	2601      	movlt	r6, #1
 8005ed8:	f7ff fd42 	bl	8005960 <_Balloc>
 8005edc:	4602      	mov	r2, r0
 8005ede:	b918      	cbnz	r0, 8005ee8 <__mdiff+0x5c>
 8005ee0:	f240 2145 	movw	r1, #581	; 0x245
 8005ee4:	4b2d      	ldr	r3, [pc, #180]	; (8005f9c <__mdiff+0x110>)
 8005ee6:	e7e5      	b.n	8005eb4 <__mdiff+0x28>
 8005ee8:	f102 0814 	add.w	r8, r2, #20
 8005eec:	46c2      	mov	sl, r8
 8005eee:	f04f 0c00 	mov.w	ip, #0
 8005ef2:	6927      	ldr	r7, [r4, #16]
 8005ef4:	60c6      	str	r6, [r0, #12]
 8005ef6:	692e      	ldr	r6, [r5, #16]
 8005ef8:	f104 0014 	add.w	r0, r4, #20
 8005efc:	f105 0914 	add.w	r9, r5, #20
 8005f00:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005f04:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005f08:	3410      	adds	r4, #16
 8005f0a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005f0e:	f859 3b04 	ldr.w	r3, [r9], #4
 8005f12:	fa1f f18b 	uxth.w	r1, fp
 8005f16:	4461      	add	r1, ip
 8005f18:	fa1f fc83 	uxth.w	ip, r3
 8005f1c:	0c1b      	lsrs	r3, r3, #16
 8005f1e:	eba1 010c 	sub.w	r1, r1, ip
 8005f22:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005f26:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005f2a:	b289      	uxth	r1, r1
 8005f2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005f30:	454e      	cmp	r6, r9
 8005f32:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005f36:	f84a 1b04 	str.w	r1, [sl], #4
 8005f3a:	d8e6      	bhi.n	8005f0a <__mdiff+0x7e>
 8005f3c:	1b73      	subs	r3, r6, r5
 8005f3e:	3b15      	subs	r3, #21
 8005f40:	f023 0303 	bic.w	r3, r3, #3
 8005f44:	3515      	adds	r5, #21
 8005f46:	3304      	adds	r3, #4
 8005f48:	42ae      	cmp	r6, r5
 8005f4a:	bf38      	it	cc
 8005f4c:	2304      	movcc	r3, #4
 8005f4e:	4418      	add	r0, r3
 8005f50:	4443      	add	r3, r8
 8005f52:	461e      	mov	r6, r3
 8005f54:	4605      	mov	r5, r0
 8005f56:	4575      	cmp	r5, lr
 8005f58:	d30e      	bcc.n	8005f78 <__mdiff+0xec>
 8005f5a:	f10e 0103 	add.w	r1, lr, #3
 8005f5e:	1a09      	subs	r1, r1, r0
 8005f60:	f021 0103 	bic.w	r1, r1, #3
 8005f64:	3803      	subs	r0, #3
 8005f66:	4586      	cmp	lr, r0
 8005f68:	bf38      	it	cc
 8005f6a:	2100      	movcc	r1, #0
 8005f6c:	440b      	add	r3, r1
 8005f6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005f72:	b189      	cbz	r1, 8005f98 <__mdiff+0x10c>
 8005f74:	6117      	str	r7, [r2, #16]
 8005f76:	e7a3      	b.n	8005ec0 <__mdiff+0x34>
 8005f78:	f855 8b04 	ldr.w	r8, [r5], #4
 8005f7c:	fa1f f188 	uxth.w	r1, r8
 8005f80:	4461      	add	r1, ip
 8005f82:	140c      	asrs	r4, r1, #16
 8005f84:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005f88:	b289      	uxth	r1, r1
 8005f8a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005f8e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005f92:	f846 1b04 	str.w	r1, [r6], #4
 8005f96:	e7de      	b.n	8005f56 <__mdiff+0xca>
 8005f98:	3f01      	subs	r7, #1
 8005f9a:	e7e8      	b.n	8005f6e <__mdiff+0xe2>
 8005f9c:	08006c92 	.word	0x08006c92
 8005fa0:	08006ca3 	.word	0x08006ca3

08005fa4 <__d2b>:
 8005fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fa6:	2101      	movs	r1, #1
 8005fa8:	4617      	mov	r7, r2
 8005faa:	461c      	mov	r4, r3
 8005fac:	9e08      	ldr	r6, [sp, #32]
 8005fae:	f7ff fcd7 	bl	8005960 <_Balloc>
 8005fb2:	4605      	mov	r5, r0
 8005fb4:	b930      	cbnz	r0, 8005fc4 <__d2b+0x20>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	f240 310f 	movw	r1, #783	; 0x30f
 8005fbc:	4b22      	ldr	r3, [pc, #136]	; (8006048 <__d2b+0xa4>)
 8005fbe:	4823      	ldr	r0, [pc, #140]	; (800604c <__d2b+0xa8>)
 8005fc0:	f000 fa80 	bl	80064c4 <__assert_func>
 8005fc4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005fc8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005fcc:	bb24      	cbnz	r4, 8006018 <__d2b+0x74>
 8005fce:	2f00      	cmp	r7, #0
 8005fd0:	9301      	str	r3, [sp, #4]
 8005fd2:	d026      	beq.n	8006022 <__d2b+0x7e>
 8005fd4:	4668      	mov	r0, sp
 8005fd6:	9700      	str	r7, [sp, #0]
 8005fd8:	f7ff fd8a 	bl	8005af0 <__lo0bits>
 8005fdc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005fe0:	b1e8      	cbz	r0, 800601e <__d2b+0x7a>
 8005fe2:	f1c0 0320 	rsb	r3, r0, #32
 8005fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fea:	430b      	orrs	r3, r1
 8005fec:	40c2      	lsrs	r2, r0
 8005fee:	616b      	str	r3, [r5, #20]
 8005ff0:	9201      	str	r2, [sp, #4]
 8005ff2:	9b01      	ldr	r3, [sp, #4]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	bf14      	ite	ne
 8005ff8:	2102      	movne	r1, #2
 8005ffa:	2101      	moveq	r1, #1
 8005ffc:	61ab      	str	r3, [r5, #24]
 8005ffe:	6129      	str	r1, [r5, #16]
 8006000:	b1bc      	cbz	r4, 8006032 <__d2b+0x8e>
 8006002:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006006:	4404      	add	r4, r0
 8006008:	6034      	str	r4, [r6, #0]
 800600a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800600e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006010:	6018      	str	r0, [r3, #0]
 8006012:	4628      	mov	r0, r5
 8006014:	b003      	add	sp, #12
 8006016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006018:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800601c:	e7d7      	b.n	8005fce <__d2b+0x2a>
 800601e:	6169      	str	r1, [r5, #20]
 8006020:	e7e7      	b.n	8005ff2 <__d2b+0x4e>
 8006022:	a801      	add	r0, sp, #4
 8006024:	f7ff fd64 	bl	8005af0 <__lo0bits>
 8006028:	9b01      	ldr	r3, [sp, #4]
 800602a:	2101      	movs	r1, #1
 800602c:	616b      	str	r3, [r5, #20]
 800602e:	3020      	adds	r0, #32
 8006030:	e7e5      	b.n	8005ffe <__d2b+0x5a>
 8006032:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006036:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800603a:	6030      	str	r0, [r6, #0]
 800603c:	6918      	ldr	r0, [r3, #16]
 800603e:	f7ff fd37 	bl	8005ab0 <__hi0bits>
 8006042:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006046:	e7e2      	b.n	800600e <__d2b+0x6a>
 8006048:	08006c92 	.word	0x08006c92
 800604c:	08006ca3 	.word	0x08006ca3

08006050 <__ssputs_r>:
 8006050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006054:	461f      	mov	r7, r3
 8006056:	688e      	ldr	r6, [r1, #8]
 8006058:	4682      	mov	sl, r0
 800605a:	42be      	cmp	r6, r7
 800605c:	460c      	mov	r4, r1
 800605e:	4690      	mov	r8, r2
 8006060:	680b      	ldr	r3, [r1, #0]
 8006062:	d82c      	bhi.n	80060be <__ssputs_r+0x6e>
 8006064:	898a      	ldrh	r2, [r1, #12]
 8006066:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800606a:	d026      	beq.n	80060ba <__ssputs_r+0x6a>
 800606c:	6965      	ldr	r5, [r4, #20]
 800606e:	6909      	ldr	r1, [r1, #16]
 8006070:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006074:	eba3 0901 	sub.w	r9, r3, r1
 8006078:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800607c:	1c7b      	adds	r3, r7, #1
 800607e:	444b      	add	r3, r9
 8006080:	106d      	asrs	r5, r5, #1
 8006082:	429d      	cmp	r5, r3
 8006084:	bf38      	it	cc
 8006086:	461d      	movcc	r5, r3
 8006088:	0553      	lsls	r3, r2, #21
 800608a:	d527      	bpl.n	80060dc <__ssputs_r+0x8c>
 800608c:	4629      	mov	r1, r5
 800608e:	f7ff fbdb 	bl	8005848 <_malloc_r>
 8006092:	4606      	mov	r6, r0
 8006094:	b360      	cbz	r0, 80060f0 <__ssputs_r+0xa0>
 8006096:	464a      	mov	r2, r9
 8006098:	6921      	ldr	r1, [r4, #16]
 800609a:	f000 fa05 	bl	80064a8 <memcpy>
 800609e:	89a3      	ldrh	r3, [r4, #12]
 80060a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80060a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060a8:	81a3      	strh	r3, [r4, #12]
 80060aa:	6126      	str	r6, [r4, #16]
 80060ac:	444e      	add	r6, r9
 80060ae:	6026      	str	r6, [r4, #0]
 80060b0:	463e      	mov	r6, r7
 80060b2:	6165      	str	r5, [r4, #20]
 80060b4:	eba5 0509 	sub.w	r5, r5, r9
 80060b8:	60a5      	str	r5, [r4, #8]
 80060ba:	42be      	cmp	r6, r7
 80060bc:	d900      	bls.n	80060c0 <__ssputs_r+0x70>
 80060be:	463e      	mov	r6, r7
 80060c0:	4632      	mov	r2, r6
 80060c2:	4641      	mov	r1, r8
 80060c4:	6820      	ldr	r0, [r4, #0]
 80060c6:	f000 f9c5 	bl	8006454 <memmove>
 80060ca:	2000      	movs	r0, #0
 80060cc:	68a3      	ldr	r3, [r4, #8]
 80060ce:	1b9b      	subs	r3, r3, r6
 80060d0:	60a3      	str	r3, [r4, #8]
 80060d2:	6823      	ldr	r3, [r4, #0]
 80060d4:	4433      	add	r3, r6
 80060d6:	6023      	str	r3, [r4, #0]
 80060d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060dc:	462a      	mov	r2, r5
 80060de:	f000 fa35 	bl	800654c <_realloc_r>
 80060e2:	4606      	mov	r6, r0
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d1e0      	bne.n	80060aa <__ssputs_r+0x5a>
 80060e8:	4650      	mov	r0, sl
 80060ea:	6921      	ldr	r1, [r4, #16]
 80060ec:	f7ff fb3c 	bl	8005768 <_free_r>
 80060f0:	230c      	movs	r3, #12
 80060f2:	f8ca 3000 	str.w	r3, [sl]
 80060f6:	89a3      	ldrh	r3, [r4, #12]
 80060f8:	f04f 30ff 	mov.w	r0, #4294967295
 80060fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006100:	81a3      	strh	r3, [r4, #12]
 8006102:	e7e9      	b.n	80060d8 <__ssputs_r+0x88>

08006104 <_svfiprintf_r>:
 8006104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006108:	4698      	mov	r8, r3
 800610a:	898b      	ldrh	r3, [r1, #12]
 800610c:	4607      	mov	r7, r0
 800610e:	061b      	lsls	r3, r3, #24
 8006110:	460d      	mov	r5, r1
 8006112:	4614      	mov	r4, r2
 8006114:	b09d      	sub	sp, #116	; 0x74
 8006116:	d50e      	bpl.n	8006136 <_svfiprintf_r+0x32>
 8006118:	690b      	ldr	r3, [r1, #16]
 800611a:	b963      	cbnz	r3, 8006136 <_svfiprintf_r+0x32>
 800611c:	2140      	movs	r1, #64	; 0x40
 800611e:	f7ff fb93 	bl	8005848 <_malloc_r>
 8006122:	6028      	str	r0, [r5, #0]
 8006124:	6128      	str	r0, [r5, #16]
 8006126:	b920      	cbnz	r0, 8006132 <_svfiprintf_r+0x2e>
 8006128:	230c      	movs	r3, #12
 800612a:	603b      	str	r3, [r7, #0]
 800612c:	f04f 30ff 	mov.w	r0, #4294967295
 8006130:	e0d0      	b.n	80062d4 <_svfiprintf_r+0x1d0>
 8006132:	2340      	movs	r3, #64	; 0x40
 8006134:	616b      	str	r3, [r5, #20]
 8006136:	2300      	movs	r3, #0
 8006138:	9309      	str	r3, [sp, #36]	; 0x24
 800613a:	2320      	movs	r3, #32
 800613c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006140:	2330      	movs	r3, #48	; 0x30
 8006142:	f04f 0901 	mov.w	r9, #1
 8006146:	f8cd 800c 	str.w	r8, [sp, #12]
 800614a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80062ec <_svfiprintf_r+0x1e8>
 800614e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006152:	4623      	mov	r3, r4
 8006154:	469a      	mov	sl, r3
 8006156:	f813 2b01 	ldrb.w	r2, [r3], #1
 800615a:	b10a      	cbz	r2, 8006160 <_svfiprintf_r+0x5c>
 800615c:	2a25      	cmp	r2, #37	; 0x25
 800615e:	d1f9      	bne.n	8006154 <_svfiprintf_r+0x50>
 8006160:	ebba 0b04 	subs.w	fp, sl, r4
 8006164:	d00b      	beq.n	800617e <_svfiprintf_r+0x7a>
 8006166:	465b      	mov	r3, fp
 8006168:	4622      	mov	r2, r4
 800616a:	4629      	mov	r1, r5
 800616c:	4638      	mov	r0, r7
 800616e:	f7ff ff6f 	bl	8006050 <__ssputs_r>
 8006172:	3001      	adds	r0, #1
 8006174:	f000 80a9 	beq.w	80062ca <_svfiprintf_r+0x1c6>
 8006178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800617a:	445a      	add	r2, fp
 800617c:	9209      	str	r2, [sp, #36]	; 0x24
 800617e:	f89a 3000 	ldrb.w	r3, [sl]
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 80a1 	beq.w	80062ca <_svfiprintf_r+0x1c6>
 8006188:	2300      	movs	r3, #0
 800618a:	f04f 32ff 	mov.w	r2, #4294967295
 800618e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006192:	f10a 0a01 	add.w	sl, sl, #1
 8006196:	9304      	str	r3, [sp, #16]
 8006198:	9307      	str	r3, [sp, #28]
 800619a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800619e:	931a      	str	r3, [sp, #104]	; 0x68
 80061a0:	4654      	mov	r4, sl
 80061a2:	2205      	movs	r2, #5
 80061a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061a8:	4850      	ldr	r0, [pc, #320]	; (80062ec <_svfiprintf_r+0x1e8>)
 80061aa:	f7fe fc61 	bl	8004a70 <memchr>
 80061ae:	9a04      	ldr	r2, [sp, #16]
 80061b0:	b9d8      	cbnz	r0, 80061ea <_svfiprintf_r+0xe6>
 80061b2:	06d0      	lsls	r0, r2, #27
 80061b4:	bf44      	itt	mi
 80061b6:	2320      	movmi	r3, #32
 80061b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061bc:	0711      	lsls	r1, r2, #28
 80061be:	bf44      	itt	mi
 80061c0:	232b      	movmi	r3, #43	; 0x2b
 80061c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061c6:	f89a 3000 	ldrb.w	r3, [sl]
 80061ca:	2b2a      	cmp	r3, #42	; 0x2a
 80061cc:	d015      	beq.n	80061fa <_svfiprintf_r+0xf6>
 80061ce:	4654      	mov	r4, sl
 80061d0:	2000      	movs	r0, #0
 80061d2:	f04f 0c0a 	mov.w	ip, #10
 80061d6:	9a07      	ldr	r2, [sp, #28]
 80061d8:	4621      	mov	r1, r4
 80061da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061de:	3b30      	subs	r3, #48	; 0x30
 80061e0:	2b09      	cmp	r3, #9
 80061e2:	d94d      	bls.n	8006280 <_svfiprintf_r+0x17c>
 80061e4:	b1b0      	cbz	r0, 8006214 <_svfiprintf_r+0x110>
 80061e6:	9207      	str	r2, [sp, #28]
 80061e8:	e014      	b.n	8006214 <_svfiprintf_r+0x110>
 80061ea:	eba0 0308 	sub.w	r3, r0, r8
 80061ee:	fa09 f303 	lsl.w	r3, r9, r3
 80061f2:	4313      	orrs	r3, r2
 80061f4:	46a2      	mov	sl, r4
 80061f6:	9304      	str	r3, [sp, #16]
 80061f8:	e7d2      	b.n	80061a0 <_svfiprintf_r+0x9c>
 80061fa:	9b03      	ldr	r3, [sp, #12]
 80061fc:	1d19      	adds	r1, r3, #4
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	9103      	str	r1, [sp, #12]
 8006202:	2b00      	cmp	r3, #0
 8006204:	bfbb      	ittet	lt
 8006206:	425b      	neglt	r3, r3
 8006208:	f042 0202 	orrlt.w	r2, r2, #2
 800620c:	9307      	strge	r3, [sp, #28]
 800620e:	9307      	strlt	r3, [sp, #28]
 8006210:	bfb8      	it	lt
 8006212:	9204      	strlt	r2, [sp, #16]
 8006214:	7823      	ldrb	r3, [r4, #0]
 8006216:	2b2e      	cmp	r3, #46	; 0x2e
 8006218:	d10c      	bne.n	8006234 <_svfiprintf_r+0x130>
 800621a:	7863      	ldrb	r3, [r4, #1]
 800621c:	2b2a      	cmp	r3, #42	; 0x2a
 800621e:	d134      	bne.n	800628a <_svfiprintf_r+0x186>
 8006220:	9b03      	ldr	r3, [sp, #12]
 8006222:	3402      	adds	r4, #2
 8006224:	1d1a      	adds	r2, r3, #4
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	9203      	str	r2, [sp, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	bfb8      	it	lt
 800622e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006232:	9305      	str	r3, [sp, #20]
 8006234:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80062f0 <_svfiprintf_r+0x1ec>
 8006238:	2203      	movs	r2, #3
 800623a:	4650      	mov	r0, sl
 800623c:	7821      	ldrb	r1, [r4, #0]
 800623e:	f7fe fc17 	bl	8004a70 <memchr>
 8006242:	b138      	cbz	r0, 8006254 <_svfiprintf_r+0x150>
 8006244:	2240      	movs	r2, #64	; 0x40
 8006246:	9b04      	ldr	r3, [sp, #16]
 8006248:	eba0 000a 	sub.w	r0, r0, sl
 800624c:	4082      	lsls	r2, r0
 800624e:	4313      	orrs	r3, r2
 8006250:	3401      	adds	r4, #1
 8006252:	9304      	str	r3, [sp, #16]
 8006254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006258:	2206      	movs	r2, #6
 800625a:	4826      	ldr	r0, [pc, #152]	; (80062f4 <_svfiprintf_r+0x1f0>)
 800625c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006260:	f7fe fc06 	bl	8004a70 <memchr>
 8006264:	2800      	cmp	r0, #0
 8006266:	d038      	beq.n	80062da <_svfiprintf_r+0x1d6>
 8006268:	4b23      	ldr	r3, [pc, #140]	; (80062f8 <_svfiprintf_r+0x1f4>)
 800626a:	bb1b      	cbnz	r3, 80062b4 <_svfiprintf_r+0x1b0>
 800626c:	9b03      	ldr	r3, [sp, #12]
 800626e:	3307      	adds	r3, #7
 8006270:	f023 0307 	bic.w	r3, r3, #7
 8006274:	3308      	adds	r3, #8
 8006276:	9303      	str	r3, [sp, #12]
 8006278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800627a:	4433      	add	r3, r6
 800627c:	9309      	str	r3, [sp, #36]	; 0x24
 800627e:	e768      	b.n	8006152 <_svfiprintf_r+0x4e>
 8006280:	460c      	mov	r4, r1
 8006282:	2001      	movs	r0, #1
 8006284:	fb0c 3202 	mla	r2, ip, r2, r3
 8006288:	e7a6      	b.n	80061d8 <_svfiprintf_r+0xd4>
 800628a:	2300      	movs	r3, #0
 800628c:	f04f 0c0a 	mov.w	ip, #10
 8006290:	4619      	mov	r1, r3
 8006292:	3401      	adds	r4, #1
 8006294:	9305      	str	r3, [sp, #20]
 8006296:	4620      	mov	r0, r4
 8006298:	f810 2b01 	ldrb.w	r2, [r0], #1
 800629c:	3a30      	subs	r2, #48	; 0x30
 800629e:	2a09      	cmp	r2, #9
 80062a0:	d903      	bls.n	80062aa <_svfiprintf_r+0x1a6>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d0c6      	beq.n	8006234 <_svfiprintf_r+0x130>
 80062a6:	9105      	str	r1, [sp, #20]
 80062a8:	e7c4      	b.n	8006234 <_svfiprintf_r+0x130>
 80062aa:	4604      	mov	r4, r0
 80062ac:	2301      	movs	r3, #1
 80062ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80062b2:	e7f0      	b.n	8006296 <_svfiprintf_r+0x192>
 80062b4:	ab03      	add	r3, sp, #12
 80062b6:	9300      	str	r3, [sp, #0]
 80062b8:	462a      	mov	r2, r5
 80062ba:	4638      	mov	r0, r7
 80062bc:	4b0f      	ldr	r3, [pc, #60]	; (80062fc <_svfiprintf_r+0x1f8>)
 80062be:	a904      	add	r1, sp, #16
 80062c0:	f7fd fe6e 	bl	8003fa0 <_printf_float>
 80062c4:	1c42      	adds	r2, r0, #1
 80062c6:	4606      	mov	r6, r0
 80062c8:	d1d6      	bne.n	8006278 <_svfiprintf_r+0x174>
 80062ca:	89ab      	ldrh	r3, [r5, #12]
 80062cc:	065b      	lsls	r3, r3, #25
 80062ce:	f53f af2d 	bmi.w	800612c <_svfiprintf_r+0x28>
 80062d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062d4:	b01d      	add	sp, #116	; 0x74
 80062d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062da:	ab03      	add	r3, sp, #12
 80062dc:	9300      	str	r3, [sp, #0]
 80062de:	462a      	mov	r2, r5
 80062e0:	4638      	mov	r0, r7
 80062e2:	4b06      	ldr	r3, [pc, #24]	; (80062fc <_svfiprintf_r+0x1f8>)
 80062e4:	a904      	add	r1, sp, #16
 80062e6:	f7fe f8fb 	bl	80044e0 <_printf_i>
 80062ea:	e7eb      	b.n	80062c4 <_svfiprintf_r+0x1c0>
 80062ec:	08006dfc 	.word	0x08006dfc
 80062f0:	08006e02 	.word	0x08006e02
 80062f4:	08006e06 	.word	0x08006e06
 80062f8:	08003fa1 	.word	0x08003fa1
 80062fc:	08006051 	.word	0x08006051

08006300 <__sflush_r>:
 8006300:	898a      	ldrh	r2, [r1, #12]
 8006302:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006304:	4605      	mov	r5, r0
 8006306:	0710      	lsls	r0, r2, #28
 8006308:	460c      	mov	r4, r1
 800630a:	d457      	bmi.n	80063bc <__sflush_r+0xbc>
 800630c:	684b      	ldr	r3, [r1, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	dc04      	bgt.n	800631c <__sflush_r+0x1c>
 8006312:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006314:	2b00      	cmp	r3, #0
 8006316:	dc01      	bgt.n	800631c <__sflush_r+0x1c>
 8006318:	2000      	movs	r0, #0
 800631a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800631c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800631e:	2e00      	cmp	r6, #0
 8006320:	d0fa      	beq.n	8006318 <__sflush_r+0x18>
 8006322:	2300      	movs	r3, #0
 8006324:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006328:	682f      	ldr	r7, [r5, #0]
 800632a:	6a21      	ldr	r1, [r4, #32]
 800632c:	602b      	str	r3, [r5, #0]
 800632e:	d032      	beq.n	8006396 <__sflush_r+0x96>
 8006330:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006332:	89a3      	ldrh	r3, [r4, #12]
 8006334:	075a      	lsls	r2, r3, #29
 8006336:	d505      	bpl.n	8006344 <__sflush_r+0x44>
 8006338:	6863      	ldr	r3, [r4, #4]
 800633a:	1ac0      	subs	r0, r0, r3
 800633c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800633e:	b10b      	cbz	r3, 8006344 <__sflush_r+0x44>
 8006340:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006342:	1ac0      	subs	r0, r0, r3
 8006344:	2300      	movs	r3, #0
 8006346:	4602      	mov	r2, r0
 8006348:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800634a:	4628      	mov	r0, r5
 800634c:	6a21      	ldr	r1, [r4, #32]
 800634e:	47b0      	blx	r6
 8006350:	1c43      	adds	r3, r0, #1
 8006352:	89a3      	ldrh	r3, [r4, #12]
 8006354:	d106      	bne.n	8006364 <__sflush_r+0x64>
 8006356:	6829      	ldr	r1, [r5, #0]
 8006358:	291d      	cmp	r1, #29
 800635a:	d82b      	bhi.n	80063b4 <__sflush_r+0xb4>
 800635c:	4a28      	ldr	r2, [pc, #160]	; (8006400 <__sflush_r+0x100>)
 800635e:	410a      	asrs	r2, r1
 8006360:	07d6      	lsls	r6, r2, #31
 8006362:	d427      	bmi.n	80063b4 <__sflush_r+0xb4>
 8006364:	2200      	movs	r2, #0
 8006366:	6062      	str	r2, [r4, #4]
 8006368:	6922      	ldr	r2, [r4, #16]
 800636a:	04d9      	lsls	r1, r3, #19
 800636c:	6022      	str	r2, [r4, #0]
 800636e:	d504      	bpl.n	800637a <__sflush_r+0x7a>
 8006370:	1c42      	adds	r2, r0, #1
 8006372:	d101      	bne.n	8006378 <__sflush_r+0x78>
 8006374:	682b      	ldr	r3, [r5, #0]
 8006376:	b903      	cbnz	r3, 800637a <__sflush_r+0x7a>
 8006378:	6560      	str	r0, [r4, #84]	; 0x54
 800637a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800637c:	602f      	str	r7, [r5, #0]
 800637e:	2900      	cmp	r1, #0
 8006380:	d0ca      	beq.n	8006318 <__sflush_r+0x18>
 8006382:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006386:	4299      	cmp	r1, r3
 8006388:	d002      	beq.n	8006390 <__sflush_r+0x90>
 800638a:	4628      	mov	r0, r5
 800638c:	f7ff f9ec 	bl	8005768 <_free_r>
 8006390:	2000      	movs	r0, #0
 8006392:	6360      	str	r0, [r4, #52]	; 0x34
 8006394:	e7c1      	b.n	800631a <__sflush_r+0x1a>
 8006396:	2301      	movs	r3, #1
 8006398:	4628      	mov	r0, r5
 800639a:	47b0      	blx	r6
 800639c:	1c41      	adds	r1, r0, #1
 800639e:	d1c8      	bne.n	8006332 <__sflush_r+0x32>
 80063a0:	682b      	ldr	r3, [r5, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d0c5      	beq.n	8006332 <__sflush_r+0x32>
 80063a6:	2b1d      	cmp	r3, #29
 80063a8:	d001      	beq.n	80063ae <__sflush_r+0xae>
 80063aa:	2b16      	cmp	r3, #22
 80063ac:	d101      	bne.n	80063b2 <__sflush_r+0xb2>
 80063ae:	602f      	str	r7, [r5, #0]
 80063b0:	e7b2      	b.n	8006318 <__sflush_r+0x18>
 80063b2:	89a3      	ldrh	r3, [r4, #12]
 80063b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063b8:	81a3      	strh	r3, [r4, #12]
 80063ba:	e7ae      	b.n	800631a <__sflush_r+0x1a>
 80063bc:	690f      	ldr	r7, [r1, #16]
 80063be:	2f00      	cmp	r7, #0
 80063c0:	d0aa      	beq.n	8006318 <__sflush_r+0x18>
 80063c2:	0793      	lsls	r3, r2, #30
 80063c4:	bf18      	it	ne
 80063c6:	2300      	movne	r3, #0
 80063c8:	680e      	ldr	r6, [r1, #0]
 80063ca:	bf08      	it	eq
 80063cc:	694b      	ldreq	r3, [r1, #20]
 80063ce:	1bf6      	subs	r6, r6, r7
 80063d0:	600f      	str	r7, [r1, #0]
 80063d2:	608b      	str	r3, [r1, #8]
 80063d4:	2e00      	cmp	r6, #0
 80063d6:	dd9f      	ble.n	8006318 <__sflush_r+0x18>
 80063d8:	4633      	mov	r3, r6
 80063da:	463a      	mov	r2, r7
 80063dc:	4628      	mov	r0, r5
 80063de:	6a21      	ldr	r1, [r4, #32]
 80063e0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80063e4:	47e0      	blx	ip
 80063e6:	2800      	cmp	r0, #0
 80063e8:	dc06      	bgt.n	80063f8 <__sflush_r+0xf8>
 80063ea:	89a3      	ldrh	r3, [r4, #12]
 80063ec:	f04f 30ff 	mov.w	r0, #4294967295
 80063f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063f4:	81a3      	strh	r3, [r4, #12]
 80063f6:	e790      	b.n	800631a <__sflush_r+0x1a>
 80063f8:	4407      	add	r7, r0
 80063fa:	1a36      	subs	r6, r6, r0
 80063fc:	e7ea      	b.n	80063d4 <__sflush_r+0xd4>
 80063fe:	bf00      	nop
 8006400:	dfbffffe 	.word	0xdfbffffe

08006404 <_fflush_r>:
 8006404:	b538      	push	{r3, r4, r5, lr}
 8006406:	690b      	ldr	r3, [r1, #16]
 8006408:	4605      	mov	r5, r0
 800640a:	460c      	mov	r4, r1
 800640c:	b913      	cbnz	r3, 8006414 <_fflush_r+0x10>
 800640e:	2500      	movs	r5, #0
 8006410:	4628      	mov	r0, r5
 8006412:	bd38      	pop	{r3, r4, r5, pc}
 8006414:	b118      	cbz	r0, 800641e <_fflush_r+0x1a>
 8006416:	6a03      	ldr	r3, [r0, #32]
 8006418:	b90b      	cbnz	r3, 800641e <_fflush_r+0x1a>
 800641a:	f7fe f9fd 	bl	8004818 <__sinit>
 800641e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d0f3      	beq.n	800640e <_fflush_r+0xa>
 8006426:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006428:	07d0      	lsls	r0, r2, #31
 800642a:	d404      	bmi.n	8006436 <_fflush_r+0x32>
 800642c:	0599      	lsls	r1, r3, #22
 800642e:	d402      	bmi.n	8006436 <_fflush_r+0x32>
 8006430:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006432:	f7fe fb1b 	bl	8004a6c <__retarget_lock_acquire_recursive>
 8006436:	4628      	mov	r0, r5
 8006438:	4621      	mov	r1, r4
 800643a:	f7ff ff61 	bl	8006300 <__sflush_r>
 800643e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006440:	4605      	mov	r5, r0
 8006442:	07da      	lsls	r2, r3, #31
 8006444:	d4e4      	bmi.n	8006410 <_fflush_r+0xc>
 8006446:	89a3      	ldrh	r3, [r4, #12]
 8006448:	059b      	lsls	r3, r3, #22
 800644a:	d4e1      	bmi.n	8006410 <_fflush_r+0xc>
 800644c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800644e:	f7fe fb0e 	bl	8004a6e <__retarget_lock_release_recursive>
 8006452:	e7dd      	b.n	8006410 <_fflush_r+0xc>

08006454 <memmove>:
 8006454:	4288      	cmp	r0, r1
 8006456:	b510      	push	{r4, lr}
 8006458:	eb01 0402 	add.w	r4, r1, r2
 800645c:	d902      	bls.n	8006464 <memmove+0x10>
 800645e:	4284      	cmp	r4, r0
 8006460:	4623      	mov	r3, r4
 8006462:	d807      	bhi.n	8006474 <memmove+0x20>
 8006464:	1e43      	subs	r3, r0, #1
 8006466:	42a1      	cmp	r1, r4
 8006468:	d008      	beq.n	800647c <memmove+0x28>
 800646a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800646e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006472:	e7f8      	b.n	8006466 <memmove+0x12>
 8006474:	4601      	mov	r1, r0
 8006476:	4402      	add	r2, r0
 8006478:	428a      	cmp	r2, r1
 800647a:	d100      	bne.n	800647e <memmove+0x2a>
 800647c:	bd10      	pop	{r4, pc}
 800647e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006482:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006486:	e7f7      	b.n	8006478 <memmove+0x24>

08006488 <_sbrk_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	2300      	movs	r3, #0
 800648c:	4d05      	ldr	r5, [pc, #20]	; (80064a4 <_sbrk_r+0x1c>)
 800648e:	4604      	mov	r4, r0
 8006490:	4608      	mov	r0, r1
 8006492:	602b      	str	r3, [r5, #0]
 8006494:	f7fa ff96 	bl	80013c4 <_sbrk>
 8006498:	1c43      	adds	r3, r0, #1
 800649a:	d102      	bne.n	80064a2 <_sbrk_r+0x1a>
 800649c:	682b      	ldr	r3, [r5, #0]
 800649e:	b103      	cbz	r3, 80064a2 <_sbrk_r+0x1a>
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	bd38      	pop	{r3, r4, r5, pc}
 80064a4:	20000484 	.word	0x20000484

080064a8 <memcpy>:
 80064a8:	440a      	add	r2, r1
 80064aa:	4291      	cmp	r1, r2
 80064ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80064b0:	d100      	bne.n	80064b4 <memcpy+0xc>
 80064b2:	4770      	bx	lr
 80064b4:	b510      	push	{r4, lr}
 80064b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064ba:	4291      	cmp	r1, r2
 80064bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064c0:	d1f9      	bne.n	80064b6 <memcpy+0xe>
 80064c2:	bd10      	pop	{r4, pc}

080064c4 <__assert_func>:
 80064c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064c6:	4614      	mov	r4, r2
 80064c8:	461a      	mov	r2, r3
 80064ca:	4b09      	ldr	r3, [pc, #36]	; (80064f0 <__assert_func+0x2c>)
 80064cc:	4605      	mov	r5, r0
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68d8      	ldr	r0, [r3, #12]
 80064d2:	b14c      	cbz	r4, 80064e8 <__assert_func+0x24>
 80064d4:	4b07      	ldr	r3, [pc, #28]	; (80064f4 <__assert_func+0x30>)
 80064d6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80064da:	9100      	str	r1, [sp, #0]
 80064dc:	462b      	mov	r3, r5
 80064de:	4906      	ldr	r1, [pc, #24]	; (80064f8 <__assert_func+0x34>)
 80064e0:	f000 f870 	bl	80065c4 <fiprintf>
 80064e4:	f000 f880 	bl	80065e8 <abort>
 80064e8:	4b04      	ldr	r3, [pc, #16]	; (80064fc <__assert_func+0x38>)
 80064ea:	461c      	mov	r4, r3
 80064ec:	e7f3      	b.n	80064d6 <__assert_func+0x12>
 80064ee:	bf00      	nop
 80064f0:	20000064 	.word	0x20000064
 80064f4:	08006e17 	.word	0x08006e17
 80064f8:	08006e24 	.word	0x08006e24
 80064fc:	08006e52 	.word	0x08006e52

08006500 <_calloc_r>:
 8006500:	b570      	push	{r4, r5, r6, lr}
 8006502:	fba1 5402 	umull	r5, r4, r1, r2
 8006506:	b934      	cbnz	r4, 8006516 <_calloc_r+0x16>
 8006508:	4629      	mov	r1, r5
 800650a:	f7ff f99d 	bl	8005848 <_malloc_r>
 800650e:	4606      	mov	r6, r0
 8006510:	b928      	cbnz	r0, 800651e <_calloc_r+0x1e>
 8006512:	4630      	mov	r0, r6
 8006514:	bd70      	pop	{r4, r5, r6, pc}
 8006516:	220c      	movs	r2, #12
 8006518:	2600      	movs	r6, #0
 800651a:	6002      	str	r2, [r0, #0]
 800651c:	e7f9      	b.n	8006512 <_calloc_r+0x12>
 800651e:	462a      	mov	r2, r5
 8006520:	4621      	mov	r1, r4
 8006522:	f7fe fa26 	bl	8004972 <memset>
 8006526:	e7f4      	b.n	8006512 <_calloc_r+0x12>

08006528 <__ascii_mbtowc>:
 8006528:	b082      	sub	sp, #8
 800652a:	b901      	cbnz	r1, 800652e <__ascii_mbtowc+0x6>
 800652c:	a901      	add	r1, sp, #4
 800652e:	b142      	cbz	r2, 8006542 <__ascii_mbtowc+0x1a>
 8006530:	b14b      	cbz	r3, 8006546 <__ascii_mbtowc+0x1e>
 8006532:	7813      	ldrb	r3, [r2, #0]
 8006534:	600b      	str	r3, [r1, #0]
 8006536:	7812      	ldrb	r2, [r2, #0]
 8006538:	1e10      	subs	r0, r2, #0
 800653a:	bf18      	it	ne
 800653c:	2001      	movne	r0, #1
 800653e:	b002      	add	sp, #8
 8006540:	4770      	bx	lr
 8006542:	4610      	mov	r0, r2
 8006544:	e7fb      	b.n	800653e <__ascii_mbtowc+0x16>
 8006546:	f06f 0001 	mvn.w	r0, #1
 800654a:	e7f8      	b.n	800653e <__ascii_mbtowc+0x16>

0800654c <_realloc_r>:
 800654c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006550:	4680      	mov	r8, r0
 8006552:	4614      	mov	r4, r2
 8006554:	460e      	mov	r6, r1
 8006556:	b921      	cbnz	r1, 8006562 <_realloc_r+0x16>
 8006558:	4611      	mov	r1, r2
 800655a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800655e:	f7ff b973 	b.w	8005848 <_malloc_r>
 8006562:	b92a      	cbnz	r2, 8006570 <_realloc_r+0x24>
 8006564:	f7ff f900 	bl	8005768 <_free_r>
 8006568:	4625      	mov	r5, r4
 800656a:	4628      	mov	r0, r5
 800656c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006570:	f000 f841 	bl	80065f6 <_malloc_usable_size_r>
 8006574:	4284      	cmp	r4, r0
 8006576:	4607      	mov	r7, r0
 8006578:	d802      	bhi.n	8006580 <_realloc_r+0x34>
 800657a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800657e:	d812      	bhi.n	80065a6 <_realloc_r+0x5a>
 8006580:	4621      	mov	r1, r4
 8006582:	4640      	mov	r0, r8
 8006584:	f7ff f960 	bl	8005848 <_malloc_r>
 8006588:	4605      	mov	r5, r0
 800658a:	2800      	cmp	r0, #0
 800658c:	d0ed      	beq.n	800656a <_realloc_r+0x1e>
 800658e:	42bc      	cmp	r4, r7
 8006590:	4622      	mov	r2, r4
 8006592:	4631      	mov	r1, r6
 8006594:	bf28      	it	cs
 8006596:	463a      	movcs	r2, r7
 8006598:	f7ff ff86 	bl	80064a8 <memcpy>
 800659c:	4631      	mov	r1, r6
 800659e:	4640      	mov	r0, r8
 80065a0:	f7ff f8e2 	bl	8005768 <_free_r>
 80065a4:	e7e1      	b.n	800656a <_realloc_r+0x1e>
 80065a6:	4635      	mov	r5, r6
 80065a8:	e7df      	b.n	800656a <_realloc_r+0x1e>

080065aa <__ascii_wctomb>:
 80065aa:	4603      	mov	r3, r0
 80065ac:	4608      	mov	r0, r1
 80065ae:	b141      	cbz	r1, 80065c2 <__ascii_wctomb+0x18>
 80065b0:	2aff      	cmp	r2, #255	; 0xff
 80065b2:	d904      	bls.n	80065be <__ascii_wctomb+0x14>
 80065b4:	228a      	movs	r2, #138	; 0x8a
 80065b6:	f04f 30ff 	mov.w	r0, #4294967295
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	4770      	bx	lr
 80065be:	2001      	movs	r0, #1
 80065c0:	700a      	strb	r2, [r1, #0]
 80065c2:	4770      	bx	lr

080065c4 <fiprintf>:
 80065c4:	b40e      	push	{r1, r2, r3}
 80065c6:	b503      	push	{r0, r1, lr}
 80065c8:	4601      	mov	r1, r0
 80065ca:	ab03      	add	r3, sp, #12
 80065cc:	4805      	ldr	r0, [pc, #20]	; (80065e4 <fiprintf+0x20>)
 80065ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80065d2:	6800      	ldr	r0, [r0, #0]
 80065d4:	9301      	str	r3, [sp, #4]
 80065d6:	f000 f83d 	bl	8006654 <_vfiprintf_r>
 80065da:	b002      	add	sp, #8
 80065dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80065e0:	b003      	add	sp, #12
 80065e2:	4770      	bx	lr
 80065e4:	20000064 	.word	0x20000064

080065e8 <abort>:
 80065e8:	2006      	movs	r0, #6
 80065ea:	b508      	push	{r3, lr}
 80065ec:	f000 fa0a 	bl	8006a04 <raise>
 80065f0:	2001      	movs	r0, #1
 80065f2:	f7fa fe74 	bl	80012de <_exit>

080065f6 <_malloc_usable_size_r>:
 80065f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065fa:	1f18      	subs	r0, r3, #4
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	bfbc      	itt	lt
 8006600:	580b      	ldrlt	r3, [r1, r0]
 8006602:	18c0      	addlt	r0, r0, r3
 8006604:	4770      	bx	lr

08006606 <__sfputc_r>:
 8006606:	6893      	ldr	r3, [r2, #8]
 8006608:	b410      	push	{r4}
 800660a:	3b01      	subs	r3, #1
 800660c:	2b00      	cmp	r3, #0
 800660e:	6093      	str	r3, [r2, #8]
 8006610:	da07      	bge.n	8006622 <__sfputc_r+0x1c>
 8006612:	6994      	ldr	r4, [r2, #24]
 8006614:	42a3      	cmp	r3, r4
 8006616:	db01      	blt.n	800661c <__sfputc_r+0x16>
 8006618:	290a      	cmp	r1, #10
 800661a:	d102      	bne.n	8006622 <__sfputc_r+0x1c>
 800661c:	bc10      	pop	{r4}
 800661e:	f000 b933 	b.w	8006888 <__swbuf_r>
 8006622:	6813      	ldr	r3, [r2, #0]
 8006624:	1c58      	adds	r0, r3, #1
 8006626:	6010      	str	r0, [r2, #0]
 8006628:	7019      	strb	r1, [r3, #0]
 800662a:	4608      	mov	r0, r1
 800662c:	bc10      	pop	{r4}
 800662e:	4770      	bx	lr

08006630 <__sfputs_r>:
 8006630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006632:	4606      	mov	r6, r0
 8006634:	460f      	mov	r7, r1
 8006636:	4614      	mov	r4, r2
 8006638:	18d5      	adds	r5, r2, r3
 800663a:	42ac      	cmp	r4, r5
 800663c:	d101      	bne.n	8006642 <__sfputs_r+0x12>
 800663e:	2000      	movs	r0, #0
 8006640:	e007      	b.n	8006652 <__sfputs_r+0x22>
 8006642:	463a      	mov	r2, r7
 8006644:	4630      	mov	r0, r6
 8006646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800664a:	f7ff ffdc 	bl	8006606 <__sfputc_r>
 800664e:	1c43      	adds	r3, r0, #1
 8006650:	d1f3      	bne.n	800663a <__sfputs_r+0xa>
 8006652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006654 <_vfiprintf_r>:
 8006654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006658:	460d      	mov	r5, r1
 800665a:	4614      	mov	r4, r2
 800665c:	4698      	mov	r8, r3
 800665e:	4606      	mov	r6, r0
 8006660:	b09d      	sub	sp, #116	; 0x74
 8006662:	b118      	cbz	r0, 800666c <_vfiprintf_r+0x18>
 8006664:	6a03      	ldr	r3, [r0, #32]
 8006666:	b90b      	cbnz	r3, 800666c <_vfiprintf_r+0x18>
 8006668:	f7fe f8d6 	bl	8004818 <__sinit>
 800666c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800666e:	07d9      	lsls	r1, r3, #31
 8006670:	d405      	bmi.n	800667e <_vfiprintf_r+0x2a>
 8006672:	89ab      	ldrh	r3, [r5, #12]
 8006674:	059a      	lsls	r2, r3, #22
 8006676:	d402      	bmi.n	800667e <_vfiprintf_r+0x2a>
 8006678:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800667a:	f7fe f9f7 	bl	8004a6c <__retarget_lock_acquire_recursive>
 800667e:	89ab      	ldrh	r3, [r5, #12]
 8006680:	071b      	lsls	r3, r3, #28
 8006682:	d501      	bpl.n	8006688 <_vfiprintf_r+0x34>
 8006684:	692b      	ldr	r3, [r5, #16]
 8006686:	b99b      	cbnz	r3, 80066b0 <_vfiprintf_r+0x5c>
 8006688:	4629      	mov	r1, r5
 800668a:	4630      	mov	r0, r6
 800668c:	f000 f93a 	bl	8006904 <__swsetup_r>
 8006690:	b170      	cbz	r0, 80066b0 <_vfiprintf_r+0x5c>
 8006692:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006694:	07dc      	lsls	r4, r3, #31
 8006696:	d504      	bpl.n	80066a2 <_vfiprintf_r+0x4e>
 8006698:	f04f 30ff 	mov.w	r0, #4294967295
 800669c:	b01d      	add	sp, #116	; 0x74
 800669e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066a2:	89ab      	ldrh	r3, [r5, #12]
 80066a4:	0598      	lsls	r0, r3, #22
 80066a6:	d4f7      	bmi.n	8006698 <_vfiprintf_r+0x44>
 80066a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066aa:	f7fe f9e0 	bl	8004a6e <__retarget_lock_release_recursive>
 80066ae:	e7f3      	b.n	8006698 <_vfiprintf_r+0x44>
 80066b0:	2300      	movs	r3, #0
 80066b2:	9309      	str	r3, [sp, #36]	; 0x24
 80066b4:	2320      	movs	r3, #32
 80066b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066ba:	2330      	movs	r3, #48	; 0x30
 80066bc:	f04f 0901 	mov.w	r9, #1
 80066c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80066c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8006874 <_vfiprintf_r+0x220>
 80066c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066cc:	4623      	mov	r3, r4
 80066ce:	469a      	mov	sl, r3
 80066d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066d4:	b10a      	cbz	r2, 80066da <_vfiprintf_r+0x86>
 80066d6:	2a25      	cmp	r2, #37	; 0x25
 80066d8:	d1f9      	bne.n	80066ce <_vfiprintf_r+0x7a>
 80066da:	ebba 0b04 	subs.w	fp, sl, r4
 80066de:	d00b      	beq.n	80066f8 <_vfiprintf_r+0xa4>
 80066e0:	465b      	mov	r3, fp
 80066e2:	4622      	mov	r2, r4
 80066e4:	4629      	mov	r1, r5
 80066e6:	4630      	mov	r0, r6
 80066e8:	f7ff ffa2 	bl	8006630 <__sfputs_r>
 80066ec:	3001      	adds	r0, #1
 80066ee:	f000 80a9 	beq.w	8006844 <_vfiprintf_r+0x1f0>
 80066f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066f4:	445a      	add	r2, fp
 80066f6:	9209      	str	r2, [sp, #36]	; 0x24
 80066f8:	f89a 3000 	ldrb.w	r3, [sl]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f000 80a1 	beq.w	8006844 <_vfiprintf_r+0x1f0>
 8006702:	2300      	movs	r3, #0
 8006704:	f04f 32ff 	mov.w	r2, #4294967295
 8006708:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800670c:	f10a 0a01 	add.w	sl, sl, #1
 8006710:	9304      	str	r3, [sp, #16]
 8006712:	9307      	str	r3, [sp, #28]
 8006714:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006718:	931a      	str	r3, [sp, #104]	; 0x68
 800671a:	4654      	mov	r4, sl
 800671c:	2205      	movs	r2, #5
 800671e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006722:	4854      	ldr	r0, [pc, #336]	; (8006874 <_vfiprintf_r+0x220>)
 8006724:	f7fe f9a4 	bl	8004a70 <memchr>
 8006728:	9a04      	ldr	r2, [sp, #16]
 800672a:	b9d8      	cbnz	r0, 8006764 <_vfiprintf_r+0x110>
 800672c:	06d1      	lsls	r1, r2, #27
 800672e:	bf44      	itt	mi
 8006730:	2320      	movmi	r3, #32
 8006732:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006736:	0713      	lsls	r3, r2, #28
 8006738:	bf44      	itt	mi
 800673a:	232b      	movmi	r3, #43	; 0x2b
 800673c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006740:	f89a 3000 	ldrb.w	r3, [sl]
 8006744:	2b2a      	cmp	r3, #42	; 0x2a
 8006746:	d015      	beq.n	8006774 <_vfiprintf_r+0x120>
 8006748:	4654      	mov	r4, sl
 800674a:	2000      	movs	r0, #0
 800674c:	f04f 0c0a 	mov.w	ip, #10
 8006750:	9a07      	ldr	r2, [sp, #28]
 8006752:	4621      	mov	r1, r4
 8006754:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006758:	3b30      	subs	r3, #48	; 0x30
 800675a:	2b09      	cmp	r3, #9
 800675c:	d94d      	bls.n	80067fa <_vfiprintf_r+0x1a6>
 800675e:	b1b0      	cbz	r0, 800678e <_vfiprintf_r+0x13a>
 8006760:	9207      	str	r2, [sp, #28]
 8006762:	e014      	b.n	800678e <_vfiprintf_r+0x13a>
 8006764:	eba0 0308 	sub.w	r3, r0, r8
 8006768:	fa09 f303 	lsl.w	r3, r9, r3
 800676c:	4313      	orrs	r3, r2
 800676e:	46a2      	mov	sl, r4
 8006770:	9304      	str	r3, [sp, #16]
 8006772:	e7d2      	b.n	800671a <_vfiprintf_r+0xc6>
 8006774:	9b03      	ldr	r3, [sp, #12]
 8006776:	1d19      	adds	r1, r3, #4
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	9103      	str	r1, [sp, #12]
 800677c:	2b00      	cmp	r3, #0
 800677e:	bfbb      	ittet	lt
 8006780:	425b      	neglt	r3, r3
 8006782:	f042 0202 	orrlt.w	r2, r2, #2
 8006786:	9307      	strge	r3, [sp, #28]
 8006788:	9307      	strlt	r3, [sp, #28]
 800678a:	bfb8      	it	lt
 800678c:	9204      	strlt	r2, [sp, #16]
 800678e:	7823      	ldrb	r3, [r4, #0]
 8006790:	2b2e      	cmp	r3, #46	; 0x2e
 8006792:	d10c      	bne.n	80067ae <_vfiprintf_r+0x15a>
 8006794:	7863      	ldrb	r3, [r4, #1]
 8006796:	2b2a      	cmp	r3, #42	; 0x2a
 8006798:	d134      	bne.n	8006804 <_vfiprintf_r+0x1b0>
 800679a:	9b03      	ldr	r3, [sp, #12]
 800679c:	3402      	adds	r4, #2
 800679e:	1d1a      	adds	r2, r3, #4
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	9203      	str	r2, [sp, #12]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	bfb8      	it	lt
 80067a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80067ac:	9305      	str	r3, [sp, #20]
 80067ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006878 <_vfiprintf_r+0x224>
 80067b2:	2203      	movs	r2, #3
 80067b4:	4650      	mov	r0, sl
 80067b6:	7821      	ldrb	r1, [r4, #0]
 80067b8:	f7fe f95a 	bl	8004a70 <memchr>
 80067bc:	b138      	cbz	r0, 80067ce <_vfiprintf_r+0x17a>
 80067be:	2240      	movs	r2, #64	; 0x40
 80067c0:	9b04      	ldr	r3, [sp, #16]
 80067c2:	eba0 000a 	sub.w	r0, r0, sl
 80067c6:	4082      	lsls	r2, r0
 80067c8:	4313      	orrs	r3, r2
 80067ca:	3401      	adds	r4, #1
 80067cc:	9304      	str	r3, [sp, #16]
 80067ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067d2:	2206      	movs	r2, #6
 80067d4:	4829      	ldr	r0, [pc, #164]	; (800687c <_vfiprintf_r+0x228>)
 80067d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80067da:	f7fe f949 	bl	8004a70 <memchr>
 80067de:	2800      	cmp	r0, #0
 80067e0:	d03f      	beq.n	8006862 <_vfiprintf_r+0x20e>
 80067e2:	4b27      	ldr	r3, [pc, #156]	; (8006880 <_vfiprintf_r+0x22c>)
 80067e4:	bb1b      	cbnz	r3, 800682e <_vfiprintf_r+0x1da>
 80067e6:	9b03      	ldr	r3, [sp, #12]
 80067e8:	3307      	adds	r3, #7
 80067ea:	f023 0307 	bic.w	r3, r3, #7
 80067ee:	3308      	adds	r3, #8
 80067f0:	9303      	str	r3, [sp, #12]
 80067f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067f4:	443b      	add	r3, r7
 80067f6:	9309      	str	r3, [sp, #36]	; 0x24
 80067f8:	e768      	b.n	80066cc <_vfiprintf_r+0x78>
 80067fa:	460c      	mov	r4, r1
 80067fc:	2001      	movs	r0, #1
 80067fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8006802:	e7a6      	b.n	8006752 <_vfiprintf_r+0xfe>
 8006804:	2300      	movs	r3, #0
 8006806:	f04f 0c0a 	mov.w	ip, #10
 800680a:	4619      	mov	r1, r3
 800680c:	3401      	adds	r4, #1
 800680e:	9305      	str	r3, [sp, #20]
 8006810:	4620      	mov	r0, r4
 8006812:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006816:	3a30      	subs	r2, #48	; 0x30
 8006818:	2a09      	cmp	r2, #9
 800681a:	d903      	bls.n	8006824 <_vfiprintf_r+0x1d0>
 800681c:	2b00      	cmp	r3, #0
 800681e:	d0c6      	beq.n	80067ae <_vfiprintf_r+0x15a>
 8006820:	9105      	str	r1, [sp, #20]
 8006822:	e7c4      	b.n	80067ae <_vfiprintf_r+0x15a>
 8006824:	4604      	mov	r4, r0
 8006826:	2301      	movs	r3, #1
 8006828:	fb0c 2101 	mla	r1, ip, r1, r2
 800682c:	e7f0      	b.n	8006810 <_vfiprintf_r+0x1bc>
 800682e:	ab03      	add	r3, sp, #12
 8006830:	9300      	str	r3, [sp, #0]
 8006832:	462a      	mov	r2, r5
 8006834:	4630      	mov	r0, r6
 8006836:	4b13      	ldr	r3, [pc, #76]	; (8006884 <_vfiprintf_r+0x230>)
 8006838:	a904      	add	r1, sp, #16
 800683a:	f7fd fbb1 	bl	8003fa0 <_printf_float>
 800683e:	4607      	mov	r7, r0
 8006840:	1c78      	adds	r0, r7, #1
 8006842:	d1d6      	bne.n	80067f2 <_vfiprintf_r+0x19e>
 8006844:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006846:	07d9      	lsls	r1, r3, #31
 8006848:	d405      	bmi.n	8006856 <_vfiprintf_r+0x202>
 800684a:	89ab      	ldrh	r3, [r5, #12]
 800684c:	059a      	lsls	r2, r3, #22
 800684e:	d402      	bmi.n	8006856 <_vfiprintf_r+0x202>
 8006850:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006852:	f7fe f90c 	bl	8004a6e <__retarget_lock_release_recursive>
 8006856:	89ab      	ldrh	r3, [r5, #12]
 8006858:	065b      	lsls	r3, r3, #25
 800685a:	f53f af1d 	bmi.w	8006698 <_vfiprintf_r+0x44>
 800685e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006860:	e71c      	b.n	800669c <_vfiprintf_r+0x48>
 8006862:	ab03      	add	r3, sp, #12
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	462a      	mov	r2, r5
 8006868:	4630      	mov	r0, r6
 800686a:	4b06      	ldr	r3, [pc, #24]	; (8006884 <_vfiprintf_r+0x230>)
 800686c:	a904      	add	r1, sp, #16
 800686e:	f7fd fe37 	bl	80044e0 <_printf_i>
 8006872:	e7e4      	b.n	800683e <_vfiprintf_r+0x1ea>
 8006874:	08006dfc 	.word	0x08006dfc
 8006878:	08006e02 	.word	0x08006e02
 800687c:	08006e06 	.word	0x08006e06
 8006880:	08003fa1 	.word	0x08003fa1
 8006884:	08006631 	.word	0x08006631

08006888 <__swbuf_r>:
 8006888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688a:	460e      	mov	r6, r1
 800688c:	4614      	mov	r4, r2
 800688e:	4605      	mov	r5, r0
 8006890:	b118      	cbz	r0, 800689a <__swbuf_r+0x12>
 8006892:	6a03      	ldr	r3, [r0, #32]
 8006894:	b90b      	cbnz	r3, 800689a <__swbuf_r+0x12>
 8006896:	f7fd ffbf 	bl	8004818 <__sinit>
 800689a:	69a3      	ldr	r3, [r4, #24]
 800689c:	60a3      	str	r3, [r4, #8]
 800689e:	89a3      	ldrh	r3, [r4, #12]
 80068a0:	071a      	lsls	r2, r3, #28
 80068a2:	d525      	bpl.n	80068f0 <__swbuf_r+0x68>
 80068a4:	6923      	ldr	r3, [r4, #16]
 80068a6:	b31b      	cbz	r3, 80068f0 <__swbuf_r+0x68>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	6922      	ldr	r2, [r4, #16]
 80068ac:	b2f6      	uxtb	r6, r6
 80068ae:	1a98      	subs	r0, r3, r2
 80068b0:	6963      	ldr	r3, [r4, #20]
 80068b2:	4637      	mov	r7, r6
 80068b4:	4283      	cmp	r3, r0
 80068b6:	dc04      	bgt.n	80068c2 <__swbuf_r+0x3a>
 80068b8:	4621      	mov	r1, r4
 80068ba:	4628      	mov	r0, r5
 80068bc:	f7ff fda2 	bl	8006404 <_fflush_r>
 80068c0:	b9e0      	cbnz	r0, 80068fc <__swbuf_r+0x74>
 80068c2:	68a3      	ldr	r3, [r4, #8]
 80068c4:	3b01      	subs	r3, #1
 80068c6:	60a3      	str	r3, [r4, #8]
 80068c8:	6823      	ldr	r3, [r4, #0]
 80068ca:	1c5a      	adds	r2, r3, #1
 80068cc:	6022      	str	r2, [r4, #0]
 80068ce:	701e      	strb	r6, [r3, #0]
 80068d0:	6962      	ldr	r2, [r4, #20]
 80068d2:	1c43      	adds	r3, r0, #1
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d004      	beq.n	80068e2 <__swbuf_r+0x5a>
 80068d8:	89a3      	ldrh	r3, [r4, #12]
 80068da:	07db      	lsls	r3, r3, #31
 80068dc:	d506      	bpl.n	80068ec <__swbuf_r+0x64>
 80068de:	2e0a      	cmp	r6, #10
 80068e0:	d104      	bne.n	80068ec <__swbuf_r+0x64>
 80068e2:	4621      	mov	r1, r4
 80068e4:	4628      	mov	r0, r5
 80068e6:	f7ff fd8d 	bl	8006404 <_fflush_r>
 80068ea:	b938      	cbnz	r0, 80068fc <__swbuf_r+0x74>
 80068ec:	4638      	mov	r0, r7
 80068ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068f0:	4621      	mov	r1, r4
 80068f2:	4628      	mov	r0, r5
 80068f4:	f000 f806 	bl	8006904 <__swsetup_r>
 80068f8:	2800      	cmp	r0, #0
 80068fa:	d0d5      	beq.n	80068a8 <__swbuf_r+0x20>
 80068fc:	f04f 37ff 	mov.w	r7, #4294967295
 8006900:	e7f4      	b.n	80068ec <__swbuf_r+0x64>
	...

08006904 <__swsetup_r>:
 8006904:	b538      	push	{r3, r4, r5, lr}
 8006906:	4b2a      	ldr	r3, [pc, #168]	; (80069b0 <__swsetup_r+0xac>)
 8006908:	4605      	mov	r5, r0
 800690a:	6818      	ldr	r0, [r3, #0]
 800690c:	460c      	mov	r4, r1
 800690e:	b118      	cbz	r0, 8006918 <__swsetup_r+0x14>
 8006910:	6a03      	ldr	r3, [r0, #32]
 8006912:	b90b      	cbnz	r3, 8006918 <__swsetup_r+0x14>
 8006914:	f7fd ff80 	bl	8004818 <__sinit>
 8006918:	89a3      	ldrh	r3, [r4, #12]
 800691a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800691e:	0718      	lsls	r0, r3, #28
 8006920:	d422      	bmi.n	8006968 <__swsetup_r+0x64>
 8006922:	06d9      	lsls	r1, r3, #27
 8006924:	d407      	bmi.n	8006936 <__swsetup_r+0x32>
 8006926:	2309      	movs	r3, #9
 8006928:	602b      	str	r3, [r5, #0]
 800692a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800692e:	f04f 30ff 	mov.w	r0, #4294967295
 8006932:	81a3      	strh	r3, [r4, #12]
 8006934:	e034      	b.n	80069a0 <__swsetup_r+0x9c>
 8006936:	0758      	lsls	r0, r3, #29
 8006938:	d512      	bpl.n	8006960 <__swsetup_r+0x5c>
 800693a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800693c:	b141      	cbz	r1, 8006950 <__swsetup_r+0x4c>
 800693e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006942:	4299      	cmp	r1, r3
 8006944:	d002      	beq.n	800694c <__swsetup_r+0x48>
 8006946:	4628      	mov	r0, r5
 8006948:	f7fe ff0e 	bl	8005768 <_free_r>
 800694c:	2300      	movs	r3, #0
 800694e:	6363      	str	r3, [r4, #52]	; 0x34
 8006950:	89a3      	ldrh	r3, [r4, #12]
 8006952:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006956:	81a3      	strh	r3, [r4, #12]
 8006958:	2300      	movs	r3, #0
 800695a:	6063      	str	r3, [r4, #4]
 800695c:	6923      	ldr	r3, [r4, #16]
 800695e:	6023      	str	r3, [r4, #0]
 8006960:	89a3      	ldrh	r3, [r4, #12]
 8006962:	f043 0308 	orr.w	r3, r3, #8
 8006966:	81a3      	strh	r3, [r4, #12]
 8006968:	6923      	ldr	r3, [r4, #16]
 800696a:	b94b      	cbnz	r3, 8006980 <__swsetup_r+0x7c>
 800696c:	89a3      	ldrh	r3, [r4, #12]
 800696e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006972:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006976:	d003      	beq.n	8006980 <__swsetup_r+0x7c>
 8006978:	4621      	mov	r1, r4
 800697a:	4628      	mov	r0, r5
 800697c:	f000 f883 	bl	8006a86 <__smakebuf_r>
 8006980:	89a0      	ldrh	r0, [r4, #12]
 8006982:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006986:	f010 0301 	ands.w	r3, r0, #1
 800698a:	d00a      	beq.n	80069a2 <__swsetup_r+0x9e>
 800698c:	2300      	movs	r3, #0
 800698e:	60a3      	str	r3, [r4, #8]
 8006990:	6963      	ldr	r3, [r4, #20]
 8006992:	425b      	negs	r3, r3
 8006994:	61a3      	str	r3, [r4, #24]
 8006996:	6923      	ldr	r3, [r4, #16]
 8006998:	b943      	cbnz	r3, 80069ac <__swsetup_r+0xa8>
 800699a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800699e:	d1c4      	bne.n	800692a <__swsetup_r+0x26>
 80069a0:	bd38      	pop	{r3, r4, r5, pc}
 80069a2:	0781      	lsls	r1, r0, #30
 80069a4:	bf58      	it	pl
 80069a6:	6963      	ldrpl	r3, [r4, #20]
 80069a8:	60a3      	str	r3, [r4, #8]
 80069aa:	e7f4      	b.n	8006996 <__swsetup_r+0x92>
 80069ac:	2000      	movs	r0, #0
 80069ae:	e7f7      	b.n	80069a0 <__swsetup_r+0x9c>
 80069b0:	20000064 	.word	0x20000064

080069b4 <_raise_r>:
 80069b4:	291f      	cmp	r1, #31
 80069b6:	b538      	push	{r3, r4, r5, lr}
 80069b8:	4604      	mov	r4, r0
 80069ba:	460d      	mov	r5, r1
 80069bc:	d904      	bls.n	80069c8 <_raise_r+0x14>
 80069be:	2316      	movs	r3, #22
 80069c0:	6003      	str	r3, [r0, #0]
 80069c2:	f04f 30ff 	mov.w	r0, #4294967295
 80069c6:	bd38      	pop	{r3, r4, r5, pc}
 80069c8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80069ca:	b112      	cbz	r2, 80069d2 <_raise_r+0x1e>
 80069cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80069d0:	b94b      	cbnz	r3, 80069e6 <_raise_r+0x32>
 80069d2:	4620      	mov	r0, r4
 80069d4:	f000 f830 	bl	8006a38 <_getpid_r>
 80069d8:	462a      	mov	r2, r5
 80069da:	4601      	mov	r1, r0
 80069dc:	4620      	mov	r0, r4
 80069de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069e2:	f000 b817 	b.w	8006a14 <_kill_r>
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d00a      	beq.n	8006a00 <_raise_r+0x4c>
 80069ea:	1c59      	adds	r1, r3, #1
 80069ec:	d103      	bne.n	80069f6 <_raise_r+0x42>
 80069ee:	2316      	movs	r3, #22
 80069f0:	6003      	str	r3, [r0, #0]
 80069f2:	2001      	movs	r0, #1
 80069f4:	e7e7      	b.n	80069c6 <_raise_r+0x12>
 80069f6:	2400      	movs	r4, #0
 80069f8:	4628      	mov	r0, r5
 80069fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80069fe:	4798      	blx	r3
 8006a00:	2000      	movs	r0, #0
 8006a02:	e7e0      	b.n	80069c6 <_raise_r+0x12>

08006a04 <raise>:
 8006a04:	4b02      	ldr	r3, [pc, #8]	; (8006a10 <raise+0xc>)
 8006a06:	4601      	mov	r1, r0
 8006a08:	6818      	ldr	r0, [r3, #0]
 8006a0a:	f7ff bfd3 	b.w	80069b4 <_raise_r>
 8006a0e:	bf00      	nop
 8006a10:	20000064 	.word	0x20000064

08006a14 <_kill_r>:
 8006a14:	b538      	push	{r3, r4, r5, lr}
 8006a16:	2300      	movs	r3, #0
 8006a18:	4d06      	ldr	r5, [pc, #24]	; (8006a34 <_kill_r+0x20>)
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	4608      	mov	r0, r1
 8006a1e:	4611      	mov	r1, r2
 8006a20:	602b      	str	r3, [r5, #0]
 8006a22:	f7fa fc4c 	bl	80012be <_kill>
 8006a26:	1c43      	adds	r3, r0, #1
 8006a28:	d102      	bne.n	8006a30 <_kill_r+0x1c>
 8006a2a:	682b      	ldr	r3, [r5, #0]
 8006a2c:	b103      	cbz	r3, 8006a30 <_kill_r+0x1c>
 8006a2e:	6023      	str	r3, [r4, #0]
 8006a30:	bd38      	pop	{r3, r4, r5, pc}
 8006a32:	bf00      	nop
 8006a34:	20000484 	.word	0x20000484

08006a38 <_getpid_r>:
 8006a38:	f7fa bc3a 	b.w	80012b0 <_getpid>

08006a3c <__swhatbuf_r>:
 8006a3c:	b570      	push	{r4, r5, r6, lr}
 8006a3e:	460c      	mov	r4, r1
 8006a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a44:	4615      	mov	r5, r2
 8006a46:	2900      	cmp	r1, #0
 8006a48:	461e      	mov	r6, r3
 8006a4a:	b096      	sub	sp, #88	; 0x58
 8006a4c:	da0c      	bge.n	8006a68 <__swhatbuf_r+0x2c>
 8006a4e:	89a3      	ldrh	r3, [r4, #12]
 8006a50:	2100      	movs	r1, #0
 8006a52:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006a56:	bf0c      	ite	eq
 8006a58:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006a5c:	2340      	movne	r3, #64	; 0x40
 8006a5e:	2000      	movs	r0, #0
 8006a60:	6031      	str	r1, [r6, #0]
 8006a62:	602b      	str	r3, [r5, #0]
 8006a64:	b016      	add	sp, #88	; 0x58
 8006a66:	bd70      	pop	{r4, r5, r6, pc}
 8006a68:	466a      	mov	r2, sp
 8006a6a:	f000 f849 	bl	8006b00 <_fstat_r>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	dbed      	blt.n	8006a4e <__swhatbuf_r+0x12>
 8006a72:	9901      	ldr	r1, [sp, #4]
 8006a74:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006a78:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006a7c:	4259      	negs	r1, r3
 8006a7e:	4159      	adcs	r1, r3
 8006a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a84:	e7eb      	b.n	8006a5e <__swhatbuf_r+0x22>

08006a86 <__smakebuf_r>:
 8006a86:	898b      	ldrh	r3, [r1, #12]
 8006a88:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a8a:	079d      	lsls	r5, r3, #30
 8006a8c:	4606      	mov	r6, r0
 8006a8e:	460c      	mov	r4, r1
 8006a90:	d507      	bpl.n	8006aa2 <__smakebuf_r+0x1c>
 8006a92:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a96:	6023      	str	r3, [r4, #0]
 8006a98:	6123      	str	r3, [r4, #16]
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	6163      	str	r3, [r4, #20]
 8006a9e:	b002      	add	sp, #8
 8006aa0:	bd70      	pop	{r4, r5, r6, pc}
 8006aa2:	466a      	mov	r2, sp
 8006aa4:	ab01      	add	r3, sp, #4
 8006aa6:	f7ff ffc9 	bl	8006a3c <__swhatbuf_r>
 8006aaa:	9900      	ldr	r1, [sp, #0]
 8006aac:	4605      	mov	r5, r0
 8006aae:	4630      	mov	r0, r6
 8006ab0:	f7fe feca 	bl	8005848 <_malloc_r>
 8006ab4:	b948      	cbnz	r0, 8006aca <__smakebuf_r+0x44>
 8006ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006aba:	059a      	lsls	r2, r3, #22
 8006abc:	d4ef      	bmi.n	8006a9e <__smakebuf_r+0x18>
 8006abe:	f023 0303 	bic.w	r3, r3, #3
 8006ac2:	f043 0302 	orr.w	r3, r3, #2
 8006ac6:	81a3      	strh	r3, [r4, #12]
 8006ac8:	e7e3      	b.n	8006a92 <__smakebuf_r+0xc>
 8006aca:	89a3      	ldrh	r3, [r4, #12]
 8006acc:	6020      	str	r0, [r4, #0]
 8006ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ad2:	81a3      	strh	r3, [r4, #12]
 8006ad4:	9b00      	ldr	r3, [sp, #0]
 8006ad6:	6120      	str	r0, [r4, #16]
 8006ad8:	6163      	str	r3, [r4, #20]
 8006ada:	9b01      	ldr	r3, [sp, #4]
 8006adc:	b15b      	cbz	r3, 8006af6 <__smakebuf_r+0x70>
 8006ade:	4630      	mov	r0, r6
 8006ae0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ae4:	f000 f81e 	bl	8006b24 <_isatty_r>
 8006ae8:	b128      	cbz	r0, 8006af6 <__smakebuf_r+0x70>
 8006aea:	89a3      	ldrh	r3, [r4, #12]
 8006aec:	f023 0303 	bic.w	r3, r3, #3
 8006af0:	f043 0301 	orr.w	r3, r3, #1
 8006af4:	81a3      	strh	r3, [r4, #12]
 8006af6:	89a3      	ldrh	r3, [r4, #12]
 8006af8:	431d      	orrs	r5, r3
 8006afa:	81a5      	strh	r5, [r4, #12]
 8006afc:	e7cf      	b.n	8006a9e <__smakebuf_r+0x18>
	...

08006b00 <_fstat_r>:
 8006b00:	b538      	push	{r3, r4, r5, lr}
 8006b02:	2300      	movs	r3, #0
 8006b04:	4d06      	ldr	r5, [pc, #24]	; (8006b20 <_fstat_r+0x20>)
 8006b06:	4604      	mov	r4, r0
 8006b08:	4608      	mov	r0, r1
 8006b0a:	4611      	mov	r1, r2
 8006b0c:	602b      	str	r3, [r5, #0]
 8006b0e:	f7fa fc34 	bl	800137a <_fstat>
 8006b12:	1c43      	adds	r3, r0, #1
 8006b14:	d102      	bne.n	8006b1c <_fstat_r+0x1c>
 8006b16:	682b      	ldr	r3, [r5, #0]
 8006b18:	b103      	cbz	r3, 8006b1c <_fstat_r+0x1c>
 8006b1a:	6023      	str	r3, [r4, #0]
 8006b1c:	bd38      	pop	{r3, r4, r5, pc}
 8006b1e:	bf00      	nop
 8006b20:	20000484 	.word	0x20000484

08006b24 <_isatty_r>:
 8006b24:	b538      	push	{r3, r4, r5, lr}
 8006b26:	2300      	movs	r3, #0
 8006b28:	4d05      	ldr	r5, [pc, #20]	; (8006b40 <_isatty_r+0x1c>)
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	4608      	mov	r0, r1
 8006b2e:	602b      	str	r3, [r5, #0]
 8006b30:	f7fa fc32 	bl	8001398 <_isatty>
 8006b34:	1c43      	adds	r3, r0, #1
 8006b36:	d102      	bne.n	8006b3e <_isatty_r+0x1a>
 8006b38:	682b      	ldr	r3, [r5, #0]
 8006b3a:	b103      	cbz	r3, 8006b3e <_isatty_r+0x1a>
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	bd38      	pop	{r3, r4, r5, pc}
 8006b40:	20000484 	.word	0x20000484

08006b44 <_init>:
 8006b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b46:	bf00      	nop
 8006b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b4a:	bc08      	pop	{r3}
 8006b4c:	469e      	mov	lr, r3
 8006b4e:	4770      	bx	lr

08006b50 <_fini>:
 8006b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b52:	bf00      	nop
 8006b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b56:	bc08      	pop	{r3}
 8006b58:	469e      	mov	lr, r3
 8006b5a:	4770      	bx	lr
