<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='606' type='1751'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='606'>// llvm.amdgcn.mul.i24</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp' l='514' u='r' c='_ZNK12_GLOBAL__N_120AMDGPUCodeGenPrepare19replaceMulWithMul24ERN4llvm14BinaryOperatorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2801' u='r' c='_ZL11simplifyI24PN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3011' c='_ZNK4llvm20AMDGPUTargetLowering30performIntrinsicWOChainCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='30754' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4024' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6470' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
