// Seed: 966307392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  wire id_9;
  tri  id_10 = 1;
  id_11(
      .id_0(id_7), .id_1(id_2 < id_6)
  );
  tri id_12, id_13, id_14, id_15, id_16, id_17, id_18 = 1, id_19, id_20, id_21, id_22;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri id_6,
    input wire id_7,
    output wor id_8,
    input uwire id_9,
    output wor id_10,
    input tri id_11
    , id_19,
    input tri id_12,
    output supply0 id_13,
    input uwire id_14
    , id_20,
    input wand id_15,
    output supply0 id_16,
    input tri1 id_17
);
  uwire id_21 = 1;
  tri0  id_22;
  module_0(
      id_20, id_20, id_20, id_19, id_21, id_21
  );
  assign id_22 = id_1;
endmodule
