Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 24 16:32:15 2019
| Host         : LAPTOP-JSL42T1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/utkar/Documents/ISE/Vivado/chacha1/Reports/timing_report_128.txt
| Design       : chacha
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

addr[0]
addr[1]
addr[2]
addr[3]
addr[4]
addr[5]
addr[6]
addr[7]
cs
reset_n
we
write_data[0]
write_data[10]
write_data[11]
write_data[12]
write_data[13]
write_data[14]
write_data[15]
write_data[16]
write_data[17]
write_data[18]
write_data[19]
write_data[1]
write_data[20]
write_data[21]
write_data[22]
write_data[23]
write_data[24]
write_data[25]
write_data[26]
write_data[27]
write_data[28]
write_data[29]
write_data[2]
write_data[30]
write_data[31]
write_data[3]
write_data[4]
write_data[5]
write_data[6]
write_data[7]
write_data[8]
write_data[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

read_data[0]
read_data[10]
read_data[11]
read_data[12]
read_data[13]
read_data[14]
read_data[15]
read_data[16]
read_data[17]
read_data[18]
read_data[19]
read_data[1]
read_data[20]
read_data[21]
read_data[22]
read_data[23]
read_data[24]
read_data[25]
read_data[26]
read_data[27]
read_data[28]
read_data[29]
read_data[2]
read_data[30]
read_data[31]
read_data[3]
read_data[4]
read_data[5]
read_data[6]
read_data[7]
read_data[8]
read_data[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.018        0.000                      0                 2176        0.118        0.000                      0                 2176        0.500        0.000                       0                  1964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 1.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.018        0.000                      0                 2176        0.118        0.000                      0                 2176        0.500        0.000                       0                  1964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.003ns  (logic 7.311ns (52.209%)  route 6.692ns (47.791%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 19.602 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.590 r  core/qr1/b_prim1_carry__5/O[2]
                         net (fo=3, routed)           0.588    17.178    core/qr1/qr1_c_prim[26]
    SLICE_X88Y14                                                      r  core/qr1/state_reg[5][1]_i_3/I0
    SLICE_X88Y14         LUT6 (Prop_lut6_I0_O)        0.302    17.480 r  core/qr1/state_reg[5][1]_i_3/O
                         net (fo=2, routed)           1.432    18.912    core/qr1/qr1_b_prim[1]
    SLICE_X106Y6                                                      r  core/qr1/state_reg[6][1]_i_1/I0
    SLICE_X106Y6         LUT6 (Prop_lut6_I0_O)        0.124    19.036 r  core/qr1/state_reg[6][1]_i_1/O
                         net (fo=1, routed)           0.000    19.036    core/state_new[6]__0[1]
    SLICE_X106Y6         FDRE                                         r  core/state_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.700    19.602    core/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  core/state_reg_reg[6][1]/C
                         clock pessimism              0.457    20.059    
                         clock uncertainty           -0.035    20.023    
    SLICE_X106Y6         FDRE (Setup_fdre_C_D)        0.031    20.054    core/state_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         20.054    
                         arrival time                         -19.036    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.722ns  (logic 7.503ns (54.677%)  route 6.219ns (45.323%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 19.522 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.465 r  core/qr1/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.465    core/qr1/b_prim1_carry__5_n_0
    SLICE_X88Y13                                                      r  core/qr1/b_prim1_carry__6/CI
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.778 r  core/qr1/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.940    17.718    core/qr1/qr1_c_prim[31]
    SLICE_X102Y14                                                     r  core/qr1/state_reg[5][6]_i_3/I0
    SLICE_X102Y14        LUT6 (Prop_lut6_I0_O)        0.306    18.024 r  core/qr1/state_reg[5][6]_i_3/O
                         net (fo=2, routed)           0.607    18.631    core/qr0/qr1_b_prim[6]
    SLICE_X103Y14                                                     r  core/qr0/state_reg[5][6]_i_1/I2
    SLICE_X103Y14        LUT6 (Prop_lut6_I2_O)        0.124    18.755 r  core/qr0/state_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000    18.755    core/state_new[5]__0[6]
    SLICE_X103Y14        FDRE                                         r  core/state_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.620    19.522    core/clk_IBUF_BUFG
    SLICE_X103Y14        FDRE                                         r  core/state_reg_reg[5][6]/C
                         clock pessimism              0.457    19.979    
                         clock uncertainty           -0.035    19.943    
    SLICE_X103Y14        FDRE (Setup_fdre_C_D)        0.031    19.974    core/state_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                         -18.755    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.784ns  (logic 7.407ns (53.735%)  route 6.377ns (46.265%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 19.527 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.685 r  core/qr1/b_prim1_carry__5/O[1]
                         net (fo=3, routed)           0.537    17.221    core/qr1/qr1_c_prim[25]
    SLICE_X90Y12                                                      r  core/qr1/state_reg[5][0]_i_3/I0
    SLICE_X90Y12         LUT6 (Prop_lut6_I0_O)        0.303    17.524 r  core/qr1/state_reg[5][0]_i_3/O
                         net (fo=2, routed)           1.169    18.693    core/qr1/qr1_b_prim[0]
    SLICE_X100Y3                                                      r  core/qr1/state_reg[6][0]_i_1/I0
    SLICE_X100Y3         LUT6 (Prop_lut6_I0_O)        0.124    18.817 r  core/qr1/state_reg[6][0]_i_1/O
                         net (fo=1, routed)           0.000    18.817    core/state_new[6]__0[0]
    SLICE_X100Y3         FDRE                                         r  core/state_reg_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.625    19.527    core/clk_IBUF_BUFG
    SLICE_X100Y3         FDRE                                         r  core/state_reg_reg[6][0]/C
                         clock pessimism              0.494    20.021    
                         clock uncertainty           -0.035    19.985    
    SLICE_X100Y3         FDRE (Setup_fdre_C_D)        0.077    20.062    core/state_reg_reg[6][0]
  -------------------------------------------------------------------
                         required time                         20.062    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 7.425ns (54.230%)  route 6.267ns (45.770%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 19.521 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.465 r  core/qr1/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.465    core/qr1/b_prim1_carry__5_n_0
    SLICE_X88Y13                                                      r  core/qr1/b_prim1_carry__6/CI
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 r  core/qr1/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.628    17.332    core/qr1/qr1_c_prim[30]
    SLICE_X88Y15                                                      r  core/qr1/state_reg[5][5]_i_3/I0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.302    17.634 r  core/qr1/state_reg[5][5]_i_3/O
                         net (fo=2, routed)           0.967    18.600    core/qr0/qr1_b_prim[5]
    SLICE_X103Y15                                                     r  core/qr0/state_reg[5][5]_i_1/I2
    SLICE_X103Y15        LUT6 (Prop_lut6_I2_O)        0.124    18.724 r  core/qr0/state_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.000    18.724    core/state_new[5]__0[5]
    SLICE_X103Y15        FDRE                                         r  core/state_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.619    19.521    core/clk_IBUF_BUFG
    SLICE_X103Y15        FDRE                                         r  core/state_reg_reg[5][5]/C
                         clock pessimism              0.457    19.978    
                         clock uncertainty           -0.035    19.942    
    SLICE_X103Y15        FDRE (Setup_fdre_C_D)        0.029    19.971    core/state_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -18.724    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.725ns  (logic 7.503ns (54.666%)  route 6.222ns (45.334%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 19.523 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.465 r  core/qr1/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.465    core/qr1/b_prim1_carry__5_n_0
    SLICE_X88Y13                                                      r  core/qr1/b_prim1_carry__6/CI
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.778 r  core/qr1/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.940    17.718    core/qr1/qr1_c_prim[31]
    SLICE_X102Y14                                                     r  core/qr1/state_reg[5][6]_i_3/I0
    SLICE_X102Y14        LUT6 (Prop_lut6_I0_O)        0.306    18.024 r  core/qr1/state_reg[5][6]_i_3/O
                         net (fo=2, routed)           0.610    18.634    core/qr1/qr1_b_prim[6]
    SLICE_X104Y14                                                     r  core/qr1/state_reg[6][6]_i_1/I0
    SLICE_X104Y14        LUT6 (Prop_lut6_I0_O)        0.124    18.758 r  core/qr1/state_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000    18.758    core/state_new[6]__0[6]
    SLICE_X104Y14        FDRE                                         r  core/state_reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.621    19.523    core/clk_IBUF_BUFG
    SLICE_X104Y14        FDRE                                         r  core/state_reg_reg[6][6]/C
                         clock pessimism              0.457    19.980    
                         clock uncertainty           -0.035    19.944    
    SLICE_X104Y14        FDRE (Setup_fdre_C_D)        0.077    20.021    core/state_reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                         -18.758    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.706ns  (logic 7.521ns (54.872%)  route 6.185ns (45.128%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 19.522 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.465 r  core/qr1/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.465    core/qr1/b_prim1_carry__5_n_0
    SLICE_X88Y13                                                      r  core/qr1/b_prim1_carry__6/CI
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.799 r  core/qr1/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.886    17.685    core/qr1/qr1_c_prim[29]
    SLICE_X98Y14                                                      r  core/qr1/state_reg[5][4]_i_3/I0
    SLICE_X98Y14         LUT6 (Prop_lut6_I0_O)        0.303    17.988 r  core/qr1/state_reg[5][4]_i_3/O
                         net (fo=2, routed)           0.627    18.615    core/qr0/qr1_b_prim[4]
    SLICE_X102Y14                                                     r  core/qr0/state_reg[5][4]_i_1/I2
    SLICE_X102Y14        LUT6 (Prop_lut6_I2_O)        0.124    18.739 r  core/qr0/state_reg[5][4]_i_1/O
                         net (fo=1, routed)           0.000    18.739    core/state_new[5]__0[4]
    SLICE_X102Y14        FDRE                                         r  core/state_reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.620    19.522    core/clk_IBUF_BUFG
    SLICE_X102Y14        FDRE                                         r  core/state_reg_reg[5][4]/C
                         clock pessimism              0.457    19.979    
                         clock uncertainty           -0.035    19.943    
    SLICE_X102Y14        FDRE (Setup_fdre_C_D)        0.077    20.020    core/state_reg_reg[5][4]
  -------------------------------------------------------------------
                         required time                         20.020    
                         arrival time                         -18.739    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 7.425ns (54.198%)  route 6.275ns (45.802%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 19.521 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.465 r  core/qr1/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.465    core/qr1/b_prim1_carry__5_n_0
    SLICE_X88Y13                                                      r  core/qr1/b_prim1_carry__6/CI
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 r  core/qr1/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.628    17.332    core/qr1/qr1_c_prim[30]
    SLICE_X88Y15                                                      r  core/qr1/state_reg[5][5]_i_3/I0
    SLICE_X88Y15         LUT6 (Prop_lut6_I0_O)        0.302    17.634 r  core/qr1/state_reg[5][5]_i_3/O
                         net (fo=2, routed)           0.975    18.608    core/qr1/qr1_b_prim[5]
    SLICE_X102Y15                                                     r  core/qr1/state_reg[6][5]_i_1/I0
    SLICE_X102Y15        LUT6 (Prop_lut6_I0_O)        0.124    18.732 r  core/qr1/state_reg[6][5]_i_1/O
                         net (fo=1, routed)           0.000    18.732    core/state_new[6]__0[5]
    SLICE_X102Y15        FDRE                                         r  core/state_reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.619    19.521    core/clk_IBUF_BUFG
    SLICE_X102Y15        FDRE                                         r  core/state_reg_reg[6][5]/C
                         clock pessimism              0.457    19.978    
                         clock uncertainty           -0.035    19.942    
    SLICE_X102Y15        FDRE (Setup_fdre_C_D)        0.081    20.023    core/state_reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                         20.023    
                         arrival time                         -18.732    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.724ns  (logic 7.311ns (53.270%)  route 6.413ns (46.730%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 19.602 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.590 r  core/qr1/b_prim1_carry__5/O[2]
                         net (fo=3, routed)           0.588    17.178    core/qr1/qr1_c_prim[26]
    SLICE_X88Y14                                                      r  core/qr1/state_reg[5][1]_i_3/I0
    SLICE_X88Y14         LUT6 (Prop_lut6_I0_O)        0.302    17.480 r  core/qr1/state_reg[5][1]_i_3/O
                         net (fo=2, routed)           1.153    18.633    core/qr0/qr1_b_prim[1]
    SLICE_X107Y6                                                      r  core/qr0/state_reg[5][1]_i_1/I2
    SLICE_X107Y6         LUT6 (Prop_lut6_I2_O)        0.124    18.757 r  core/qr0/state_reg[5][1]_i_1/O
                         net (fo=1, routed)           0.000    18.757    core/state_new[5]__0[1]
    SLICE_X107Y6         FDRE                                         r  core/state_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.700    19.602    core/clk_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  core/state_reg_reg[5][1]/C
                         clock pessimism              0.457    20.059    
                         clock uncertainty           -0.035    20.023    
    SLICE_X107Y6         FDRE (Setup_fdre_C_D)        0.029    20.052    core/state_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         20.052    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.677ns  (logic 7.521ns (54.988%)  route 6.156ns (45.012%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.522ns = ( 19.522 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.816     7.367    core/qr1/state_reg_reg[6][15]_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry_i_7__0/I2
    SLICE_X87Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  core/qr1/a_prim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.491    core/qr1/a_prim1_carry_i_7__0_n_0
    SLICE_X87Y5                                                       r  core/qr1/a_prim1_carry/S[1]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.041 r  core/qr1/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.041    core/qr1/a_prim1_carry_n_0
    SLICE_X87Y6                                                       r  core/qr1/a_prim1_carry__0/CI
    SLICE_X87Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  core/qr1/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.155    core/qr1/a_prim1_carry__0_n_0
    SLICE_X87Y7                                                       r  core/qr1/a_prim1_carry__1/CI
    SLICE_X87Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  core/qr1/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.269    core/qr1/a_prim1_carry__1_n_0
    SLICE_X87Y8                                                       r  core/qr1/a_prim1_carry__2/CI
    SLICE_X87Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  core/qr1/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.383    core/qr1/a_prim1_carry__2_n_0
    SLICE_X87Y9                                                       r  core/qr1/a_prim1_carry__3/CI
    SLICE_X87Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  core/qr1/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.497    core/qr1/a_prim1_carry__3_n_0
    SLICE_X87Y10                                                      r  core/qr1/a_prim1_carry__4/CI
    SLICE_X87Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  core/qr1/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.611    core/qr1/a_prim1_carry__4_n_0
    SLICE_X87Y11                                                      r  core/qr1/a_prim1_carry__5/CI
    SLICE_X87Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.945 r  core/qr1/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.643     9.588    core/qr1/p_1_in[25]
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1_i_7__0/I5
    SLICE_X85Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.891 r  core/qr1/a_prim2_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     9.891    core/qr1/a_prim2_carry__1_i_7__0_n_0
    SLICE_X85Y8                                                       r  core/qr1/a_prim2_carry__1/S[1]
    SLICE_X85Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.441 r  core/qr1/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.441    core/qr1/a_prim2_carry__1_n_0
    SLICE_X85Y9                                                       r  core/qr1/a_prim2_carry__2/CI
    SLICE_X85Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  core/qr1/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.555    core/qr1/a_prim2_carry__2_n_0
    SLICE_X85Y10                                                      r  core/qr1/a_prim2_carry__3/CI
    SLICE_X85Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  core/qr1/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.669    core/qr1/a_prim2_carry__3_n_0
    SLICE_X85Y11                                                      r  core/qr1/a_prim2_carry__4/CI
    SLICE_X85Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  core/qr1/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.783    core/qr1/a_prim2_carry__4_n_0
    SLICE_X85Y12                                                      r  core/qr1/a_prim2_carry__5/CI
    SLICE_X85Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  core/qr1/a_prim2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.897    core/qr1/a_prim2_carry__5_n_0
    SLICE_X85Y13                                                      r  core/qr1/a_prim2_carry__6/CI
    SLICE_X85Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.231 r  core/qr1/a_prim2_carry__6/O[1]
                         net (fo=4, routed)           0.814    12.045    core/qr1/c0[29]
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1_i_3__0/I5
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.303    12.348 r  core/qr1/a_prim0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    12.348    core/qr1/a_prim0_carry__1_i_3__0_n_0
    SLICE_X86Y7                                                       r  core/qr1/a_prim0_carry__1/S[1]
    SLICE_X86Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.881 r  core/qr1/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.881    core/qr1/a_prim0_carry__1_n_0
    SLICE_X86Y8                                                       r  core/qr1/a_prim0_carry__2/CI
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.998 r  core/qr1/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.998    core/qr1/a_prim0_carry__2_n_0
    SLICE_X86Y9                                                       r  core/qr1/a_prim0_carry__3/CI
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.115 r  core/qr1/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.115    core/qr1/a_prim0_carry__3_n_0
    SLICE_X86Y10                                                      r  core/qr1/a_prim0_carry__4/CI
    SLICE_X86Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.232 r  core/qr1/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.232    core/qr1/a_prim0_carry__4_n_0
    SLICE_X86Y11                                                      r  core/qr1/a_prim0_carry__5/CI
    SLICE_X86Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.349 r  core/qr1/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.349    core/qr1/a_prim0_carry__5_n_0
    SLICE_X86Y12                                                      r  core/qr1/a_prim0_carry__6/CI
    SLICE_X86Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.664 r  core/qr1/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.679    14.344    core/qr1/qr1_a_prim[31]
    SLICE_X84Y4                                                       r  core/qr1/state_reg[12][7]_i_2/I0
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.651 r  core/qr1/state_reg[12][7]_i_2/O
                         net (fo=3, routed)           0.719    15.370    core/qr1/qr1_d_prim[7]
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0_i_1__0/I1
    SLICE_X88Y7          LUT2 (Prop_lut2_I1_O)        0.124    15.494 r  core/qr1/b_prim1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    15.494    core/qr1/b_prim1_carry__0_i_1__0_n_0
    SLICE_X88Y7                                                       r  core/qr1/b_prim1_carry__0/S[3]
    SLICE_X88Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.895 r  core/qr1/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.895    core/qr1/b_prim1_carry__0_n_0
    SLICE_X88Y8                                                       r  core/qr1/b_prim1_carry__1/CI
    SLICE_X88Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.009 r  core/qr1/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.009    core/qr1/b_prim1_carry__1_n_0
    SLICE_X88Y9                                                       r  core/qr1/b_prim1_carry__2/CI
    SLICE_X88Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.123 r  core/qr1/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.123    core/qr1/b_prim1_carry__2_n_0
    SLICE_X88Y10                                                      r  core/qr1/b_prim1_carry__3/CI
    SLICE_X88Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.237 r  core/qr1/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.237    core/qr1/b_prim1_carry__3_n_0
    SLICE_X88Y11                                                      r  core/qr1/b_prim1_carry__4/CI
    SLICE_X88Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.351 r  core/qr1/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.351    core/qr1/b_prim1_carry__4_n_0
    SLICE_X88Y12                                                      r  core/qr1/b_prim1_carry__5/CI
    SLICE_X88Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.465 r  core/qr1/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.465    core/qr1/b_prim1_carry__5_n_0
    SLICE_X88Y13                                                      r  core/qr1/b_prim1_carry__6/CI
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.799 r  core/qr1/b_prim1_carry__6/O[1]
                         net (fo=3, routed)           0.886    17.685    core/qr1/qr1_c_prim[29]
    SLICE_X98Y14                                                      r  core/qr1/state_reg[5][4]_i_3/I0
    SLICE_X98Y14         LUT6 (Prop_lut6_I0_O)        0.303    17.988 r  core/qr1/state_reg[5][4]_i_3/O
                         net (fo=2, routed)           0.598    18.586    core/qr1/qr1_b_prim[4]
    SLICE_X100Y14                                                     r  core/qr1/state_reg[6][4]_i_1/I0
    SLICE_X100Y14        LUT6 (Prop_lut6_I0_O)        0.124    18.710 r  core/qr1/state_reg[6][4]_i_1/O
                         net (fo=1, routed)           0.000    18.710    core/state_new[6]__0[4]
    SLICE_X100Y14        FDRE                                         r  core/state_reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.620    19.522    core/clk_IBUF_BUFG
    SLICE_X100Y14        FDRE                                         r  core/state_reg_reg[6][4]/C
                         clock pessimism              0.494    20.016    
                         clock uncertainty           -0.035    19.980    
    SLICE_X100Y14        FDRE (Setup_fdre_C_D)        0.077    20.057    core/state_reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                         -18.710    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        13.670ns  (logic 7.377ns (53.966%)  route 6.293ns (46.034%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 19.601 - 15.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.789     5.033    core/clk_IBUF_BUFG
    SLICE_X100Y20        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y20        FDRE (Prop_fdre_C_Q)         0.518     5.551 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.586     7.137    core/qr0/state_reg_reg[5][15]_0
    SLICE_X91Y6                                                       r  core/qr0/a_prim1_carry_i_8/I2
    SLICE_X91Y6          LUT5 (Prop_lut5_I2_O)        0.124     7.261 r  core/qr0/a_prim1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.261    core/qr0/a_prim1_carry_i_8_n_0
    SLICE_X91Y6                                                       r  core/qr0/a_prim1_carry/S[0]
    SLICE_X91Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.793 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.793    core/qr0/a_prim1_carry_n_0
    SLICE_X91Y7                                                       r  core/qr0/a_prim1_carry__0/CI
    SLICE_X91Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.907    core/qr0/a_prim1_carry__0_n_0
    SLICE_X91Y8                                                       r  core/qr0/a_prim1_carry__1/CI
    SLICE_X91Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.021    core/qr0/a_prim1_carry__1_n_0
    SLICE_X91Y9                                                       r  core/qr0/a_prim1_carry__2/CI
    SLICE_X91Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.135    core/qr0/a_prim1_carry__2_n_0
    SLICE_X91Y10                                                      r  core/qr0/a_prim1_carry__3/CI
    SLICE_X91Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.249    core/qr0/a_prim1_carry__3_n_0
    SLICE_X91Y11                                                      r  core/qr0/a_prim1_carry__4/CI
    SLICE_X91Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.583 r  core/qr0/a_prim1_carry__4/O[1]
                         net (fo=4, routed)           0.689     9.271    core/qr0/p_1_in[21]
    SLICE_X89Y8                                                       r  core/qr0/a_prim2_carry__0_i_7/I5
    SLICE_X89Y8          LUT6 (Prop_lut6_I5_O)        0.303     9.574 r  core/qr0/a_prim2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.574    core/qr0/a_prim2_carry__0_i_7_n_0
    SLICE_X89Y8                                                       r  core/qr0/a_prim2_carry__0/S[1]
    SLICE_X89Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.124 r  core/qr0/a_prim2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.124    core/qr0/a_prim2_carry__0_n_0
    SLICE_X89Y9                                                       r  core/qr0/a_prim2_carry__1/CI
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.238    core/qr0/a_prim2_carry__1_n_0
    SLICE_X89Y10                                                      r  core/qr0/a_prim2_carry__2/CI
    SLICE_X89Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.352    core/qr0/a_prim2_carry__2_n_0
    SLICE_X89Y11                                                      r  core/qr0/a_prim2_carry__3/CI
    SLICE_X89Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.466    core/qr0/a_prim2_carry__3_n_0
    SLICE_X89Y12                                                      r  core/qr0/a_prim2_carry__4/CI
    SLICE_X89Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.800 r  core/qr0/a_prim2_carry__4/O[1]
                         net (fo=4, routed)           0.781    11.581    core/qr0/c0[21]
    SLICE_X92Y7                                                       r  core/qr0/a_prim0_carry_i_3/I5
    SLICE_X92Y7          LUT6 (Prop_lut6_I5_O)        0.303    11.884 r  core/qr0/a_prim0_carry_i_3/O
                         net (fo=1, routed)           0.000    11.884    core/qr0/a_prim0_carry_i_3_n_0
    SLICE_X92Y7                                                       r  core/qr0/a_prim0_carry/S[1]
    SLICE_X92Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.417 r  core/qr0/a_prim0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.417    core/qr0/a_prim0_carry_n_0
    SLICE_X92Y8                                                       r  core/qr0/a_prim0_carry__0/CI
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.534 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.534    core/qr0/a_prim0_carry__0_n_0
    SLICE_X92Y9                                                       r  core/qr0/a_prim0_carry__1/CI
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.651 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.651    core/qr0/a_prim0_carry__1_n_0
    SLICE_X92Y10                                                      r  core/qr0/a_prim0_carry__2/CI
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.768 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.768    core/qr0/a_prim0_carry__2_n_0
    SLICE_X92Y11                                                      r  core/qr0/a_prim0_carry__3/CI
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.885 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.885    core/qr0/a_prim0_carry__3_n_0
    SLICE_X92Y12                                                      r  core/qr0/a_prim0_carry__4/CI
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.002 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.002    core/qr0/a_prim0_carry__4_n_0
    SLICE_X92Y13                                                      r  core/qr0/a_prim0_carry__5/CI
    SLICE_X92Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.119 r  core/qr0/a_prim0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.119    core/qr0/a_prim0_carry__5_n_0
    SLICE_X92Y14                                                      r  core/qr0/a_prim0_carry__6/CI
    SLICE_X92Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.434 r  core/qr0/a_prim0_carry__6/O[3]
                         net (fo=2, routed)           0.815    14.249    core/qr0/qr0_a_prim[31]
    SLICE_X86Y4                                                       r  core/qr0/state_reg[15][7]_i_2/I0
    SLICE_X86Y4          LUT6 (Prop_lut6_I0_O)        0.307    14.556 r  core/qr0/state_reg[15][7]_i_2/O
                         net (fo=3, routed)           0.803    15.359    core/qr0/qr0_d_prim[7]
    SLICE_X93Y8                                                       r  core/qr0/b_prim1_carry__0_i_1/I1
    SLICE_X93Y8          LUT2 (Prop_lut2_I1_O)        0.124    15.483 r  core/qr0/b_prim1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    15.483    core/qr0/b_prim1_carry__0_i_1_n_0
    SLICE_X93Y8                                                       r  core/qr0/b_prim1_carry__0/S[3]
    SLICE_X93Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X93Y9                                                       r  core/qr0/b_prim1_carry__1/CI
    SLICE_X93Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X93Y10                                                      r  core/qr0/b_prim1_carry__2/CI
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X93Y11                                                      r  core/qr0/b_prim1_carry__3/CI
    SLICE_X93Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X93Y12                                                      r  core/qr0/b_prim1_carry__4/CI
    SLICE_X93Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X93Y13                                                      r  core/qr0/b_prim1_carry__5/CI
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.653 r  core/qr0/b_prim1_carry__5/O[3]
                         net (fo=3, routed)           0.355    17.008    core/qr0/qr0_c_prim[27]
    SLICE_X91Y14                                                      r  core/qr0/state_reg[5][2]_i_2/I0
    SLICE_X91Y14         LUT6 (Prop_lut6_I0_O)        0.306    17.314 r  core/qr0/state_reg[5][2]_i_2/O
                         net (fo=2, routed)           1.264    18.578    core/qr0/qr0_b_prim[2]
    SLICE_X108Y7                                                      r  core/qr0/state_reg[5][2]_i_1/I0
    SLICE_X108Y7         LUT6 (Prop_lut6_I0_O)        0.124    18.702 r  core/qr0/state_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000    18.702    core/state_new[5]__0[2]
    SLICE_X108Y7         FDRE                                         r  core/state_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.699    19.601    core/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  core/state_reg_reg[5][2]/C
                         clock pessimism              0.457    20.058    
                         clock uncertainty           -0.035    20.022    
    SLICE_X108Y7         FDRE (Setup_fdre_C_D)        0.077    20.099    core/state_reg_reg[5][2]
  -------------------------------------------------------------------
                         required time                         20.099    
                         arrival time                         -18.702    
  -------------------------------------------------------------------
                         slack                                  1.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nonce_reg_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[13][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.586     1.452    clk_IBUF_BUFG
    SLICE_X87Y15         FDRE                                         r  nonce_reg_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y15         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  nonce_reg_reg[0][13]/Q
                         net (fo=2, routed)           0.066     1.660    core/qr2/core_nonce[13]
    SLICE_X86Y15                                                      r  core/qr2/state_reg[13][21]_i_1/I5
    SLICE_X86Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.705 r  core/qr2/state_reg[13][21]_i_1/O
                         net (fo=1, routed)           0.000     1.705    core/state_new[13]__0[21]
    SLICE_X86Y15         FDRE                                         r  core/state_reg_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.852     1.967    core/clk_IBUF_BUFG
    SLICE_X86Y15         FDRE                                         r  core/state_reg_reg[13][21]/C
                         clock pessimism             -0.502     1.465    
    SLICE_X86Y15         FDRE (Hold_fdre_C_D)         0.121     1.586    core/state_reg_reg[13][21]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nonce_reg_reg[2][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[15][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.607     1.473    clk_IBUF_BUFG
    SLICE_X93Y16         FDRE                                         r  nonce_reg_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nonce_reg_reg[2][28]/Q
                         net (fo=2, routed)           0.066     1.681    core/qr0/core_nonce[28]
    SLICE_X92Y16                                                      r  core/qr0/state_reg[15][4]_i_1/I4
    SLICE_X92Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.726 r  core/qr0/state_reg[15][4]_i_1/O
                         net (fo=1, routed)           0.000     1.726    core/state_new[15]__0[4]
    SLICE_X92Y16         FDRE                                         r  core/state_reg_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.875     1.990    core/clk_IBUF_BUFG
    SLICE_X92Y16         FDRE                                         r  core/state_reg_reg[15][4]/C
                         clock pessimism             -0.504     1.486    
    SLICE_X92Y16         FDRE (Hold_fdre_C_D)         0.121     1.607    core/state_reg_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nonce_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[15][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.612     1.478    clk_IBUF_BUFG
    SLICE_X93Y5          FDRE                                         r  nonce_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nonce_reg_reg[2][8]/Q
                         net (fo=2, routed)           0.067     1.687    core/qr0/core_nonce[8]
    SLICE_X92Y5                                                       r  core/qr0/state_reg[15][16]_i_1/I4
    SLICE_X92Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.732 r  core/qr0/state_reg[15][16]_i_1/O
                         net (fo=1, routed)           0.000     1.732    core/state_new[15]__0[16]
    SLICE_X92Y5          FDRE                                         r  core/state_reg_reg[15][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.882     1.997    core/clk_IBUF_BUFG
    SLICE_X92Y5          FDRE                                         r  core/state_reg_reg[15][16]/C
                         clock pessimism             -0.506     1.491    
    SLICE_X92Y5          FDRE (Hold_fdre_C_D)         0.120     1.611    core/state_reg_reg[15][16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.615     1.481    clk_IBUF_BUFG
    SLICE_X103Y0         FDRE                                         r  data_in_reg_reg[14][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y0         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  data_in_reg_reg[14][29]/Q
                         net (fo=1, routed)           0.087     1.710    core/core_data_in[61]
    SLICE_X102Y0                                                      r  core/data_out_reg[61]_i_1/I1
    SLICE_X102Y0         LUT2 (Prop_lut2_I1_O)        0.048     1.758 r  core/data_out_reg[61]_i_1/O
                         net (fo=1, routed)           0.000     1.758    core/data_out_new[61]
    SLICE_X102Y0         FDRE                                         r  core/data_out_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.885     2.000    core/clk_IBUF_BUFG
    SLICE_X102Y0         FDRE                                         r  core/data_out_reg_reg[61]/C
                         clock pessimism             -0.506     1.494    
    SLICE_X102Y0         FDRE (Hold_fdre_C_D)         0.131     1.625    core/data_out_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[257]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.602     1.468    clk_IBUF_BUFG
    SLICE_X105Y23        FDRE                                         r  data_in_reg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  data_in_reg_reg[7][1]/Q
                         net (fo=1, routed)           0.087     1.697    core/core_data_in[257]
    SLICE_X104Y23                                                     r  core/data_out_reg[257]_i_1/I1
    SLICE_X104Y23        LUT2 (Prop_lut2_I1_O)        0.048     1.745 r  core/data_out_reg[257]_i_1/O
                         net (fo=1, routed)           0.000     1.745    core/data_out_new[257]
    SLICE_X104Y23        FDRE                                         r  core/data_out_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.869     1.984    core/clk_IBUF_BUFG
    SLICE_X104Y23        FDRE                                         r  core/data_out_reg_reg[257]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X104Y23        FDRE (Hold_fdre_C_D)         0.131     1.612    core/data_out_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.629     1.495    clk_IBUF_BUFG
    SLICE_X113Y24        FDRE                                         r  data_in_reg_reg[12][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y24        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  data_in_reg_reg[12][7]/Q
                         net (fo=1, routed)           0.087     1.724    core/core_data_in[103]
    SLICE_X112Y24                                                     r  core/data_out_reg[103]_i_1/I1
    SLICE_X112Y24        LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  core/data_out_reg[103]_i_1/O
                         net (fo=1, routed)           0.000     1.769    core/data_out_new[103]
    SLICE_X112Y24        FDRE                                         r  core/data_out_reg_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.897     2.012    core/clk_IBUF_BUFG
    SLICE_X112Y24        FDRE                                         r  core/data_out_reg_reg[103]/C
                         clock pessimism             -0.504     1.508    
    SLICE_X112Y24        FDRE (Hold_fdre_C_D)         0.120     1.628    core/data_out_reg_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[7][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.614     1.480    clk_IBUF_BUFG
    SLICE_X105Y3         FDRE                                         r  data_in_reg_reg[7][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y3         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg_reg[7][28]/Q
                         net (fo=1, routed)           0.087     1.709    core/core_data_in[284]
    SLICE_X104Y3                                                      r  core/data_out_reg[284]_i_1/I1
    SLICE_X104Y3         LUT2 (Prop_lut2_I1_O)        0.045     1.754 r  core/data_out_reg[284]_i_1/O
                         net (fo=1, routed)           0.000     1.754    core/data_out_new[284]
    SLICE_X104Y3         FDRE                                         r  core/data_out_reg_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.884     1.999    core/clk_IBUF_BUFG
    SLICE_X104Y3         FDRE                                         r  core/data_out_reg_reg[284]/C
                         clock pessimism             -0.506     1.493    
    SLICE_X104Y3         FDRE (Hold_fdre_C_D)         0.120     1.613    core/data_out_reg_reg[284]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 key_reg_reg[2][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.610     1.476    clk_IBUF_BUFG
    SLICE_X105Y14        FDRE                                         r  key_reg_reg[2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y14        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  key_reg_reg[2][30]/Q
                         net (fo=2, routed)           0.099     1.717    core/qr1/core_key[62]
    SLICE_X104Y14                                                     r  core/qr1/state_reg[6][6]_i_1/I5
    SLICE_X104Y14        LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  core/qr1/state_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000     1.762    core/state_new[6]__0[6]
    SLICE_X104Y14        FDRE                                         r  core/state_reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.879     1.994    core/clk_IBUF_BUFG
    SLICE_X104Y14        FDRE                                         r  core/state_reg_reg[6][6]/C
                         clock pessimism             -0.505     1.489    
    SLICE_X104Y14        FDRE (Hold_fdre_C_D)         0.120     1.609    core/state_reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 key_reg_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[8][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.608     1.474    clk_IBUF_BUFG
    SLICE_X97Y16         FDRE                                         r  key_reg_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y16         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  key_reg_reg[4][7]/Q
                         net (fo=2, routed)           0.099     1.715    core/qr2/core_key[7]
    SLICE_X96Y16                                                      r  core/qr2/state_reg[8][31]_i_1/I5
    SLICE_X96Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.760 r  core/qr2/state_reg[8][31]_i_1/O
                         net (fo=1, routed)           0.000     1.760    core/state_new[8]__0[31]
    SLICE_X96Y16         FDRE                                         r  core/state_reg_reg[8][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.876     1.991    core/clk_IBUF_BUFG
    SLICE_X96Y16         FDRE                                         r  core/state_reg_reg[8][31]/C
                         clock pessimism             -0.504     1.487    
    SLICE_X96Y16         FDRE (Hold_fdre_C_D)         0.120     1.607    core/state_reg_reg[8][31]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nonce_reg_reg[2][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.607     1.473    clk_IBUF_BUFG
    SLICE_X93Y16         FDRE                                         r  nonce_reg_reg[2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nonce_reg_reg[2][30]/Q
                         net (fo=2, routed)           0.101     1.716    core/qr0/core_nonce[30]
    SLICE_X92Y16                                                      r  core/qr0/state_reg[15][6]_i_1/I4
    SLICE_X92Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  core/qr0/state_reg[15][6]_i_1/O
                         net (fo=1, routed)           0.000     1.761    core/state_new[15]__0[6]
    SLICE_X92Y16         FDRE                                         r  core/state_reg_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.875     1.990    core/clk_IBUF_BUFG
    SLICE_X92Y16         FDRE                                         r  core/state_reg_reg[15][6]/C
                         clock pessimism             -0.504     1.486    
    SLICE_X92Y16         FDRE (Hold_fdre_C_D)         0.121     1.607    core/state_reg_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X110Y2    core/data_out_reg_reg[343]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X98Y1     core/data_out_reg_reg[344]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X109Y5    core/data_out_reg_reg[345]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X107Y3    core/data_out_reg_reg[346]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X97Y1     core/data_out_reg_reg[347]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X100Y2    core/data_out_reg_reg[348]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X104Y0    core/data_out_reg_reg[349]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X108Y19   core/data_out_reg_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X108Y9    core/data_out_reg_reg[350]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X103Y24   data_in_reg_reg[13][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X97Y22    data_in_reg_reg[13][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X100Y23   data_in_reg_reg[8][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X102Y24   data_in_reg_reg[9][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y22   data_in_reg_reg[15][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y22   data_in_reg_reg[15][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X98Y23    data_in_reg_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X111Y22   data_in_reg_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X111Y22   data_in_reg_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X111Y22   data_in_reg_reg[2][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X108Y9    core/data_out_reg_reg[350]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X107Y20   core/data_out_reg_reg[354]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X108Y24   core/data_out_reg_reg[357]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X101Y21   core/data_out_reg_reg[358]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X108Y9    core/data_out_reg_reg[478]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X94Y16    core/state_reg_reg[10][31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X106Y7    core/state_reg_reg[5][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X107Y8    core/state_reg_reg[5][15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X111Y21   data_in_reg_reg[12][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X109Y24   data_in_reg_reg[12][4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.446ns  (logic 3.973ns (18.526%)  route 17.473ns (81.474%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         9.814    10.757    addr_IBUF[0]
    SLICE_X84Y4                                                       r  read_data_OBUF[30]_inst_i_5/I4
    SLICE_X84Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.881 r  read_data_OBUF[30]_inst_i_5/O
                         net (fo=1, routed)           1.975    12.856    read_data_OBUF[30]_inst_i_5_n_0
    SLICE_X107Y6                                                      r  read_data_OBUF[30]_inst_i_2/I3
    SLICE_X107Y6         LUT6 (Prop_lut6_I3_O)        0.124    12.980 r  read_data_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.582    13.562    core/read_data[30]
    SLICE_X108Y6                                                      r  core/read_data_OBUF[30]_inst_i_1/I1
    SLICE_X108Y6         LUT6 (Prop_lut6_I1_O)        0.124    13.686 r  core/read_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           5.102    18.788    read_data_OBUF[30]
    L17                                                               r  read_data_OBUF[30]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.658    21.446 r  read_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    21.446    read_data[30]
    L17                                                               r  read_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.405ns  (logic 3.926ns (18.339%)  route 17.480ns (81.661%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.530    11.473    addr_IBUF[0]
    SLICE_X80Y10                                                      r  read_data_OBUF[24]_inst_i_8/I1
    SLICE_X80Y10         LUT6 (Prop_lut6_I1_O)        0.124    11.597 r  read_data_OBUF[24]_inst_i_8/O
                         net (fo=1, routed)           1.655    13.252    core/read_data_OBUF[24]_inst_i_1_0
    SLICE_X95Y3                                                       r  core/read_data_OBUF[24]_inst_i_3/I4
    SLICE_X95Y3          LUT6 (Prop_lut6_I4_O)        0.124    13.376 r  core/read_data_OBUF[24]_inst_i_3/O
                         net (fo=1, routed)           0.473    13.849    core/read_data_OBUF[24]_inst_i_3_n_0
    SLICE_X95Y3                                                       r  core/read_data_OBUF[24]_inst_i_1/I3
    SLICE_X95Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.973 r  core/read_data_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           4.822    18.795    read_data_OBUF[24]
    J18                                                               r  read_data_OBUF[24]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         2.610    21.405 r  read_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    21.405    read_data[24]
    J18                                                               r  read_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.349ns  (logic 3.935ns (18.434%)  route 17.413ns (81.566%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.085    11.028    addr_IBUF[0]
    SLICE_X79Y7                                                       r  read_data_OBUF[21]_inst_i_5/I4
    SLICE_X79Y7          LUT6 (Prop_lut6_I4_O)        0.124    11.152 r  read_data_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           1.848    13.000    read_data_OBUF[21]_inst_i_5_n_0
    SLICE_X109Y9                                                      r  read_data_OBUF[21]_inst_i_2/I3
    SLICE_X109Y9         LUT6 (Prop_lut6_I3_O)        0.124    13.124 r  read_data_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.972    14.096    core/read_data[21]
    SLICE_X113Y9                                                      r  core/read_data_OBUF[21]_inst_i_1/I1
    SLICE_X113Y9         LUT6 (Prop_lut6_I1_O)        0.124    14.220 r  core/read_data_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.508    18.728    read_data_OBUF[21]
    J22                                                               r  read_data_OBUF[21]_inst/I
    J22                  OBUF (Prop_obuf_I_O)         2.620    21.349 r  read_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    21.349    read_data[21]
    J22                                                               r  read_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.314ns  (logic 3.919ns (18.387%)  route 17.395ns (81.613%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         9.930    10.873    addr_IBUF[0]
    SLICE_X80Y7                                                       r  read_data_OBUF[22]_inst_i_5/I4
    SLICE_X80Y7          LUT6 (Prop_lut6_I4_O)        0.124    10.997 r  read_data_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           1.854    12.851    read_data_OBUF[22]_inst_i_5_n_0
    SLICE_X107Y7                                                      r  read_data_OBUF[22]_inst_i_2/I3
    SLICE_X107Y7         LUT6 (Prop_lut6_I3_O)        0.124    12.975 r  read_data_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.951    13.926    core/read_data[22]
    SLICE_X112Y9                                                      r  core/read_data_OBUF[22]_inst_i_1/I1
    SLICE_X112Y9         LUT6 (Prop_lut6_I1_O)        0.124    14.050 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.660    18.710    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    21.314 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    21.314    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.774ns  (logic 3.940ns (18.965%)  route 16.834ns (81.035%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)         9.059    10.017    addr_IBUF[1]
    SLICE_X88Y0                                                       r  read_data_OBUF[31]_inst_i_5/I2
    SLICE_X88Y0          LUT6 (Prop_lut6_I2_O)        0.124    10.141 r  read_data_OBUF[31]_inst_i_5/O
                         net (fo=1, routed)           1.593    11.734    read_data_OBUF[31]_inst_i_5_n_0
    SLICE_X102Y3                                                      r  read_data_OBUF[31]_inst_i_2/I3
    SLICE_X102Y3         LUT6 (Prop_lut6_I3_O)        0.124    11.858 r  read_data_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.658    12.516    core/read_data[31]
    SLICE_X102Y2                                                      r  core/read_data_OBUF[31]_inst_i_1/I1
    SLICE_X102Y2         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  core/read_data_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           5.524    18.164    read_data_OBUF[31]
    L16                                                               r  read_data_OBUF[31]_inst/I
    L16                  OBUF (Prop_obuf_I_O)         2.610    20.774 r  read_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    20.774    read_data[31]
    L16                                                               r  read_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.753ns  (logic 3.916ns (18.871%)  route 16.837ns (81.129%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         9.916    10.859    addr_IBUF[0]
    SLICE_X82Y5                                                       r  read_data_OBUF[19]_inst_i_5/I4
    SLICE_X82Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  read_data_OBUF[19]_inst_i_5/O
                         net (fo=1, routed)           1.523    12.505    read_data_OBUF[19]_inst_i_5_n_0
    SLICE_X105Y5                                                      r  read_data_OBUF[19]_inst_i_2/I3
    SLICE_X105Y5         LUT6 (Prop_lut6_I3_O)        0.124    12.629 r  read_data_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.746    13.376    core/read_data[19]
    SLICE_X108Y3                                                      r  core/read_data_OBUF[19]_inst_i_1/I1
    SLICE_X108Y3         LUT6 (Prop_lut6_I1_O)        0.124    13.500 r  core/read_data_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           4.652    18.152    read_data_OBUF[19]
    K21                                                               r  read_data_OBUF[19]_inst/I
    K21                  OBUF (Prop_obuf_I_O)         2.601    20.753 r  read_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000    20.753    read_data[19]
    K21                                                               r  read_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.655ns  (logic 3.921ns (18.982%)  route 16.735ns (81.018%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.566    11.510    addr_IBUF[0]
    SLICE_X80Y11                                                      r  read_data_OBUF[14]_inst_i_8/I1
    SLICE_X80Y11         LUT6 (Prop_lut6_I1_O)        0.124    11.634 r  read_data_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           2.025    13.658    core/read_data_OBUF[14]_inst_i_1_0
    SLICE_X113Y17                                                     r  core/read_data_OBUF[14]_inst_i_3/I4
    SLICE_X113Y17        LUT6 (Prop_lut6_I4_O)        0.124    13.782 r  core/read_data_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.433    14.215    core/read_data_OBUF[14]_inst_i_3_n_0
    SLICE_X113Y17                                                     r  core/read_data_OBUF[14]_inst_i_1/I3
    SLICE_X113Y17        LUT6 (Prop_lut6_I3_O)        0.124    14.339 r  core/read_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.711    18.050    read_data_OBUF[14]
    L19                                                               r  read_data_OBUF[14]_inst/I
    L19                  OBUF (Prop_obuf_I_O)         2.606    20.655 r  read_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.655    read_data[14]
    L19                                                               r  read_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.356ns  (logic 3.907ns (19.192%)  route 16.449ns (80.808%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)         9.302    10.246    addr_IBUF[0]
    SLICE_X89Y3                                                       r  read_data_OBUF[25]_inst_i_8/I1
    SLICE_X89Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.370 r  read_data_OBUF[25]_inst_i_8/O
                         net (fo=1, routed)           1.693    12.062    core/read_data_OBUF[25]_inst_i_1_0
    SLICE_X109Y4                                                      r  core/read_data_OBUF[25]_inst_i_3/I4
    SLICE_X109Y4         LUT6 (Prop_lut6_I4_O)        0.124    12.186 r  core/read_data_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.263    12.449    core/read_data_OBUF[25]_inst_i_3_n_0
    SLICE_X109Y4                                                      r  core/read_data_OBUF[25]_inst_i_1/I3
    SLICE_X109Y4         LUT6 (Prop_lut6_I3_O)        0.124    12.573 r  core/read_data_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           5.191    17.764    read_data_OBUF[25]
    M16                                                               r  read_data_OBUF[25]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.591    20.356 r  read_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    20.356    read_data[25]
    M16                                                               r  read_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            read_data[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.327ns  (logic 3.917ns (19.271%)  route 16.410ns (80.729%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    R15                                                               r  addr_IBUF[0]_inst/I
    R15                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  addr_IBUF[0]_inst/O
                         net (fo=248, routed)        10.115    11.058    addr_IBUF[0]
    SLICE_X80Y9                                                       r  read_data_OBUF[20]_inst_i_8/I1
    SLICE_X80Y9          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  read_data_OBUF[20]_inst_i_8/O
                         net (fo=1, routed)           1.756    12.938    core/read_data_OBUF[20]_inst_i_1_0
    SLICE_X108Y8                                                      r  core/read_data_OBUF[20]_inst_i_3/I4
    SLICE_X108Y8         LUT6 (Prop_lut6_I4_O)        0.124    13.062 r  core/read_data_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.470    13.532    core/read_data_OBUF[20]_inst_i_3_n_0
    SLICE_X108Y10                                                     r  core/read_data_OBUF[20]_inst_i_1/I3
    SLICE_X108Y10        LUT6 (Prop_lut6_I3_O)        0.124    13.656 r  core/read_data_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           4.069    17.725    read_data_OBUF[20]
    J20                                                               r  read_data_OBUF[20]_inst/I
    J20                  OBUF (Prop_obuf_I_O)         2.602    20.327 r  read_data_OBUF[20]_inst/O
                         net (fo=0)                   0.000    20.327    read_data[20]
    J20                                                               r  read_data[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            read_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.181ns  (logic 3.919ns (19.421%)  route 16.261ns (80.579%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    R16                                                               r  addr_IBUF[1]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  addr_IBUF[1]_inst/O
                         net (fo=248, routed)        10.507    11.465    addr_IBUF[1]
    SLICE_X87Y15                                                      r  read_data_OBUF[12]_inst_i_8/I3
    SLICE_X87Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.589 r  read_data_OBUF[12]_inst_i_8/O
                         net (fo=1, routed)           1.544    13.133    core/read_data_OBUF[12]_inst_i_1_0
    SLICE_X111Y16                                                     r  core/read_data_OBUF[12]_inst_i_3/I4
    SLICE_X111Y16        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  core/read_data_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.576    13.833    core/read_data_OBUF[12]_inst_i_3_n_0
    SLICE_X111Y18                                                     r  core/read_data_OBUF[12]_inst_i_1/I3
    SLICE_X111Y18        LUT6 (Prop_lut6_I3_O)        0.124    13.957 r  core/read_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.634    17.591    read_data_OBUF[12]
    M20                                                               r  read_data_OBUF[12]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         2.590    20.181 r  read_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    20.181    read_data[12]
    M20                                                               r  read_data[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.356ns (44.055%)  route 1.722ns (55.945%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.898     1.079    core/addr_IBUF[6]
    SLICE_X108Y23                                                     f  core/read_data_OBUF[2]_inst_i_1/I4
    SLICE_X108Y23        LUT6 (Prop_lut6_I4_O)        0.045     1.124 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.824     1.948    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     3.078 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.078    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.356ns (42.361%)  route 1.845ns (57.639%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.857     1.038    core/addr_IBUF[6]
    SLICE_X111Y24                                                     f  core/read_data_OBUF[7]_inst_i_1/I4
    SLICE_X111Y24        LUT6 (Prop_lut6_I4_O)        0.045     1.083 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.988     2.071    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     3.201 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.201    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.225ns  (logic 1.381ns (42.835%)  route 1.844ns (57.165%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    R18                                                               r  addr_IBUF[4]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  addr_IBUF[4]_inst/O
                         net (fo=62, routed)          0.893     1.066    core/addr_IBUF[4]
    SLICE_X110Y24                                                     r  core/read_data_OBUF[5]_inst_i_1/I2
    SLICE_X110Y24        LUT6 (Prop_lut6_I2_O)        0.045     1.111 r  core/read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.951     2.062    read_data_OBUF[5]
    R20                                                               r  read_data_OBUF[5]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.163     3.225 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.225    read_data[5]
    R20                                                               r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.286ns  (logic 1.370ns (41.701%)  route 1.916ns (58.299%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    R19                                                               f  addr_IBUF[6]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         0.181     0.181 f  addr_IBUF[6]_inst/O
                         net (fo=62, routed)          0.965     1.146    core/addr_IBUF[6]
    SLICE_X108Y22                                                     f  core/read_data_OBUF[3]_inst_i_1/I4
    SLICE_X108Y22        LUT6 (Prop_lut6_I4_O)        0.045     1.191 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.951     2.141    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     3.286 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.286    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            read_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.358ns  (logic 1.416ns (42.169%)  route 1.942ns (57.831%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T16                                                               r  cs_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cs_IBUF_inst/O
                         net (fo=62, routed)          1.040     1.287    core/cs_IBUF
    SLICE_X107Y15                                                     r  core/read_data_OBUF[9]_inst_i_1/I5
    SLICE_X107Y15        LUT6 (Prop_lut6_I5_O)        0.045     1.332 r  core/read_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.234    read_data_OBUF[9]
    M21                                                               r  read_data_OBUF[9]_inst/I
    M21                  OBUF (Prop_obuf_I_O)         1.124     3.358 r  read_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.358    read_data[9]
    M21                                                               r  read_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            read_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.486ns  (logic 1.423ns (40.817%)  route 2.063ns (59.183%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T16                                                               r  cs_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cs_IBUF_inst/O
                         net (fo=62, routed)          1.139     1.386    core/cs_IBUF
    SLICE_X111Y13                                                     r  core/read_data_OBUF[11]_inst_i_1/I5
    SLICE_X111Y13        LUT6 (Prop_lut6_I5_O)        0.045     1.431 r  core/read_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.925     2.355    read_data_OBUF[11]
    N19                                                               r  read_data_OBUF[11]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         1.131     3.486 r  read_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.486    read_data[11]
    N19                                                               r  read_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.501ns  (logic 1.406ns (40.144%)  route 2.096ns (59.856%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T16                                                               r  cs_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cs_IBUF_inst/O
                         net (fo=62, routed)          1.103     1.350    core/cs_IBUF
    SLICE_X104Y21                                                     r  core/read_data_OBUF[0]_inst_i_1/I5
    SLICE_X104Y21        LUT6 (Prop_lut6_I5_O)        0.045     1.395 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.992     2.388    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     3.501 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.501    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            read_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.561ns  (logic 1.360ns (38.194%)  route 2.201ns (61.806%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    P17                                                               f  we_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 f  we_IBUF_inst/O
                         net (fo=62, routed)          1.027     1.236    core/we_IBUF
    SLICE_X111Y18                                                     f  core/read_data_OBUF[12]_inst_i_1/I0
    SLICE_X111Y18        LUT6 (Prop_lut6_I0_O)        0.045     1.281 r  core/read_data_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.174     2.455    read_data_OBUF[12]
    M20                                                               r  read_data_OBUF[12]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         1.107     3.561 r  read_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.561    read_data[12]
    M20                                                               r  read_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            read_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.612ns  (logic 1.408ns (38.972%)  route 2.205ns (61.028%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  we (IN)
                         net (fo=0)                   0.000     0.000    we
    P17                                                               f  we_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 f  we_IBUF_inst/O
                         net (fo=62, routed)          1.090     1.299    core/we_IBUF
    SLICE_X104Y22                                                     f  core/read_data_OBUF[4]_inst_i_1/I0
    SLICE_X104Y22        LUT6 (Prop_lut6_I0_O)        0.045     1.344 r  core/read_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.114     2.458    read_data_OBUF[4]
    R21                                                               r  read_data_OBUF[4]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         1.154     3.612 r  read_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.612    read_data[4]
    R21                                                               r  read_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.625ns  (logic 1.447ns (39.916%)  route 2.178ns (60.084%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    T16                                                               r  cs_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cs_IBUF_inst/O
                         net (fo=62, routed)          1.124     1.371    core/cs_IBUF
    SLICE_X102Y21                                                     r  core/read_data_OBUF[1]_inst_i_1/I5
    SLICE_X102Y21        LUT6 (Prop_lut6_I5_O)        0.045     1.416 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.054     2.470    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     3.625 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.625    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nonce_reg_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.438ns  (logic 3.499ns (28.130%)  route 8.939ns (71.870%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.795     5.039    clk_IBUF_BUFG
    SLICE_X95Y15         FDRE                                         r  nonce_reg_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y15         FDRE (Prop_fdre_C_Q)         0.456     5.495 r  nonce_reg_reg[0][29]/Q
                         net (fo=2, routed)           1.290     6.785    core_nonce[93]
    SLICE_X97Y18                                                      r  read_data_OBUF[29]_inst_i_8/I0
    SLICE_X97Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.909 r  read_data_OBUF[29]_inst_i_8/O
                         net (fo=1, routed)           1.216     8.125    core/read_data_OBUF[29]_inst_i_1_0
    SLICE_X103Y1                                                      r  core/read_data_OBUF[29]_inst_i_3/I4
    SLICE_X103Y1         LUT6 (Prop_lut6_I4_O)        0.124     8.249 r  core/read_data_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           1.042     9.290    core/read_data_OBUF[29]_inst_i_3_n_0
    SLICE_X107Y2                                                      r  core/read_data_OBUF[29]_inst_i_1/I3
    SLICE_X107Y2         LUT6 (Prop_lut6_I3_O)        0.124     9.414 r  core/read_data_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           5.391    14.806    read_data_OBUF[29]
    M17                                                               r  read_data_OBUF[29]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.671    17.476 r  read_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.476    read_data[29]
    M17                                                               r  read_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.281ns  (logic 3.486ns (28.385%)  route 8.795ns (71.615%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.801     5.045    clk_IBUF_BUFG
    SLICE_X103Y9         FDRE                                         r  key_reg_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y9         FDRE (Prop_fdre_C_Q)         0.456     5.501 r  key_reg_reg[1][30]/Q
                         net (fo=4, routed)           2.001     7.501    core_key[222]
    SLICE_X106Y14                                                     r  read_data_OBUF[30]_inst_i_4/I3
    SLICE_X106Y14        LUT6 (Prop_lut6_I3_O)        0.124     7.625 r  read_data_OBUF[30]_inst_i_4/O
                         net (fo=1, routed)           1.110     8.735    read_data_OBUF[30]_inst_i_4_n_0
    SLICE_X107Y6                                                      r  read_data_OBUF[30]_inst_i_2/I1
    SLICE_X107Y6         LUT6 (Prop_lut6_I1_O)        0.124     8.859 r  read_data_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.582     9.441    core/read_data[30]
    SLICE_X108Y6                                                      r  core/read_data_OBUF[30]_inst_i_1/I1
    SLICE_X108Y6         LUT6 (Prop_lut6_I1_O)        0.124     9.565 r  core/read_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           5.102    14.668    read_data_OBUF[30]
    L17                                                               r  read_data_OBUF[30]_inst/I
    L17                  OBUF (Prop_obuf_I_O)         2.658    17.325 r  read_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.325    read_data[30]
    L17                                                               r  read_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[7][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.298ns  (logic 3.438ns (27.956%)  route 8.860ns (72.044%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.740     4.984    clk_IBUF_BUFG
    SLICE_X83Y1          FDRE                                         r  key_reg_reg[7][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y1          FDRE (Prop_fdre_C_Q)         0.456     5.440 r  key_reg_reg[7][31]/Q
                         net (fo=2, routed)           1.085     6.524    core_key[31]
    SLICE_X88Y0                                                       r  read_data_OBUF[31]_inst_i_5/I0
    SLICE_X88Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  read_data_OBUF[31]_inst_i_5/O
                         net (fo=1, routed)           1.593     8.241    read_data_OBUF[31]_inst_i_5_n_0
    SLICE_X102Y3                                                      r  read_data_OBUF[31]_inst_i_2/I3
    SLICE_X102Y3         LUT6 (Prop_lut6_I3_O)        0.124     8.365 r  read_data_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.658     9.023    core/read_data[31]
    SLICE_X102Y2                                                      r  core/read_data_OBUF[31]_inst_i_1/I1
    SLICE_X102Y2         LUT6 (Prop_lut6_I1_O)        0.124     9.147 r  core/read_data_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           5.524    14.671    read_data_OBUF[31]
    L16                                                               r  read_data_OBUF[31]_inst/I
    L16                  OBUF (Prop_obuf_I_O)         2.610    17.281 r  read_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.281    read_data[31]
    L16                                                               r  read_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[252]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.971ns  (logic 4.095ns (34.206%)  route 7.876ns (65.794%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.803     5.047    core/clk_IBUF_BUFG
    SLICE_X100Y1         FDRE                                         r  core/data_out_reg_reg[252]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y1         FDRE (Prop_fdre_C_Q)         0.478     5.525 r  core/data_out_reg_reg[252]/Q
                         net (fo=1, routed)           0.781     6.305    core/core_data_out[252]
    SLICE_X101Y1                                                      r  core/read_data_OBUF[28]_inst_i_11/I5
    SLICE_X101Y1         LUT6 (Prop_lut6_I5_O)        0.295     6.600 r  core/read_data_OBUF[28]_inst_i_11/O
                         net (fo=1, routed)           0.000     6.600    core/read_data_OBUF[28]_inst_i_11_n_0
    SLICE_X101Y1                                                      r  core/read_data_OBUF[28]_inst_i_7/I0
    SLICE_X101Y1         MUXF7 (Prop_muxf7_I0_O)      0.212     6.812 r  core/read_data_OBUF[28]_inst_i_7/O
                         net (fo=1, routed)           1.166     7.978    core/read_data_OBUF[28]_inst_i_7_n_0
    SLICE_X97Y3                                                       r  core/read_data_OBUF[28]_inst_i_3/I1
    SLICE_X97Y3          LUT6 (Prop_lut6_I1_O)        0.299     8.277 r  core/read_data_OBUF[28]_inst_i_3/O
                         net (fo=1, routed)           0.779     9.056    core/read_data_OBUF[28]_inst_i_3_n_0
    SLICE_X103Y1                                                      r  core/read_data_OBUF[28]_inst_i_1/I3
    SLICE_X103Y1         LUT6 (Prop_lut6_I3_O)        0.124     9.180 r  core/read_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           5.151    14.331    read_data_OBUF[28]
    N17                                                               r  read_data_OBUF[28]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.687    17.017 r  read_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.017    read_data[28]
    N17                                                               r  read_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[6][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.952ns  (logic 3.419ns (28.610%)  route 8.532ns (71.390%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.740     4.984    clk_IBUF_BUFG
    SLICE_X87Y1          FDRE                                         r  key_reg_reg[6][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y1          FDRE (Prop_fdre_C_Q)         0.456     5.440 r  key_reg_reg[6][25]/Q
                         net (fo=2, routed)           1.260     6.700    core_key[57]
    SLICE_X92Y1                                                       r  read_data_OBUF[25]_inst_i_5/I1
    SLICE_X92Y1          LUT6 (Prop_lut6_I1_O)        0.124     6.824 r  read_data_OBUF[25]_inst_i_5/O
                         net (fo=1, routed)           1.432     8.256    read_data_OBUF[25]_inst_i_5_n_0
    SLICE_X107Y3                                                      r  read_data_OBUF[25]_inst_i_2/I3
    SLICE_X107Y3         LUT6 (Prop_lut6_I3_O)        0.124     8.380 r  read_data_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           0.649     9.029    core/read_data[25]
    SLICE_X109Y4                                                      r  core/read_data_OBUF[25]_inst_i_1/I1
    SLICE_X109Y4         LUT6 (Prop_lut6_I1_O)        0.124     9.153 r  core/read_data_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           5.191    14.344    read_data_OBUF[25]
    M16                                                               r  read_data_OBUF[25]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.591    16.935 r  read_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.935    read_data[25]
    M16                                                               r  read_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[7][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.860ns  (logic 3.432ns (28.935%)  route 8.429ns (71.065%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.738     4.982    clk_IBUF_BUFG
    SLICE_X80Y4          FDRE                                         r  key_reg_reg[7][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  key_reg_reg[7][22]/Q
                         net (fo=2, routed)           0.963     6.401    core_key[22]
    SLICE_X80Y7                                                       r  read_data_OBUF[22]_inst_i_5/I0
    SLICE_X80Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.525 r  read_data_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           1.854     8.379    read_data_OBUF[22]_inst_i_5_n_0
    SLICE_X107Y7                                                      r  read_data_OBUF[22]_inst_i_2/I3
    SLICE_X107Y7         LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  read_data_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.951     9.454    core/read_data[22]
    SLICE_X112Y9                                                      r  core/read_data_OBUF[22]_inst_i_1/I1
    SLICE_X112Y9         LUT6 (Prop_lut6_I1_O)        0.124     9.578 r  core/read_data_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.660    14.238    read_data_OBUF[22]
    J21                                                               r  read_data_OBUF[22]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.604    16.842 r  read_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.842    read_data[22]
    J21                                                               r  read_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.762ns  (logic 3.448ns (29.315%)  route 8.314ns (70.685%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.739     4.983    clk_IBUF_BUFG
    SLICE_X88Y6          FDRE                                         r  nonce_reg_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y6          FDRE (Prop_fdre_C_Q)         0.456     5.439 r  nonce_reg_reg[1][21]/Q
                         net (fo=2, routed)           1.294     6.733    core_nonce[53]
    SLICE_X83Y6                                                       r  read_data_OBUF[21]_inst_i_8/I2
    SLICE_X83Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.857 r  read_data_OBUF[21]_inst_i_8/O
                         net (fo=1, routed)           1.797     8.654    core/read_data_OBUF[21]_inst_i_1_0
    SLICE_X113Y6                                                      r  core/read_data_OBUF[21]_inst_i_3/I4
    SLICE_X113Y6         LUT6 (Prop_lut6_I4_O)        0.124     8.778 r  core/read_data_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.714     9.492    core/read_data_OBUF[21]_inst_i_3_n_0
    SLICE_X113Y9                                                      r  core/read_data_OBUF[21]_inst_i_1/I3
    SLICE_X113Y9         LUT6 (Prop_lut6_I3_O)        0.124     9.616 r  core/read_data_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.508    14.125    read_data_OBUF[21]
    J22                                                               r  read_data_OBUF[21]_inst/I
    J22                  OBUF (Prop_obuf_I_O)         2.620    16.745 r  read_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.745    read_data[21]
    J22                                                               r  read_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 3.417ns (29.591%)  route 8.130ns (70.409%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.740     4.984    clk_IBUF_BUFG
    SLICE_X84Y1          FDRE                                         r  key_reg_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y1          FDRE (Prop_fdre_C_Q)         0.456     5.440 r  key_reg_reg[5][18]/Q
                         net (fo=2, routed)           0.821     6.261    core_key[82]
    SLICE_X83Y2                                                       r  read_data_OBUF[18]_inst_i_5/I3
    SLICE_X83Y2          LUT6 (Prop_lut6_I3_O)        0.124     6.385 r  read_data_OBUF[18]_inst_i_5/O
                         net (fo=1, routed)           1.584     7.969    read_data_OBUF[18]_inst_i_5_n_0
    SLICE_X105Y2                                                      r  read_data_OBUF[18]_inst_i_2/I3
    SLICE_X105Y2         LUT6 (Prop_lut6_I3_O)        0.124     8.093 r  read_data_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           1.072     9.165    core/read_data[18]
    SLICE_X109Y2                                                      r  core/read_data_OBUF[18]_inst_i_1/I1
    SLICE_X109Y2         LUT6 (Prop_lut6_I1_O)        0.124     9.289 r  core/read_data_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           4.653    13.942    read_data_OBUF[18]
    L21                                                               r  read_data_OBUF[18]_inst/I
    L21                  OBUF (Prop_obuf_I_O)         2.589    16.531 r  read_data_OBUF[18]_inst/O
                         net (fo=0)                   0.000    16.531    read_data[18]
    L21                                                               r  read_data[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.360ns  (logic 3.438ns (30.266%)  route 7.922ns (69.734%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.733     4.977    clk_IBUF_BUFG
    SLICE_X79Y9          FDRE                                         r  nonce_reg_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y9          FDRE (Prop_fdre_C_Q)         0.456     5.433 r  nonce_reg_reg[2][24]/Q
                         net (fo=2, routed)           0.972     6.405    core_nonce[24]
    SLICE_X80Y10                                                      r  read_data_OBUF[24]_inst_i_8/I4
    SLICE_X80Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.529 r  read_data_OBUF[24]_inst_i_8/O
                         net (fo=1, routed)           1.655     8.183    core/read_data_OBUF[24]_inst_i_1_0
    SLICE_X95Y3                                                       r  core/read_data_OBUF[24]_inst_i_3/I4
    SLICE_X95Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.307 r  core/read_data_OBUF[24]_inst_i_3/O
                         net (fo=1, routed)           0.473     8.781    core/read_data_OBUF[24]_inst_i_3_n_0
    SLICE_X95Y3                                                       r  core/read_data_OBUF[24]_inst_i_1/I3
    SLICE_X95Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.905 r  core/read_data_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           4.822    13.727    read_data_OBUF[24]
    J18                                                               r  read_data_OBUF[24]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         2.610    16.337 r  read_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.337    read_data[24]
    J18                                                               r  read_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.135ns  (logic 3.969ns (35.643%)  route 7.166ns (64.357%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.881     5.125    core/clk_IBUF_BUFG
    SLICE_X107Y3         FDRE                                         r  core/data_out_reg_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y3         FDRE (Prop_fdre_C_Q)         0.419     5.544 r  core/data_out_reg_reg[442]/Q
                         net (fo=1, routed)           0.812     6.356    core/core_data_out[442]
    SLICE_X107Y4                                                      r  core/read_data_OBUF[26]_inst_i_9/I1
    SLICE_X107Y4         LUT6 (Prop_lut6_I1_O)        0.296     6.652 r  core/read_data_OBUF[26]_inst_i_9/O
                         net (fo=1, routed)           0.000     6.652    core/read_data_OBUF[26]_inst_i_9_n_0
    SLICE_X107Y4                                                      r  core/read_data_OBUF[26]_inst_i_6/I0
    SLICE_X107Y4         MUXF7 (Prop_muxf7_I0_O)      0.212     6.864 r  core/read_data_OBUF[26]_inst_i_6/O
                         net (fo=1, routed)           0.661     7.525    core/read_data_OBUF[26]_inst_i_6_n_0
    SLICE_X106Y4                                                      r  core/read_data_OBUF[26]_inst_i_3/I0
    SLICE_X106Y4         LUT6 (Prop_lut6_I0_O)        0.299     7.824 r  core/read_data_OBUF[26]_inst_i_3/O
                         net (fo=1, routed)           0.962     8.786    core/read_data_OBUF[26]_inst_i_3_n_0
    SLICE_X108Y7                                                      r  core/read_data_OBUF[26]_inst_i_1/I3
    SLICE_X108Y7         LUT6 (Prop_lut6_I3_O)        0.124     8.910 r  core/read_data_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           4.730    13.641    read_data_OBUF[26]
    M15                                                               r  read_data_OBUF[26]_inst/I
    M15                  OBUF (Prop_obuf_I_O)         2.619    16.259 r  read_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.259    read_data[26]
    M15                                                               r  read_data[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rounds_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.443ns (51.771%)  route 1.345ns (48.229%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.631     1.497    clk_IBUF_BUFG
    SLICE_X108Y22        FDRE                                         r  rounds_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y22        FDRE (Prop_fdre_C_Q)         0.164     1.661 r  rounds_reg_reg[3]/Q
                         net (fo=12, routed)          0.251     1.913    rounds_reg[3]
    SLICE_X108Y22                                                     r  read_data_OBUF[3]_inst_i_8/I2
    SLICE_X108Y22        LUT5 (Prop_lut5_I2_O)        0.045     1.958 r  read_data_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.089     2.047    core/read_data_OBUF[3]_inst_i_1_1
    SLICE_X108Y22                                                     r  core/read_data_OBUF[3]_inst_i_3/I5
    SLICE_X108Y22        LUT6 (Prop_lut6_I5_O)        0.045     2.092 r  core/read_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     2.146    core/read_data_OBUF[3]_inst_i_3_n_0
    SLICE_X108Y22                                                     r  core/read_data_OBUF[3]_inst_i_1/I3
    SLICE_X108Y22        LUT6 (Prop_lut6_I3_O)        0.045     2.191 r  core/read_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.951     3.141    read_data_OBUF[3]
    P20                                                               r  read_data_OBUF[3]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         1.144     4.286 r  read_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.286    read_data[3]
    P20                                                               r  read_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rounds_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.429ns (50.905%)  route 1.378ns (49.095%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.631     1.497    clk_IBUF_BUFG
    SLICE_X108Y22        FDRE                                         r  rounds_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y22        FDRE (Prop_fdre_C_Q)         0.164     1.661 r  rounds_reg_reg[2]/Q
                         net (fo=12, routed)          0.361     2.022    rounds_reg[2]
    SLICE_X108Y23                                                     r  read_data_OBUF[2]_inst_i_8/I2
    SLICE_X108Y23        LUT5 (Prop_lut5_I2_O)        0.045     2.067 r  read_data_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.054     2.121    core/read_data_OBUF[2]_inst_i_1_1
    SLICE_X108Y23                                                     r  core/read_data_OBUF[2]_inst_i_3/I5
    SLICE_X108Y23        LUT6 (Prop_lut6_I5_O)        0.045     2.166 r  core/read_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.306    core/read_data_OBUF[2]_inst_i_3_n_0
    SLICE_X108Y23                                                     r  core/read_data_OBUF[2]_inst_i_1/I3
    SLICE_X108Y23        LUT6 (Prop_lut6_I3_O)        0.045     2.351 r  core/read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.824     3.175    read_data_OBUF[2]
    P21                                                               r  read_data_OBUF[2]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.130     4.305 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.305    read_data[2]
    P21                                                               r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.454ns (50.961%)  route 1.399ns (49.039%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.604     1.470    core/clk_IBUF_BUFG
    SLICE_X102Y21        FDRE                                         r  core/data_out_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y21        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  core/data_out_valid_reg_reg/Q
                         net (fo=2, routed)           0.202     1.837    core/p_4_in[1]
    SLICE_X102Y21                                                     r  core/read_data_OBUF[1]_inst_i_8/I2
    SLICE_X102Y21        LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  core/read_data_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.089     1.971    core/read_data_OBUF[1]_inst_i_8_n_0
    SLICE_X102Y21                                                     r  core/read_data_OBUF[1]_inst_i_3/I4
    SLICE_X102Y21        LUT6 (Prop_lut6_I4_O)        0.045     2.016 r  core/read_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.054     2.070    core/read_data_OBUF[1]_inst_i_3_n_0
    SLICE_X102Y21                                                     r  core/read_data_OBUF[1]_inst_i_1/I3
    SLICE_X102Y21        LUT6 (Prop_lut6_I3_O)        0.045     2.115 r  core/read_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.054     3.169    read_data_OBUF[1]
    N15                                                               r  read_data_OBUF[1]_inst/I
    N15                  OBUF (Prop_obuf_I_O)         1.155     4.324 r  read_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.324    read_data[1]
    N15                                                               r  read_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[395]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.572ns (55.600%)  route 1.255ns (44.400%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.639     1.505    core/clk_IBUF_BUFG
    SLICE_X111Y12        FDRE                                         r  core/data_out_reg_reg[395]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDRE (Prop_fdre_C_Q)         0.128     1.633 r  core/data_out_reg_reg[395]/Q
                         net (fo=1, routed)           0.086     1.720    core/core_data_out[395]
    SLICE_X111Y12                                                     r  core/read_data_OBUF[11]_inst_i_9/I0
    SLICE_X111Y12        LUT6 (Prop_lut6_I0_O)        0.098     1.818 r  core/read_data_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.818    core/read_data_OBUF[11]_inst_i_9_n_0
    SLICE_X111Y12                                                     r  core/read_data_OBUF[11]_inst_i_6/I0
    SLICE_X111Y12        MUXF7 (Prop_muxf7_I0_O)      0.062     1.880 r  core/read_data_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.110     1.989    core/read_data_OBUF[11]_inst_i_6_n_0
    SLICE_X111Y13                                                     r  core/read_data_OBUF[11]_inst_i_3/I0
    SLICE_X111Y13        LUT6 (Prop_lut6_I0_O)        0.108     2.097 r  core/read_data_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.232    core/read_data_OBUF[11]_inst_i_3_n_0
    SLICE_X111Y13                                                     r  core/read_data_OBUF[11]_inst_i_1/I3
    SLICE_X111Y13        LUT6 (Prop_lut6_I3_O)        0.045     2.277 r  core/read_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.925     3.202    read_data_OBUF[11]
    N19                                                               r  read_data_OBUF[11]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         1.131     4.333 r  read_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.333    read_data[11]
    N19                                                               r  read_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.554ns (54.347%)  route 1.305ns (45.653%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.629     1.495    core/clk_IBUF_BUFG
    SLICE_X112Y24        FDRE                                         r  core/data_out_reg_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y24        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  core/data_out_reg_reg[167]/Q
                         net (fo=1, routed)           0.095     1.755    core/core_data_out[167]
    SLICE_X111Y24                                                     r  core/read_data_OBUF[7]_inst_i_11/I1
    SLICE_X111Y24        LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  core/read_data_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.800    core/read_data_OBUF[7]_inst_i_11_n_0
    SLICE_X111Y24                                                     r  core/read_data_OBUF[7]_inst_i_7/I0
    SLICE_X111Y24        MUXF7 (Prop_muxf7_I0_O)      0.062     1.862 r  core/read_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.140     2.002    core/read_data_OBUF[7]_inst_i_7_n_0
    SLICE_X111Y24                                                     r  core/read_data_OBUF[7]_inst_i_3/I1
    SLICE_X111Y24        LUT6 (Prop_lut6_I1_O)        0.108     2.110 r  core/read_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.192    core/read_data_OBUF[7]_inst_i_3_n_0
    SLICE_X111Y24                                                     r  core/read_data_OBUF[7]_inst_i_1/I3
    SLICE_X111Y24        LUT6 (Prop_lut6_I3_O)        0.045     2.237 r  core/read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.988     3.225    read_data_OBUF[7]
    N22                                                               r  read_data_OBUF[7]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.130     4.355 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.355    read_data[7]
    N22                                                               r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.528ns (53.563%)  route 1.325ns (46.437%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.636     1.502    core/clk_IBUF_BUFG
    SLICE_X109Y16        FDRE                                         r  core/data_out_reg_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y16        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  core/data_out_reg_reg[265]/Q
                         net (fo=1, routed)           0.105     1.749    core/core_data_out[265]
    SLICE_X109Y15                                                     r  core/read_data_OBUF[9]_inst_i_10/I0
    SLICE_X109Y15        LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  core/read_data_OBUF[9]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.794    core/read_data_OBUF[9]_inst_i_10_n_0
    SLICE_X109Y15                                                     r  core/read_data_OBUF[9]_inst_i_6/I1
    SLICE_X109Y15        MUXF7 (Prop_muxf7_I1_O)      0.065     1.859 r  core/read_data_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.183     2.041    core/read_data_OBUF[9]_inst_i_6_n_0
    SLICE_X107Y15                                                     r  core/read_data_OBUF[9]_inst_i_3/I0
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.108     2.149 r  core/read_data_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.284    core/read_data_OBUF[9]_inst_i_3_n_0
    SLICE_X107Y15                                                     r  core/read_data_OBUF[9]_inst_i_1/I3
    SLICE_X107Y15        LUT6 (Prop_lut6_I3_O)        0.045     2.329 r  core/read_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.902     3.231    read_data_OBUF[9]
    M21                                                               r  read_data_OBUF[9]_inst/I
    M21                  OBUF (Prop_obuf_I_O)         1.124     4.356 r  read_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.356    read_data[9]
    M21                                                               r  read_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.413ns (48.862%)  route 1.479ns (51.138%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    core/clk_IBUF_BUFG
    SLICE_X102Y20        FDSE                                         r  core/ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDSE (Prop_fdse_C_Q)         0.164     1.635 r  core/ready_reg_reg/Q
                         net (fo=2, routed)           0.182     1.818    core/p_4_in[0]
    SLICE_X104Y21                                                     r  core/read_data_OBUF[0]_inst_i_8/I2
    SLICE_X104Y21        LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  core/read_data_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.164     2.027    core/read_data_OBUF[0]_inst_i_8_n_0
    SLICE_X104Y21                                                     r  core/read_data_OBUF[0]_inst_i_3/I4
    SLICE_X104Y21        LUT6 (Prop_lut6_I4_O)        0.045     2.072 r  core/read_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.140     2.212    core/read_data_OBUF[0]_inst_i_3_n_0
    SLICE_X104Y21                                                     r  core/read_data_OBUF[0]_inst_i_1/I3
    SLICE_X104Y21        LUT6 (Prop_lut6_I3_O)        0.045     2.257 r  core/read_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.992     3.249    read_data_OBUF[0]
    P15                                                               r  read_data_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.114     4.363 r  read_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.363    read_data[0]
    P15                                                               r  read_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nonce_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.447ns (49.170%)  route 1.496ns (50.830%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.603     1.469    clk_IBUF_BUFG
    SLICE_X97Y21         FDRE                                         r  nonce_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  nonce_reg_reg[1][6]/Q
                         net (fo=2, routed)           0.102     1.699    core_nonce[38]
    SLICE_X97Y21                                                      r  read_data_OBUF[6]_inst_i_8/I2
    SLICE_X97Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.797 r  read_data_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.199     1.996    core/read_data_OBUF[6]_inst_i_1_0
    SLICE_X100Y21                                                     r  core/read_data_OBUF[6]_inst_i_3/I4
    SLICE_X100Y21        LUT6 (Prop_lut6_I4_O)        0.045     2.041 r  core/read_data_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.127     2.168    core/read_data_OBUF[6]_inst_i_3_n_0
    SLICE_X103Y21                                                     r  core/read_data_OBUF[6]_inst_i_1/I3
    SLICE_X103Y21        LUT6 (Prop_lut6_I3_O)        0.045     2.213 r  core/read_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.069     3.281    read_data_OBUF[6]
    P22                                                               r  read_data_OBUF[6]_inst/I
    P22                  OBUF (Prop_obuf_I_O)         1.131     4.412 r  read_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.412    read_data[6]
    P22                                                               r  read_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/data_out_reg_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.510ns (51.335%)  route 1.431ns (48.665%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.638     1.504    core/clk_IBUF_BUFG
    SLICE_X110Y14        FDRE                                         r  core/data_out_reg_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  core/data_out_reg_reg[202]/Q
                         net (fo=1, routed)           0.053     1.698    core/core_data_out[202]
    SLICE_X111Y14                                                     r  core/read_data_OBUF[10]_inst_i_11/I3
    SLICE_X111Y14        LUT6 (Prop_lut6_I3_O)        0.045     1.743 r  core/read_data_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.743    core/read_data_OBUF[10]_inst_i_11_n_0
    SLICE_X111Y14                                                     r  core/read_data_OBUF[10]_inst_i_7/I0
    SLICE_X111Y14        MUXF7 (Prop_muxf7_I0_O)      0.062     1.805 r  core/read_data_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.140     1.946    core/read_data_OBUF[10]_inst_i_7_n_0
    SLICE_X111Y14                                                     r  core/read_data_OBUF[10]_inst_i_3/I1
    SLICE_X111Y14        LUT6 (Prop_lut6_I1_O)        0.108     2.054 r  core/read_data_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.082     2.136    core/read_data_OBUF[10]_inst_i_3_n_0
    SLICE_X111Y14                                                     r  core/read_data_OBUF[10]_inst_i_1/I3
    SLICE_X111Y14        LUT6 (Prop_lut6_I3_O)        0.045     2.181 r  core/read_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.156     3.337    read_data_OBUF[10]
    N20                                                               r  read_data_OBUF[10]_inst/I
    N20                  OBUF (Prop_obuf_I_O)         1.109     4.445 r  read_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.445    read_data[10]
    N20                                                               r  read_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            read_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.396ns (46.849%)  route 1.584ns (53.151%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.641     1.507    clk_IBUF_BUFG
    SLICE_X107Y5         FDRE                                         r  key_reg_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y5         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  key_reg_reg[3][23]/Q
                         net (fo=2, routed)           0.199     1.848    core_key[151]
    SLICE_X107Y8                                                      r  read_data_OBUF[23]_inst_i_4/I0
    SLICE_X107Y8         LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  read_data_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.050     1.943    read_data_OBUF[23]_inst_i_4_n_0
    SLICE_X107Y8                                                      r  read_data_OBUF[23]_inst_i_2/I1
    SLICE_X107Y8         LUT6 (Prop_lut6_I1_O)        0.045     1.988 r  read_data_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.192     2.180    core/read_data[23]
    SLICE_X112Y8                                                      r  core/read_data_OBUF[23]_inst_i_1/I1
    SLICE_X112Y8         LUT6 (Prop_lut6_I1_O)        0.045     2.225 r  core/read_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.142     3.367    read_data_OBUF[23]
    K18                                                               r  read_data_OBUF[23]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         1.120     4.487 r  read_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.487    read_data[23]
    K18                                                               r  read_data[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3703 Endpoints
Min Delay          3703 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.038ns  (logic 1.181ns (7.854%)  route 13.857ns (92.146%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          4.738    15.038    data_in_reg[7][31]_i_1_n_0
    SLICE_X105Y18        FDRE                                         r  data_in_reg_reg[7][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.616     4.518    clk_IBUF_BUFG
    SLICE_X105Y18        FDRE                                         r  data_in_reg_reg[7][13]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.038ns  (logic 1.181ns (7.854%)  route 13.857ns (92.146%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          4.738    15.038    data_in_reg[7][31]_i_1_n_0
    SLICE_X105Y18        FDRE                                         r  data_in_reg_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.616     4.518    clk_IBUF_BUFG
    SLICE_X105Y18        FDRE                                         r  data_in_reg_reg[7][6]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.895ns  (logic 1.181ns (7.929%)  route 13.714ns (92.071%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          4.595    14.895    data_in_reg[7][31]_i_1_n_0
    SLICE_X104Y20        FDRE                                         r  data_in_reg_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.615     4.517    clk_IBUF_BUFG
    SLICE_X104Y20        FDRE                                         r  data_in_reg_reg[7][2]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.455ns  (logic 1.181ns (8.171%)  route 13.274ns (91.829%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          4.155    14.455    data_in_reg[7][31]_i_1_n_0
    SLICE_X105Y23        FDRE                                         r  data_in_reg_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.611     4.513    clk_IBUF_BUFG
    SLICE_X105Y23        FDRE                                         r  data_in_reg_reg[7][1]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.263ns  (logic 1.181ns (8.280%)  route 13.082ns (91.720%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.963    14.263    data_in_reg[7][31]_i_1_n_0
    SLICE_X107Y24        FDRE                                         r  data_in_reg_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.683     4.585    clk_IBUF_BUFG
    SLICE_X107Y24        FDRE                                         r  data_in_reg_reg[7][0]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.263ns  (logic 1.181ns (8.280%)  route 13.082ns (91.720%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.963    14.263    data_in_reg[7][31]_i_1_n_0
    SLICE_X107Y24        FDRE                                         r  data_in_reg_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.683     4.585    clk_IBUF_BUFG
    SLICE_X107Y24        FDRE                                         r  data_in_reg_reg[7][4]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.263ns  (logic 1.181ns (8.280%)  route 13.082ns (91.720%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.963    14.263    data_in_reg[7][31]_i_1_n_0
    SLICE_X107Y24        FDRE                                         r  data_in_reg_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.683     4.585    clk_IBUF_BUFG
    SLICE_X107Y24        FDRE                                         r  data_in_reg_reg[7][5]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.263ns  (logic 1.181ns (8.280%)  route 13.082ns (91.720%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.963    14.263    data_in_reg[7][31]_i_1_n_0
    SLICE_X107Y24        FDRE                                         r  data_in_reg_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.683     4.585    clk_IBUF_BUFG
    SLICE_X107Y24        FDRE                                         r  data_in_reg_reg[7][7]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            data_in_reg_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.740ns  (logic 1.181ns (8.595%)  route 12.559ns (91.405%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    P16                                                               r  addr_IBUF[2]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  addr_IBUF[2]_inst/O
                         net (fo=152, routed)         8.844     9.777    addr_IBUF[2]
    SLICE_X87Y0                                                       r  key_reg[7][31]_i_2/I1
    SLICE_X87Y0          LUT6 (Prop_lut6_I1_O)        0.124     9.901 r  key_reg[7][31]_i_2/O
                         net (fo=2, routed)           0.275    10.175    key_reg[7][31]_i_2_n_0
    SLICE_X87Y0                                                       r  data_in_reg[7][31]_i_1/I2
    SLICE_X87Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.299 r  data_in_reg[7][31]_i_1/O
                         net (fo=32, routed)          3.441    13.740    data_in_reg[7][31]_i_1_n_0
    SLICE_X112Y20        FDRE                                         r  data_in_reg_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.691     4.593    clk_IBUF_BUFG
    SLICE_X112Y20        FDRE                                         r  data_in_reg_reg[7][3]/C

Slack:                    inf
  Source:                 addr[5]
                            (input port)
  Destination:            data_in_reg_reg[6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.445ns  (logic 1.203ns (8.946%)  route 12.242ns (91.054%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  addr[5] (IN)
                         net (fo=0)                   0.000     0.000    addr[5]
    T19                                                               f  addr_IBUF[5]_inst/I
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  addr_IBUF[5]_inst/O
                         net (fo=83, routed)          8.686     9.640    addr_IBUF[5]
    SLICE_X84Y0                                                       f  key_reg[6][31]_i_2/I0
    SLICE_X84Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.764 r  key_reg[6][31]_i_2/O
                         net (fo=2, routed)           0.289    10.054    key_reg[6][31]_i_2_n_0
    SLICE_X84Y0                                                       r  data_in_reg[6][31]_i_1/I2
    SLICE_X84Y0          LUT5 (Prop_lut5_I2_O)        0.124    10.178 r  data_in_reg[6][31]_i_1/O
                         net (fo=32, routed)          3.267    13.445    data_in_reg[6][31]_i_1_n_0
    SLICE_X99Y22         FDRE                                         r  data_in_reg_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.611     4.513    clk_IBUF_BUFG
    SLICE_X99Y22         FDRE                                         r  data_in_reg_reg[6][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[9][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.177ns (33.606%)  route 0.350ns (66.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.350     0.527    write_data_IBUF[11]
    SLICE_X112Y11        FDRE                                         r  data_in_reg_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X112Y11        FDRE                                         r  data_in_reg_reg[9][11]/C

Slack:                    inf
  Source:                 write_data[12]
                            (input port)
  Destination:            key_reg_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.193ns (35.027%)  route 0.357ns (64.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  write_data[12] (IN)
                         net (fo=0)                   0.000     0.000    write_data[12]
    V14                                                               r  write_data_IBUF[12]_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  write_data_IBUF[12]_inst/O
                         net (fo=27, routed)          0.357     0.550    write_data_IBUF[12]
    SLICE_X107Y11        FDRE                                         r  key_reg_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.910     2.025    clk_IBUF_BUFG
    SLICE_X107Y11        FDRE                                         r  key_reg_reg[1][12]/C

Slack:                    inf
  Source:                 write_data[14]
                            (input port)
  Destination:            data_in_reg_reg[7][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.189ns (33.458%)  route 0.376ns (66.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  write_data[14] (IN)
                         net (fo=0)                   0.000     0.000    write_data[14]
    AA16                                                              r  write_data_IBUF[14]_inst/I
    AA16                 IBUF (Prop_ibuf_I_O)         0.189     0.189 r  write_data_IBUF[14]_inst/O
                         net (fo=27, routed)          0.376     0.566    write_data_IBUF[14]
    SLICE_X112Y16        FDRE                                         r  data_in_reg_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.906     2.021    clk_IBUF_BUFG
    SLICE_X112Y16        FDRE                                         r  data_in_reg_reg[7][14]/C

Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[8][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.177ns (30.276%)  route 0.408ns (69.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.408     0.585    write_data_IBUF[11]
    SLICE_X110Y10        FDRE                                         r  data_in_reg_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X110Y10        FDRE                                         r  data_in_reg_reg[8][11]/C

Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[12][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.177ns (30.157%)  route 0.410ns (69.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.410     0.587    write_data_IBUF[11]
    SLICE_X113Y11        FDRE                                         r  data_in_reg_reg[12][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X113Y11        FDRE                                         r  data_in_reg_reg[12][11]/C

Slack:                    inf
  Source:                 write_data[10]
                            (input port)
  Destination:            data_in_reg_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.204ns (32.984%)  route 0.414ns (67.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  write_data[10] (IN)
                         net (fo=0)                   0.000     0.000    write_data[10]
    V13                                                               r  write_data_IBUF[10]_inst/I
    V13                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  write_data_IBUF[10]_inst/O
                         net (fo=27, routed)          0.414     0.617    write_data_IBUF[10]
    SLICE_X111Y11        FDRE                                         r  data_in_reg_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X111Y11        FDRE                                         r  data_in_reg_reg[7][10]/C

Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.177ns (28.590%)  route 0.442ns (71.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.442     0.619    write_data_IBUF[11]
    SLICE_X111Y11        FDRE                                         r  data_in_reg_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X111Y11        FDRE                                         r  data_in_reg_reg[7][11]/C

Slack:                    inf
  Source:                 write_data[11]
                            (input port)
  Destination:            data_in_reg_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.177ns (28.526%)  route 0.444ns (71.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  write_data[11] (IN)
                         net (fo=0)                   0.000     0.000    write_data[11]
    V15                                                               r  write_data_IBUF[11]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  write_data_IBUF[11]_inst/O
                         net (fo=27, routed)          0.444     0.621    write_data_IBUF[11]
    SLICE_X110Y11        FDRE                                         r  data_in_reg_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.911     2.026    clk_IBUF_BUFG
    SLICE_X110Y11        FDRE                                         r  data_in_reg_reg[6][11]/C

Slack:                    inf
  Source:                 write_data[18]
                            (input port)
  Destination:            data_in_reg_reg[13][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.174ns (27.739%)  route 0.454ns (72.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  write_data[18] (IN)
                         net (fo=0)                   0.000     0.000    write_data[18]
    U17                                                               r  write_data_IBUF[18]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  write_data_IBUF[18]_inst/O
                         net (fo=27, routed)          0.454     0.628    write_data_IBUF[18]
    SLICE_X108Y11        FDRE                                         r  data_in_reg_reg[13][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.910     2.025    clk_IBUF_BUFG
    SLICE_X108Y11        FDRE                                         r  data_in_reg_reg[13][18]/C

Slack:                    inf
  Source:                 write_data[15]
                            (input port)
  Destination:            data_in_reg_reg[12][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.195ns (30.949%)  route 0.435ns (69.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  write_data[15] (IN)
                         net (fo=0)                   0.000     0.000    write_data[15]
    AB17                                                              r  write_data_IBUF[15]_inst/I
    AB17                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  write_data_IBUF[15]_inst/O
                         net (fo=27, routed)          0.435     0.630    write_data_IBUF[15]
    SLICE_X111Y17        FDRE                                         r  data_in_reg_reg[12][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                                                               r  clk_IBUF_inst/I
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.905     2.020    clk_IBUF_BUFG
    SLICE_X111Y17        FDRE                                         r  data_in_reg_reg[12][15]/C





