Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 20 03:40:16 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            8 |
| No           | No                    | Yes                    |              19 |            8 |
| No           | Yes                   | No                     |             267 |           77 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            6 |
| Yes          | Yes                   | No                     |             124 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK |                                |                                 |                1 |              1 |         1.00 |
|  clk_divider0/CLK |                                | vs0/reset_n                     |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG    | btn_db2/E[0]                   | vs0/reset_n                     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    | btn_db2/current_fish_reg[1][0] | vs0/reset_n                     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    | btn_db2/fish2_vpos_reg[6]_0[0] | vs0/reset_n                     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    |                                | clk_divider0/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    |                                |                                 |                7 |              9 |         1.29 |
|  clk_divider0/CLK | vs0/h_count_next               | vs0/v_count_reg[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  clk_divider0/CLK | vs0/pixel_tick                 | vs0/h_count_reg[9]_i_1_n_0      |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG    | vs0/pixel_tick                 | vs0/SR[0]                       |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG    | vs0/E[0]                       | vs0/reset_n                     |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG    | vs0/h_count_reg_reg[9]_0[0]    | vs0/reset_n                     |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG    |                                | btn_db3/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                                | btn_db2/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                                | btn_db0/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                                | btn_db1/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                                | fish3_clock[0]_i_1_n_0          |                9 |             34 |         3.78 |
|  clk_IBUF_BUFG    |                                | fish1_clock[0]_i_1_n_0          |                9 |             34 |         3.78 |
|  clk_IBUF_BUFG    |                                | fish2_clock[0]_i_1_n_0          |                9 |             34 |         3.78 |
|  clk_IBUF_BUFG    | vs0/p_23_in                    | vs0/reset_n                     |               18 |             62 |         3.44 |
|  clk_IBUF_BUFG    |                                | vs0/reset_n                     |               30 |             86 |         2.87 |
+-------------------+--------------------------------+---------------------------------+------------------+----------------+--------------+


