<profile>

<section name = "Vitis HLS Report for 'mSP_findLRBounds'" level="0">
<item name = "Date">Thu Aug  1 00:48:09 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">PatchMaker_tanishGit</item>
<item name = "Solution">solutionSC4 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu19p-fsvb3824-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 1.997 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- mSP_findLRBounds_LRdiscovery">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 535, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 32, 33, -</column>
<column name="Multiplexer">-, -, -, 103, -</column>
<column name="Register">-, -, 517, 64, -</column>
<specialColumn name="Available SLR">1080, 960, 2042880, 1021440, 80</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 3840, 8171520, 4085760, 320</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="trapezoid_edges_V_U">mSP_findLRBounds_trapezoid_edges_V, 0, 32, 33, 0, 5, 26, 1, 130</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1722_fu_145_p2">+, 0, 0, 39, 32, 1</column>
<column name="ret_fu_164_p2">+, 0, 0, 40, 33, 33</column>
<column name="ret_13_fu_191_p2">-, 0, 0, 40, 33, 33</column>
<column name="sub_ln180_8_fu_196_p2">-, 0, 0, 40, 1, 33</column>
<column name="sub_ln180_fu_169_p2">-, 0, 0, 40, 1, 33</column>
<column name="icmp_ln1722_fu_151_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1724_fu_221_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln1730_fu_246_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="lbVal_1_fu_183_p3">select, 0, 0, 33, 1, 33</column>
<column name="lbVal_2_fu_235_p3">select, 0, 0, 63, 1, 64</column>
<column name="rbVal_1_fu_210_p3">select, 0, 0, 33, 1, 33</column>
<column name="rbVal_2_fu_260_p3">select, 0, 0, 63, 1, 64</column>
<column name="select_ln1724_fu_227_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1730_fu_252_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">14, 3, 1, 3</column>
<column name="ap_phi_mux_j_phi_fu_80_p4">9, 2, 32, 64</column>
<column name="j_reg_76">9, 2, 32, 64</column>
<column name="lbVal_reg_124">9, 2, 64, 128</column>
<column name="left_bound_write_assign_reg_88">9, 2, 32, 64</column>
<column name="rbVal_reg_112">9, 2, 64, 128</column>
<column name="right_bound_write_assign_reg_100">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1722_reg_296">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="icmp_ln1722_reg_301">1, 0, 1, 0</column>
<column name="j_reg_76">32, 0, 32, 0</column>
<column name="lbVal_1_reg_315">33, 0, 33, 0</column>
<column name="lbVal_reg_124">64, 0, 64, 0</column>
<column name="left_bound_write_assign_reg_88">32, 0, 32, 0</column>
<column name="lhs_reg_310">32, 0, 32, 0</column>
<column name="rbVal_1_reg_320">33, 0, 33, 0</column>
<column name="rbVal_reg_112">64, 0, 64, 0</column>
<column name="rhs_reg_290">26, 0, 33, 7</column>
<column name="right_bound_write_assign_reg_100">32, 0, 32, 0</column>
<column name="icmp_ln1722_reg_301">64, 32, 1, 0</column>
<column name="j_reg_76">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mSP_findLRBounds, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mSP_findLRBounds, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mSP_findLRBounds, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mSP_findLRBounds, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mSP_findLRBounds, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mSP_findLRBounds, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, mSP_findLRBounds, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, mSP_findLRBounds, return value</column>
<column name="i">in, 3, ap_none, i, scalar</column>
<column name="row_list_address0">out, 8, ap_memory, row_list, array</column>
<column name="row_list_ce0">out, 1, ap_memory, row_list, array</column>
<column name="row_list_q0">in, 32, ap_memory, row_list, array</column>
<column name="row_list_size">in, 32, ap_none, row_list_size, scalar</column>
</table>
</item>
</section>
</profile>
