;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -33
	SLT -102, -10
	ADD <-30, 9
	SUB #0, -33
	SUB @121, 103
	DJN 300, 90
	DJN 300, 90
	SUB @0, @4
	SPL 0, <330
	SLT -102, -10
	SUB @127, 106
	SUB @121, 106
	DJN 300, 90
	ADD <-30, 9
	SUB @121, 106
	SUB @-3, 0
	SLT 20, @10
	SPL 0, <332
	SUB @3, 0
	SLT 121, 106
	SPL 0, <802
	SUB @0, @4
	MOV -7, <-520
	SUB 121, 106
	SUB 3, 320
	SUB 121, 106
	SUB -207, <-120
	SUB #0, -33
	MOV -1, <-20
	MOV -1, <-20
	ADD @-34, 9
	ADD #270, <1
	SPL 0, <332
	ADD @-34, 9
	ADD <-30, 9
	MOV -1, <-41
	ADD 3, 320
	SLT 20, @13
	ADD <-30, 9
	SLT <300, 90
	SLT <300, 90
	SPL 0, <332
	SLT <300, 90
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
