
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v
# synth_design -part xc7z020clg484-3 -top LU8PEEng -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top LU8PEEng -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 161422 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1502.531 ; gain = 26.895 ; free physical = 247623 ; free virtual = 309950
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LU8PEEng' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:101]
INFO: [Synth 8-6157] synthesizing module 'MarshallerController' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:255]
INFO: [Synth 8-6155] done synthesizing module 'MarshallerController' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:255]
INFO: [Synth 8-6157] synthesizing module 'LU' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:767]
INFO: [Synth 8-6157] synthesizing module 'LUControl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1186]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1852]
WARNING: [Synth 8-6014] Unused sequential element topWriteCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1818]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay31_reg[4:0]' into 'curReadAddrDelay11_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1958]
INFO: [Synth 8-4471] merging register 'leftWriteAddr_reg[4:0]' into 'curWriteAddr_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2268]
INFO: [Synth 8-4471] merging register 'leftWriteByteEn_reg[31:0]' into 'curWriteByteEn_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2269]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1958]
WARNING: [Synth 8-6014] Unused sequential element leftWriteAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2268]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2269]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay30_reg[4:0]' into 'curReadAddrDelay10_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1957]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay29_reg[4:0]' into 'curReadAddrDelay9_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1956]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay28_reg[4:0]' into 'curReadAddrDelay8_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1955]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay27_reg[4:0]' into 'curReadAddrDelay7_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1954]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay26_reg[4:0]' into 'curReadAddrDelay6_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1953]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay25_reg[4:0]' into 'curReadAddrDelay5_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1952]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay24_reg[4:0]' into 'curReadAddrDelay4_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1951]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay23_reg[4:0]' into 'curReadAddrDelay3_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1950]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay22_reg[4:0]' into 'curReadAddrDelay2_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1949]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay21_reg[4:0]' into 'curReadAddrDelay1_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1948]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay20_reg[4:0]' into 'curReadAddrDelay0_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1947]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1947]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay21_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1948]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay22_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1949]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay23_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1950]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay24_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1951]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay25_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1952]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1953]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay27_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1954]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1955]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1956]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1957]
INFO: [Synth 8-6155] done synthesizing module 'LUControl' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1186]
INFO: [Synth 8-6157] synthesizing module 'fpu_div' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3626]
INFO: [Synth 8-6157] synthesizing module 'div_24b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3782]
INFO: [Synth 8-6155] done synthesizing module 'div_24b' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3782]
INFO: [Synth 8-6155] done synthesizing module 'fpu_div' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3626]
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2300]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
	Parameter DATA_WIDTH bound to: 10'b0100000000 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ram' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2300]
INFO: [Synth 8-6157] synthesizing module 'ram1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2343]
INFO: [Synth 8-6155] done synthesizing module 'ram1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2343]
INFO: [Synth 8-6157] synthesizing module 'ram2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2386]
INFO: [Synth 8-6155] done synthesizing module 'ram2' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2386]
INFO: [Synth 8-6157] synthesizing module 'ram3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2429]
INFO: [Synth 8-6155] done synthesizing module 'ram3' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2429]
INFO: [Synth 8-6157] synthesizing module 'top_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2473]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_ram' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2473]
INFO: [Synth 8-6157] synthesizing module 'mult_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2513]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4141]
INFO: [Synth 8-6157] synthesizing module 'preprocess' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4259]
INFO: [Synth 8-6155] done synthesizing module 'preprocess' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4259]
INFO: [Synth 8-6157] synthesizing module 'special' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4330]
INFO: [Synth 8-6155] done synthesizing module 'special' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4330]
INFO: [Synth 8-6157] synthesizing module 'prenorm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4385]
INFO: [Synth 8-6155] done synthesizing module 'prenorm' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4385]
INFO: [Synth 8-6157] synthesizing module 'multiply_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4676]
INFO: [Synth 8-6155] done synthesizing module 'multiply_a' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4676]
INFO: [Synth 8-6157] synthesizing module 'exponent' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4695]
INFO: [Synth 8-6155] done synthesizing module 'exponent' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4695]
INFO: [Synth 8-6157] synthesizing module 'normalize' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4721]
INFO: [Synth 8-6155] done synthesizing module 'normalize' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4721]
INFO: [Synth 8-6157] synthesizing module 'shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4742]
INFO: [Synth 8-6155] done synthesizing module 'shift' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4742]
INFO: [Synth 8-6157] synthesizing module 'round' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4931]
INFO: [Synth 8-6155] done synthesizing module 'round' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4931]
INFO: [Synth 8-6157] synthesizing module 'flag' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:5039]
INFO: [Synth 8-6155] done synthesizing module 'flag' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:5039]
INFO: [Synth 8-6157] synthesizing module 'assemble' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:5060]
INFO: [Synth 8-6155] done synthesizing module 'assemble' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:5060]
WARNING: [Synth 8-3848] Net stilltiny_or_tiny_and_denormround in module/entity fpmul does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4241]
INFO: [Synth 8-6155] done synthesizing module 'fpmul' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4141]
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3260]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3260]
INFO: [Synth 8-6155] done synthesizing module 'mult_add' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2513]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1029]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1050]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg0_reg[4:0]' into 'leftReadAddr0Reg0_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:974]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:974]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg1_reg[4:0]' into 'leftReadAddr0Reg1_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:982]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:982]
INFO: [Synth 8-6155] done synthesizing module 'LU' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:767]
INFO: [Synth 8-6157] synthesizing module 'DataTransferUnit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2575]
INFO: [Synth 8-6157] synthesizing module 'memcmd_fifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3162]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
	Parameter DATA_WIDTH bound to: 6'b011100 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized1' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'memcmd_fifo' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3162]
INFO: [Synth 8-6157] synthesizing module 'wfifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3001]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
	Parameter DATA_WIDTH bound to: 10'b0100000000 
	Parameter ADDR_WIDTH bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized2' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'wfifo' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3001]
INFO: [Synth 8-6157] synthesizing module 'addr_fifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3088]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
	Parameter DATA_WIDTH bound to: 4'b0101 
	Parameter ADDR_WIDTH bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized3' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'addr_fifo' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3088]
INFO: [Synth 8-6157] synthesizing module 'rfifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2915]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
	Parameter DATA_WIDTH bound to: 8'b01000000 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized4' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'rfifo' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2915]
WARNING: [Synth 8-6014] Unused sequential element ram_addr0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2864]
WARNING: [Synth 8-6014] Unused sequential element ram_addr1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2869]
WARNING: [Synth 8-6014] Unused sequential element ram_addr2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2874]
INFO: [Synth 8-6155] done synthesizing module 'DataTransferUnit' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2575]
INFO: [Synth 8-6155] done synthesizing module 'LU8PEEng' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:101]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[31]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[30]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[29]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[28]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[27]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[26]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[25]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[24]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[23]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[22]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[21]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[20]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[19]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[18]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[17]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[16]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[15]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[14]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[13]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[12]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[11]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[10]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[9]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[8]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[7]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[6]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[5]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[4]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[3]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[2]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[1]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[0]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[31]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[30]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[29]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[28]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[27]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[26]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[25]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[24]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[23]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[22]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[21]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[20]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[19]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[18]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[17]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[16]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[15]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[14]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[13]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[12]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[11]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[10]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[9]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[8]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[7]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[6]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[5]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[4]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[3]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[2]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[1]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[0]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[31]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[30]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[29]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[28]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[27]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1569.297 ; gain = 93.660 ; free physical = 248714 ; free virtual = 311063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1569.297 ; gain = 93.660 ; free physical = 248641 ; free virtual = 311018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.297 ; gain = 101.660 ; free physical = 248644 ; free virtual = 311021
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MarshallerController'
INFO: [Synth 8-5544] ROM "next_mem_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_mem_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_mem_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_base" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_top" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "loop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "comp_N" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'LUControl'
INFO: [Synth 8-802] inferred FSM for state register 'currentRowState_reg' in module 'LUControl'
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waitCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i1modkByteEn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:4686]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3496]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3185]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3025]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:3111]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:2938]
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DataTransferUnit'
INFO: [Synth 8-5544] ROM "data_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |        0000000000000010000000000 |                            00000
                 iSTATE9 |        0000001000000000000000000 |                            00001
                 iSTATE5 |        0000000000100000000000000 |                            10001
                 iSTATE6 |        0000000000000100000000000 |                            00010
                iSTATE19 |        0000000000000000000000100 |                            01001
                iSTATE13 |        0001000000000000000000000 |                            01010
                iSTATE12 |        0000100000000000000000000 |                            01011
                 iSTATE1 |        0000000000000000000000010 |                            01100
                 iSTATE0 |        0000000000000000000100000 |                            01101
                  iSTATE |        0000000000000000000000001 |                            01110
                 iSTATE4 |        0000000000000000000010000 |                            00011
                iSTATE22 |        0000000000000001000000000 |                            00100
                iSTATE21 |        1000000000000000000000000 |                            00101
                iSTATE17 |        0000000000001000000000000 |                            00110
                iSTATE15 |        0010000000000000000000000 |                            00111
                iSTATE20 |        0100000000000000000000000 |                            01000
                iSTATE23 |        0000000000000000000001000 |                            01111
                 iSTATE7 |        0000000001000000000000000 |                            10000
                iSTATE16 |        0000000010000000000000000 |                            10101
                iSTATE11 |        0000010000000000000000000 |                            10110
                 iSTATE8 |        0000000100000000000000000 |                            10111
                iSTATE14 |        0000000000010000000000000 |                            11000
                 iSTATE3 |        0000000000000000100000000 |                            10010
                 iSTATE2 |        0000000000000000001000000 |                            10011
                iSTATE18 |        0000000000000000010000000 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'MarshallerController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               01 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentRowState_reg' using encoding 'sequential' in module 'LUControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0110 |                             0000
                 iSTATE6 |                             1011 |                             0001
                iSTATE11 |                             1010 |                             0110
                 iSTATE8 |                             1101 |                             0111
                iSTATE10 |                             1110 |                             1000
                 iSTATE9 |                             1100 |                             1001
                 iSTATE5 |                             1001 |                             1010
                 iSTATE3 |                             0111 |                             1011
                 iSTATE4 |                             1000 |                             1100
                 iSTATE2 |                             0101 |                             0010
                  iSTATE |                             0000 |                             0011
                iSTATE12 |                             0001 |                             1110
                 iSTATE0 |                             0010 |                             0100
                 iSTATE1 |                             0100 |                             1101
                iSTATE13 |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'LUControl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               10 |                               01
                 iSTATE0 |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DataTransferUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1664.703 ; gain = 189.066 ; free physical = 248218 ; free virtual = 310538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |           8|     10602|
|2     |LU__GC0       |           1|     22107|
|3     |LU8PEEng__GC0 |           1|      4247|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 9     
	   2 Input     25 Bit       Adders := 8     
	   2 Input     24 Bit       Adders := 13    
	   3 Input     24 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 32    
	   4 Input     10 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 18    
	   2 Input      8 Bit       Adders := 221   
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 25    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	              256 Bit    Registers := 23    
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 94    
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 15    
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 46    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 89    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 32    
+---RAMs : 
	               1K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
	              256 Bit         RAMs := 2     
	              112 Bit         RAMs := 1     
	               20 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 8     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 16    
	   2 Input     47 Bit        Muxes := 23    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     31 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 16    
	   5 Input     31 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 45    
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 73    
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 38    
	   3 Input      5 Bit        Muxes := 3     
	  25 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	  15 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 106   
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module preprocess 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module special 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module prenorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 2     
Module exponent 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
Module normalize 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
Module shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
Module assemble 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpmul 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fpu_add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mult_add 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module LUControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 38    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 38    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 54    
	                3 Bit    Registers := 35    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 19    
	   3 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	  15 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module div_24b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 23    
Module fpu_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module LU 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 12    
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module MarshallerController 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 7     
	               20 Bit    Registers := 3     
	                5 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 21    
	   2 Input     24 Bit        Muxes := 8     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module memcmd_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module wfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module addr_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DataTransferUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1162]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1138]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1161]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1137]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1157]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1133]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1156]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1132]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftReadAddr0Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:977]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftReadAddr0Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:973]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:976]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:954]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:981]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:958]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg2_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1083]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg1_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1079]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg0_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1075]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg2_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1084]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg1_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1080]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg0_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng.v:1076]
INFO: [Synth 8-5544] ROM "rdata_store/q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element currentBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element currentBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element topBlock/inst2/ram_reg was removed. 
INFO: [Synth 8-3971] The signal DTU/cmd_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DTU/wdata_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DTU/raddress_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DTU/rdata_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'mult_add:/ADD/b_reg[30]' (FD) to 'mult_add:/ADD/b_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_add:/ADD/\b_reg[31] )
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_exp_reg[0]' (FD) to 'compBlocki_1/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_exp_reg[1]' (FD) to 'compBlocki_1/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_exp_reg[2]' (FD) to 'compBlocki_1/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_exp_reg[3]' (FD) to 'compBlocki_1/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_exp_reg[4]' (FD) to 'compBlocki_1/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_exp_reg[5]' (FD) to 'compBlocki_1/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_exp_reg[6]' (FD) to 'compBlocki_1/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_exp_reg[7]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[0]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[1]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[2]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[3]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[4]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[5]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[6]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[7]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[8]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[9]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[10]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[11]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[12]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[13]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[14]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[15]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[16]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[17]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[18]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[19]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[20]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[21]' (FD) to 'compBlocki_1/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/n_man_reg[22]' (FD) to 'compBlocki_1/rec/n_sign_reg'
INFO: [Synth 8-3886] merging instance 'compBlocki_1/rec/d_man_reg[23]' (FD) to 'compBlocki_1/rec/n_man_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rec/\n_man_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rec/n_sign_reg)
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[0]' (FD) to 'i_0/MC/mem_read_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[1]' (FD) to 'i_0/MC/mem_read_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[2]' (FD) to 'i_0/MC/mem_read_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[3]' (FD) to 'i_0/MC/mem_read_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/Ndivk_reg[0]' (FD) to 'i_0/MC/mem_read_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/Ndivk_reg[1]' (FD) to 'i_0/MC/mem_read_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/Ndivk_reg[2]' (FD) to 'i_0/MC/mem_read_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[4]' (FD) to 'i_0/MC/mem_read_size_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[3]' (FD) to 'i_0/MC/mem_read_size_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[2]' (FD) to 'i_0/MC/mem_read_size_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MC/mem_read_size_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MC/mem_read_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MC/ram_addr0_inferred__0 /\MC/ram_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DTU/data_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[0]' (FD) to 'i_0/MC/mem_N_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[4]' (FD) to 'i_0/MC/mem_N_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[5]' (FD) to 'i_0/MC/mem_N_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MC/mem_N_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1900.848 ; gain = 425.211 ; free physical = 241443 ; free virtual = 303922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU8PEEng                       | currentBlock0/inst1/ram_reg | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU8PEEng                       | currentBlock1/inst1/ram_reg | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU8PEEng                       | leftBlock0/inst1/ram_reg    | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU8PEEng                       | leftBlock1/inst1/ram_reg    | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|dual_port_ram__parameterized1: | ram_reg                     | 4 x 28(NO_CHANGE)      | W | R | 4 x 28(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized2: | ram_reg                     | 4 x 256(NO_CHANGE)     | W | R | 4 x 256(NO_CHANGE)     | W | R | Port A and B     | 1      | 7      | 
|dual_port_ram__parameterized3: | ram_reg                     | 4 x 5(NO_CHANGE)       | W | R | 4 x 5(NO_CHANGE)       | W | R | Port A and B     | 1      | 0      | 
|dual_port_ram__parameterized4: | ram_reg                     | 4 x 64(NO_CHANGE)      | W | R | 4 x 64(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU8PEEng    | topBlock/inst2/ram_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_a  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_a  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DTU/cmd_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM DTU/wdata_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DTU/raddress_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM DTU/rdata_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/i_31/DTU/rdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_31/DTU/rdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |           8|      5063|
|2     |LU__GC0       |           1|     15087|
|3     |LU8PEEng__GC0 |           1|      2923|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 241314 ; free virtual = 303808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU8PEEng                       | currentBlock0/inst1/ram_reg | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU8PEEng                       | currentBlock1/inst1/ram_reg | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU8PEEng                       | leftBlock0/inst1/ram_reg    | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU8PEEng                       | leftBlock1/inst1/ram_reg    | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|dual_port_ram__parameterized1: | ram_reg                     | 4 x 28(NO_CHANGE)      | W | R | 4 x 28(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized2: | ram_reg                     | 4 x 256(NO_CHANGE)     | W | R | 4 x 256(NO_CHANGE)     | W | R | Port A and B     | 1      | 7      | 
|dual_port_ram__parameterized3: | ram_reg                     | 4 x 5(NO_CHANGE)       | W | R | 4 x 5(NO_CHANGE)       | W | R | Port A and B     | 1      | 0      | 
|dual_port_ram__parameterized4: | ram_reg                     | 4 x 64(NO_CHANGE)      | W | R | 4 x 64(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU8PEEng    | topBlock/inst2/ram_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |           8|      5063|
|2     |LU__GC0       |           1|     15087|
|3     |LU8PEEng__GC0 |           1|      2923|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[12]' (FD) to 'compBlock/PE7/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[13]' (FD) to 'compBlock/PE7/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[14]' (FD) to 'compBlock/PE7/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[15]' (FD) to 'compBlock/PE7/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[8]' (FD) to 'compBlock/PE7/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[9]' (FD) to 'compBlock/PE7/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[10]' (FD) to 'compBlock/PE7/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[11]' (FD) to 'compBlock/PE7/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[0]' (FD) to 'compBlock/PE7/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[1]' (FD) to 'compBlock/PE7/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[2]' (FD) to 'compBlock/PE7/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[3]' (FD) to 'compBlock/PE7/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[4]' (FD) to 'compBlock/PE7/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[5]' (FD) to 'compBlock/PE7/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[6]' (FD) to 'compBlock/PE7/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE7/ADD/b_reg[7]' (FD) to 'compBlock/PE7/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[12]' (FD) to 'compBlock/PE6/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[13]' (FD) to 'compBlock/PE6/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[14]' (FD) to 'compBlock/PE6/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[15]' (FD) to 'compBlock/PE6/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[8]' (FD) to 'compBlock/PE6/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[9]' (FD) to 'compBlock/PE6/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[10]' (FD) to 'compBlock/PE6/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[11]' (FD) to 'compBlock/PE6/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[0]' (FD) to 'compBlock/PE6/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[1]' (FD) to 'compBlock/PE6/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[2]' (FD) to 'compBlock/PE6/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[3]' (FD) to 'compBlock/PE6/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[4]' (FD) to 'compBlock/PE6/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[5]' (FD) to 'compBlock/PE6/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[6]' (FD) to 'compBlock/PE6/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE6/ADD/b_reg[7]' (FD) to 'compBlock/PE6/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[12]' (FD) to 'compBlock/PE5/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[13]' (FD) to 'compBlock/PE5/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[14]' (FD) to 'compBlock/PE5/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[15]' (FD) to 'compBlock/PE5/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[8]' (FD) to 'compBlock/PE5/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[9]' (FD) to 'compBlock/PE5/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[10]' (FD) to 'compBlock/PE5/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[11]' (FD) to 'compBlock/PE5/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[0]' (FD) to 'compBlock/PE5/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[1]' (FD) to 'compBlock/PE5/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[2]' (FD) to 'compBlock/PE5/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[3]' (FD) to 'compBlock/PE5/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[4]' (FD) to 'compBlock/PE5/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[5]' (FD) to 'compBlock/PE5/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[6]' (FD) to 'compBlock/PE5/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE5/ADD/b_reg[7]' (FD) to 'compBlock/PE5/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[0]' (FD) to 'compBlock/PE1/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[1]' (FD) to 'compBlock/PE1/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[2]' (FD) to 'compBlock/PE1/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[3]' (FD) to 'compBlock/PE1/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[4]' (FD) to 'compBlock/PE1/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[5]' (FD) to 'compBlock/PE1/mult_result_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/rdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/rdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240422 ; free virtual = 302933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \compBlock/leftWriteEn1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/leftWriteEn0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/curWriteEn1Reg1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/curWriteEn0Reg1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240335 ; free virtual = 302873
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240275 ; free virtual = 302801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240195 ; free virtual = 302717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240155 ; free virtual = 302689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240199 ; free virtual = 302726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240177 ; free virtual = 302698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LU8PEEng    | compBlock/conBlock/start_reg                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/curReadAddrDelay0_reg[2]   | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU8PEEng    | compBlock/conBlock/curWriteAddrDelay16_reg[2] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU8PEEng    | compBlock/conBlock/curWriteAddrDelay5_reg[2]  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU8PEEng    | compBlock/conBlock/curWriteAddr_reg[2]        | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU8PEEng    | compBlock/conBlock/curWriteEnDelay_reg[16]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/curWriteEn_reg             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/curWriteSel_reg            | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/leftWriteEnDelay_reg[16]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/leftWriteEnDelay_reg[5]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/leftWriteEn_reg            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/leftWriteSel_reg           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/topWriteAddrDelay5_reg[2]  | 27     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|LU8PEEng    | compBlock/conBlock/topWriteEnDelay_reg[5]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LU8PEEng    | compBlock/conBlock/topWriteSelDelay5_reg[2]   | 27     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|LU8PEEng    | compBlock/conBlock/topWriteSel_reg[2]         | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU8PEEng    | compBlock/conBlock/topSourceSel_reg           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/diagEn_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/conBlock/MOEnDelay_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | compBlock/leftReadAddr0Reg1_reg[2]            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU8PEEng    | compBlock/topWriteDataReg2_reg[31]            | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LU8PEEng    | compBlock/topReadAddrReg2_reg[2]              | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU8PEEng    | compBlock/topWriteAddrReg2_reg[2]             | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU8PEEng    | compBlock/topWriteEnReg2_reg                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | DTU/write_req_reg_reg[0]                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | DTU/read_req_reg_reg[0]                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LU8PEEng    | DTU/mem_addr0_reg[23]                         | 5      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|LU8PEEng    | DTU/size_count0_reg[1]                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   684|
|2     |DSP48E1  |    16|
|3     |LUT1     |    90|
|4     |LUT2     |  1149|
|5     |LUT3     |  2632|
|6     |LUT4     |  1511|
|7     |LUT5     |  4167|
|8     |LUT6     |  7196|
|9     |MUXF7    |    75|
|10    |RAM32M   |     6|
|11    |RAMB18E1 |     2|
|12    |RAMB36E1 |    26|
|13    |SRL16E   |    95|
|14    |SRLC32E  |     7|
|15    |FDRE     |  4296|
|16    |FDSE     |    80|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+------------------------------+------+
|      |Instance           |Module                        |Cells |
+------+-------------------+------------------------------+------+
|1     |top                |                              | 22032|
|2     |  DTU              |DataTransferUnit              |   740|
|3     |    cmd_store      |memcmd_fifo                   |    25|
|4     |      ram_addr     |dual_port_ram__parameterized1 |     4|
|5     |    raddress_store |addr_fifo                     |    29|
|6     |      ram_addr     |dual_port_ram__parameterized3 |     8|
|7     |    rdata_store    |rfifo                         |   283|
|8     |      ram_addr     |dual_port_ram__parameterized4 |     3|
|9     |    wdata_store    |wfifo                         |   181|
|10    |      ram_addr     |dual_port_ram__parameterized2 |    12|
|11    |  MC               |MarshallerController          |   858|
|12    |  compBlock        |LU                            | 20434|
|13    |    PE0            |mult_add                      |  1328|
|14    |      ADD          |fpu_add_52                    |   766|
|15    |      MUL          |fpmul_53                      |   287|
|16    |        exponenter |exponent_54                   |     8|
|17    |        multiplier |multiply_a_55                 |   139|
|18    |        rounder    |round_56                      |     6|
|19    |        shifter    |shift_57                      |    96|
|20    |        specialer  |special_58                    |     3|
|21    |    PE1            |mult_add_0                    |  1248|
|22    |      ADD          |fpu_add_45                    |   766|
|23    |      MUL          |fpmul_46                      |   207|
|24    |        exponenter |exponent_47                   |     8|
|25    |        multiplier |multiply_a_48                 |    62|
|26    |        rounder    |round_49                      |     6|
|27    |        shifter    |shift_50                      |    96|
|28    |        specialer  |special_51                    |     3|
|29    |    PE2            |mult_add_1                    |  1252|
|30    |      ADD          |fpu_add_38                    |   766|
|31    |      MUL          |fpmul_39                      |   207|
|32    |        exponenter |exponent_40                   |     8|
|33    |        multiplier |multiply_a_41                 |    62|
|34    |        rounder    |round_42                      |     6|
|35    |        shifter    |shift_43                      |    96|
|36    |        specialer  |special_44                    |     3|
|37    |    PE3            |mult_add_2                    |  1474|
|38    |      ADD          |fpu_add_31                    |   766|
|39    |      MUL          |fpmul_32                      |   440|
|40    |        exponenter |exponent_33                   |   136|
|41    |        multiplier |multiply_a_34                 |    62|
|42    |        rounder    |round_35                      |     6|
|43    |        shifter    |shift_36                      |   201|
|44    |        specialer  |special_37                    |     3|
|45    |    PE4            |mult_add_3                    |  1476|
|46    |      ADD          |fpu_add_24                    |   766|
|47    |      MUL          |fpmul_25                      |   443|
|48    |        exponenter |exponent_26                   |   136|
|49    |        multiplier |multiply_a_27                 |    65|
|50    |        rounder    |round_28                      |     6|
|51    |        shifter    |shift_29                      |   201|
|52    |        specialer  |special_30                    |     3|
|53    |    PE5            |mult_add_4                    |  1471|
|54    |      ADD          |fpu_add_17                    |   766|
|55    |      MUL          |fpmul_18                      |   438|
|56    |        exponenter |exponent_19                   |   136|
|57    |        multiplier |multiply_a_20                 |    60|
|58    |        rounder    |round_21                      |     6|
|59    |        shifter    |shift_22                      |   201|
|60    |        specialer  |special_23                    |     3|
|61    |    PE6            |mult_add_5                    |  1471|
|62    |      ADD          |fpu_add_10                    |   766|
|63    |      MUL          |fpmul_11                      |   438|
|64    |        exponenter |exponent_12                   |   136|
|65    |        multiplier |multiply_a_13                 |    60|
|66    |        rounder    |round_14                      |     6|
|67    |        shifter    |shift_15                      |   201|
|68    |        specialer  |special_16                    |     3|
|69    |    PE7            |mult_add_6                    |  1482|
|70    |      ADD          |fpu_add                       |   766|
|71    |      MUL          |fpmul                         |   449|
|72    |        exponenter |exponent                      |   136|
|73    |        multiplier |multiply_a                    |    70|
|74    |        rounder    |round                         |     6|
|75    |        shifter    |shift                         |   201|
|76    |        specialer  |special                       |     3|
|77    |    conBlock       |LUControl                     |   715|
|78    |    currentBlock0  |ram                           |   452|
|79    |      inst1        |dual_port_ram_9               |   452|
|80    |    currentBlock1  |ram1                          |   260|
|81    |      inst1        |dual_port_ram_8               |   260|
|82    |    leftBlock0     |ram2                          |  2121|
|83    |      inst1        |dual_port_ram_7               |  2121|
|84    |    leftBlock1     |ram3                          |     4|
|85    |      inst1        |dual_port_ram                 |     4|
|86    |    rec            |fpu_div                       |  3330|
|87    |    topBlock       |top_ram                       |    38|
|88    |      inst2        |dual_port_ram__parameterized0 |    38|
+------+-------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240165 ; free virtual = 302686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1900.852 ; gain = 425.215 ; free physical = 240153 ; free virtual = 302674
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1900.855 ; gain = 425.215 ; free physical = 240162 ; free virtual = 302683
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 809 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.023 ; gain = 0.000 ; free physical = 239722 ; free virtual = 302236
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
381 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1963.023 ; gain = 487.484 ; free physical = 239795 ; free virtual = 302308
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2454.645 ; gain = 491.621 ; free physical = 239082 ; free virtual = 301545
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.645 ; gain = 0.000 ; free physical = 239075 ; free virtual = 301540
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.656 ; gain = 0.000 ; free physical = 239018 ; free virtual = 301495
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2478.664 ; gain = 24.020 ; free physical = 238887 ; free virtual = 301373
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2614.922 ; gain = 104.238 ; free physical = 242031 ; free virtual = 304511
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2614.926 ; gain = 0.004 ; free physical = 241520 ; free virtual = 303999

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 126d521d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241502 ; free virtual = 303981

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 93dd1200

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241559 ; free virtual = 304038
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e9fd458f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241536 ; free virtual = 304015
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f9612578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241422 ; free virtual = 303901
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f9612578

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241411 ; free virtual = 303890
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9199200d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241356 ; free virtual = 303835
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9199200d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241350 ; free virtual = 303829
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241337 ; free virtual = 303816
Ending Logic Optimization Task | Checksum: 178df22a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2614.926 ; gain = 0.000 ; free physical = 241332 ; free virtual = 303811

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.836 | TNS=-4395.061 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 24 Total Ports: 56
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1467d7354

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2979.102 ; gain = 0.000 ; free physical = 240244 ; free virtual = 302837
Ending Power Optimization Task | Checksum: 1467d7354

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2979.102 ; gain = 364.176 ; free physical = 240261 ; free virtual = 302854

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1467d7354

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.102 ; gain = 0.000 ; free physical = 240267 ; free virtual = 302860

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.102 ; gain = 0.000 ; free physical = 240264 ; free virtual = 302858
Ending Netlist Obfuscation Task | Checksum: 1904114b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.102 ; gain = 0.000 ; free physical = 240251 ; free virtual = 302849
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2979.102 ; gain = 364.180 ; free physical = 240259 ; free virtual = 302861
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1904114b3
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module LU8PEEng ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 1713 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2979.102 ; gain = 0.000 ; free physical = 239768 ; free virtual = 302363
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.836 | TNS=-4395.061 |
PSMgr Creation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2979.102 ; gain = 0.000 ; free physical = 239770 ; free virtual = 302365
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3171.652 ; gain = 192.551 ; free physical = 240588 ; free virtual = 303096
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1604 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 128 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242824 ; free virtual = 305499
Power optimization passes: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3171.652 ; gain = 192.551 ; free physical = 242800 ; free virtual = 305492

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:02 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242791 ; free virtual = 305484


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design LU8PEEng ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 38 accepted clusters 38
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 54 accepted clusters 54

Number of Slice Registers augmented: 13 newly gated: 2344 Total: 4379
Number of SRLs augmented: 0  newly gated: 0 Total: 102
Number of BRAM Ports augmented: 36 newly gated: 2 Total Ports: 56
Number of Flops added for Enable Generation: 14

Flops dropped: 0/2370 RAMS dropped: 0/38 Clusters dropped: 0/92 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 125ce982f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242381 ; free virtual = 305076
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 125ce982f
Power optimization: Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 3171.652 ; gain = 192.551 ; free physical = 242424 ; free virtual = 305118
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 13436384 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 82f40771

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242362 ; free virtual = 305057
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 82f40771

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242388 ; free virtual = 305083
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 79c95e78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242479 ; free virtual = 305183
INFO: [Opt 31-389] Phase Remap created 17 cells and removed 34 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: cfce2bf5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242459 ; free virtual = 305168
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              17  |              34  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c07fd2a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242446 ; free virtual = 305154

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242444 ; free virtual = 305152
Ending Netlist Obfuscation Task | Checksum: 1c07fd2a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242467 ; free virtual = 305172
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3171.652 ; gain = 192.551 ; free physical = 242467 ; free virtual = 305172
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242487 ; free virtual = 305188
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eecc9676

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242488 ; free virtual = 305189
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242518 ; free virtual = 305206

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5b38a8f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242344 ; free virtual = 305032

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 127a66695

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242541 ; free virtual = 305231

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 127a66695

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242556 ; free virtual = 305246
Phase 1 Placer Initialization | Checksum: 127a66695

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242582 ; free virtual = 305270

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 82d69465

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 242623 ; free virtual = 305252

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[16] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_20__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE7/MUL/multiplier/multOperand_reg[19][1] could not be optimized because driver compBlock/PE7/MUL/multiplier/prod_i_21__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[8] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_31__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[7] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_32__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[9] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_30__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE3/MUL/multiplier/multOperand_reg[1][0] could not be optimized because driver compBlock/PE3/MUL/multiplier/prod_i_39__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[15] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_23__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[10] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_29__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[14] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_25__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE7/MUL/multiplier/multOperand_reg[19][0] could not be optimized because driver compBlock/PE7/MUL/multiplier/prod_i_22__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[18] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_18__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[12] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_27__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[11] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_28__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[5] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_34__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[3] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_36__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[17] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_19__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE4/MUL/multiplier/multOperand_reg[16][0] could not be optimized because driver compBlock/PE4/MUL/multiplier/prod_i_24__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[13] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_26__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[4] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_35__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[2] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_37__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[1] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_38__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[6] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_33__6 could not be replicated
INFO: [Physopt 32-117] Net compBlock/PE0/MUL/multiplier/A[0] could not be optimized because driver compBlock/PE0/MUL/multiplier/prod_i_40__6 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243887 ; free virtual = 306649

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c184ebb0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243758 ; free virtual = 306520
Phase 2 Global Placement | Checksum: 97901905

Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243764 ; free virtual = 306526

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 97901905

Time (s): cpu = 00:01:16 ; elapsed = 00:00:37 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243743 ; free virtual = 306506

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1288699e8

Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243566 ; free virtual = 306357

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19e024f37

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243559 ; free virtual = 306350

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10208f834

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243511 ; free virtual = 306301

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e1591268

Time (s): cpu = 00:01:31 ; elapsed = 00:00:46 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243488 ; free virtual = 306279

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: de701dac

Time (s): cpu = 00:01:38 ; elapsed = 00:00:53 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246530 ; free virtual = 309224

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1586d2f6d

Time (s): cpu = 00:01:40 ; elapsed = 00:00:54 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246535 ; free virtual = 309233

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dcdc7951

Time (s): cpu = 00:01:40 ; elapsed = 00:00:54 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246539 ; free virtual = 309216

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16667ffac

Time (s): cpu = 00:01:49 ; elapsed = 00:01:01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246241 ; free virtual = 308943
Phase 3 Detail Placement | Checksum: 16667ffac

Time (s): cpu = 00:01:49 ; elapsed = 00:01:01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246212 ; free virtual = 308915

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18bf8f9cd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 18bf8f9cd

Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246019 ; free virtual = 308813
INFO: [Place 30-746] Post Placement Timing Summary WNS=-41.866. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f158fc94

Time (s): cpu = 00:02:27 ; elapsed = 00:01:26 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244734 ; free virtual = 307517
Phase 4.1 Post Commit Optimization | Checksum: 1f158fc94

Time (s): cpu = 00:02:28 ; elapsed = 00:01:26 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244741 ; free virtual = 307525

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f158fc94

Time (s): cpu = 00:02:28 ; elapsed = 00:01:26 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244736 ; free virtual = 307520

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f158fc94

Time (s): cpu = 00:02:28 ; elapsed = 00:01:26 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244769 ; free virtual = 307517

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244767 ; free virtual = 307511
Phase 4.4 Final Placement Cleanup | Checksum: 1f52b7a98

Time (s): cpu = 00:02:28 ; elapsed = 00:01:26 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244845 ; free virtual = 307499
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f52b7a98

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244894 ; free virtual = 307540
Ending Placer Task | Checksum: 10686a911

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 245082 ; free virtual = 307728
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:31 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 245354 ; free virtual = 308000
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246356 ; free virtual = 309002

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.866 | TNS=-5783.291 |
Phase 1 Physical Synthesis Initialization | Checksum: 183d628c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246284 ; free virtual = 308932
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.866 | TNS=-5783.291 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 23 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[5]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[7]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[4]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[17]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[13]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[10]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[9]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[11]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[6]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[8]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[12]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[19]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[18]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[16]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[15]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[21]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[14]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[22]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[20]. Replicated 5 times.
INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[10]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[16]_repN. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 25 nets. Created 132 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 25 nets or cells. Created 132 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.834 | TNS=-5782.299 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244852 ; free virtual = 307595
Phase 2 Fanout Optimization | Checksum: 1371e388a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244838 ; free virtual = 307581

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net compBlock/rec/d_man[1]_repN.  Did not re-place instance compBlock/rec/d_man_reg[1]_replica
INFO: [Physopt 32-662] Processed net compBlock/multOperand[14].  Did not re-place instance compBlock/multOperand_reg[14]
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer20[28].  Did not re-place instance compBlock/rec/multOperand[30]_i_182
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer20[30].  Did not re-place instance compBlock/rec/multOperand[30]_i_180
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer10[18].  Did not re-place instance compBlock/rec/multOperand[10]_i_165
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer11[19].  Did not re-place instance compBlock/rec/multOperand[13]_i_174
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer13[21].  Did not re-place instance compBlock/rec/multOperand[15]_i_89
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer14[24].  Did not re-place instance compBlock/rec/multOperand[22]_i_185
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer15[19].  Did not re-place instance compBlock/rec/multOperand[23]_i_631
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer16[22].  Did not re-place instance compBlock/rec/multOperand[23]_i_630
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer4[14].  Did not re-place instance compBlock/rec/multOperand[6]_i_110
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer6[10].  Did not re-place instance compBlock/rec/multOperand[23]_i_776
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer8[14].  Did not re-place instance compBlock/rec/multOperand[23]_i_677
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer9[23].  Did not re-place instance compBlock/rec/multOperand[23]_i_541
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer2[20].  Did not re-place instance compBlock/rec/multOperand[1]_i_142
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer12[14].  Did not re-place instance compBlock/rec/multOperand[13]_i_218
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer18[20].  Did not re-place instance compBlock/rec/multOperand[24]_i_158
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer19[21].  Did not re-place instance compBlock/rec/multOperand[24]_i_159
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer21[23].  Did not re-place instance compBlock/rec/multOperand[30]_i_255
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer3[5].  Did not re-place instance compBlock/rec/multOperand[5]_i_225
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer5[7].  Did not re-place instance compBlock/rec/multOperand[22]_i_249
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer7[31].  Did not re-place instance compBlock/rec/multOperand[23]_i_203
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/p_1_in[2].  Did not re-place instance compBlock/rec/multOperand[23]_i_651
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer1[3].  Did not re-place instance compBlock/rec/multOperand[1]_i_247
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer0__0[10].  Did not re-place instance compBlock/rec/multOperand[0]_i_140
INFO: [Physopt 32-662] Processed net compBlock/rec/D[14].  Did not re-place instance compBlock/rec/multOperand[14]_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/p_0_in[1].  Did not re-place instance compBlock/rec/multOperand[30]_i_320
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[0]_i_102_n_0.  Did not re-place instance compBlock/rec/multOperand[0]_i_102
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[10]_i_147_n_0.  Did not re-place instance compBlock/rec/multOperand[10]_i_147
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[10]_i_99_n_0.  Did not re-place instance compBlock/rec/multOperand[10]_i_99
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[13]_i_104_n_0.  Did not re-place instance compBlock/rec/multOperand[13]_i_104
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[13]_i_199_n_0.  Did not re-place instance compBlock/rec/multOperand[13]_i_199
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[14]_i_3_n_0.  Did not re-place instance compBlock/rec/multOperand[14]_i_3
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[14]_i_6_n_0.  Did not re-place instance compBlock/rec/multOperand[14]_i_6
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[15]_i_51_n_0.  Did not re-place instance compBlock/rec/multOperand[15]_i_51
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[1]_i_194_n_0.  Did not re-place instance compBlock/rec/multOperand[1]_i_194
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[22]_i_116_n_0.  Did not re-place instance compBlock/rec/multOperand[22]_i_116
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[22]_i_208_n_0.  Did not re-place instance compBlock/rec/multOperand[22]_i_208
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_453_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_453
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_492_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_492
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_514_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_514
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_715_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_715
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_85_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_85
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[24]_i_103_n_0.  Did not re-place instance compBlock/rec/multOperand[24]_i_103
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[24]_i_139_n_0.  Did not re-place instance compBlock/rec/multOperand[24]_i_139
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[30]_i_107_n_0.  Did not re-place instance compBlock/rec/multOperand[30]_i_107
INFO: [Physopt 32-663] Processed net compBlock/rec/multOperand[30]_i_110_n_0.  Re-placed instance compBlock/rec/multOperand[30]_i_110
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[30]_i_215_n_0.  Did not re-place instance compBlock/rec/multOperand[30]_i_215
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[30]_i_89_n_0.  Did not re-place instance compBlock/rec/multOperand[30]_i_89
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[5]_i_116_n_0.  Did not re-place instance compBlock/rec/multOperand[5]_i_116
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[5]_i_187_n_0.  Did not re-place instance compBlock/rec/multOperand[5]_i_187
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[6]_i_74_n_0.  Did not re-place instance compBlock/rec/multOperand[6]_i_74
INFO: [Physopt 32-662] Processed net compBlock/rec/recResult[14].  Did not re-place instance compBlock/rec/multOperand[14]_i_2
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[5]_i_183_n_0.  Did not re-place instance compBlock/rec/multOperand[5]_i_183
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer5[9].  Did not re-place instance compBlock/rec/multOperand[22]_i_247
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[22]_i_207_n_0.  Did not re-place instance compBlock/rec/multOperand[22]_i_207
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/p_1_in[12].  Did not re-place instance compBlock/rec/multOperand[23]_i_498
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_297_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_297
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer9[11].  Did not re-place instance compBlock/rec/multOperand[23]_i_683
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[10]_i_155_n_0.  Did not re-place instance compBlock/rec/multOperand[10]_i_155
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/p_1_in[4].  Did not re-place instance compBlock/rec/multOperand[23]_i_649
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_491_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_491
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer11[29].  Did not re-place instance compBlock/rec/multOperand[13]_i_112
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[13]_i_52_n_0.  Did not re-place instance compBlock/rec/multOperand[13]_i_52
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer3[21].  Did not re-place instance compBlock/rec/multOperand[5]_i_145
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[22]_i_203_n_0.  Did not re-place instance compBlock/rec/multOperand[22]_i_203
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[5]_i_84_n_0.  Did not re-place instance compBlock/rec/multOperand[5]_i_84
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer4[12].  Did not re-place instance compBlock/rec/multOperand[6]_i_111
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[30]_i_106_n_0.  Did not re-place instance compBlock/rec/multOperand[30]_i_106
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[6]_i_75_n_0.  Did not re-place instance compBlock/rec/multOperand[6]_i_75
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer11[21].  Did not re-place instance compBlock/rec/multOperand[13]_i_172
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[13]_i_103_n_0.  Did not re-place instance compBlock/rec/multOperand[13]_i_103
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer18[28].  Did not re-place instance compBlock/rec/multOperand[24]_i_114
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[24]_i_56_n_0.  Did not re-place instance compBlock/rec/multOperand[24]_i_56
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer0__0[6].  Did not re-place instance compBlock/rec/multOperand[0]_i_155
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[0]_i_129_n_0.  Did not re-place instance compBlock/rec/multOperand[0]_i_129
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer9[19].  Did not re-place instance compBlock/rec/multOperand[23]_i_546
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[10]_i_101_n_0.  Did not re-place instance compBlock/rec/multOperand[10]_i_101
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[30]_i_85_n_0.  Did not re-place instance compBlock/rec/multOperand[30]_i_85
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer4[10].  Did not re-place instance compBlock/rec/multOperand[1]_i_262
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[6]_i_100_n_0.  Did not re-place instance compBlock/rec/multOperand[6]_i_100
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer6[8].  Did not re-place instance compBlock/rec/multOperand[23]_i_778
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_716_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_716
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer15[21].  Did not re-place instance compBlock/rec/multOperand[23]_i_629
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[23]_i_452_n_0.  Did not re-place instance compBlock/rec/multOperand[23]_i_452
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer4[6].  Did not re-place instance compBlock/rec/multOperand[6]_i_121
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[6]_i_102_n_0.  Did not re-place instance compBlock/rec/multOperand[6]_i_102
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer20[22].  Did not re-place instance compBlock/rec/multOperand[30]_i_254
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[30]_i_169_n_0.  Did not re-place instance compBlock/rec/multOperand[30]_i_169
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer2[16].  Did not re-place instance compBlock/rec/multOperand[1]_i_201
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[5]_i_164_n_0.  Did not re-place instance compBlock/rec/multOperand[5]_i_164
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer2[12].  Did not re-place instance compBlock/rec/multOperand[1]_i_206
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[5]_i_166_n_0.  Did not re-place instance compBlock/rec/multOperand[5]_i_166
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer3[11].  Did not re-place instance compBlock/rec/multOperand[5]_i_192
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer3[7].  Did not re-place instance compBlock/rec/multOperand[5]_i_223
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[5]_i_138_n_0.  Did not re-place instance compBlock/rec/multOperand[5]_i_138
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[5]_i_182_n_0.  Did not re-place instance compBlock/rec/multOperand[5]_i_182
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer5[15].  Did not re-place instance compBlock/rec/multOperand[22]_i_213
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[22]_i_147_n_0.  Did not re-place instance compBlock/rec/multOperand[22]_i_147
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer5[28].  Re-placed instance compBlock/rec/multOperand[6]_i_53
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.834 | TNS=-5782.299 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244336 ; free virtual = 307084
Phase 3 Placement Based Optimization | Checksum: 16d44e31b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244339 ; free virtual = 307088

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244342 ; free virtual = 307090
Phase 4 Rewire | Checksum: 16d44e31b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 244335 ; free virtual = 307084

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[1]_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer10[18]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer13[21]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer15[19]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer16[22]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer4[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer6[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer8[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer9[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer2[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer12[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer18[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer19[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer21[23]. Replicated 2 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer5[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer7[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/p_1_in[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer1[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer0__0[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer5[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/p_1_in[12]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer9[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/p_1_in[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer4[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer18[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer0__0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer9[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer4[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer6[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer15[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer4[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer2[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer2[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer5[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[0]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[5]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer5[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer21[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer7[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer16[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[36] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/p_1_in[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer16[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer21[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer5[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer16[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer10[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer12[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer18[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer1[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer18[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer9[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer8[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer1[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/p_1_in[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer21[37] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer16[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer2[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer19[39] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer5[28]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer0__0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer18[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer9[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer12[22]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer0__0[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer11[13]. Replicated 2 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer21[35] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer21[41] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer18[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer19[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer2[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 18 nets. Created 24 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.696 | TNS=-5778.021 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247430 ; free virtual = 310072
Phase 5 Critical Cell Optimization | Checksum: 1bca856c3

Time (s): cpu = 00:04:11 ; elapsed = 00:01:35 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247438 ; free virtual = 310080

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1bca856c3

Time (s): cpu = 00:04:11 ; elapsed = 00:01:35 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247433 ; free virtual = 310073

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1bca856c3

Time (s): cpu = 00:04:11 ; elapsed = 00:01:35 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247436 ; free virtual = 310080

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1bca856c3

Time (s): cpu = 00:04:11 ; elapsed = 00:01:35 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247452 ; free virtual = 310068

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1bca856c3

Time (s): cpu = 00:04:11 ; elapsed = 00:01:35 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247457 ; free virtual = 310073

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 7 nets.  Swapped 140 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 140 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.574 | TNS=-5776.827 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247425 ; free virtual = 310044
Phase 10 Critical Pin Optimization | Checksum: 1bca856c3

Time (s): cpu = 00:04:13 ; elapsed = 00:01:36 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247437 ; free virtual = 310057

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1bca856c3

Time (s): cpu = 00:04:13 ; elapsed = 00:01:36 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247427 ; free virtual = 310047

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1bca856c3

Time (s): cpu = 00:04:13 ; elapsed = 00:01:36 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247416 ; free virtual = 310037
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247416 ; free virtual = 310038
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-41.574 | TNS=-5776.827 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.032  |          0.992  |          132  |              0  |                    25  |           0  |           1  |  00:00:22  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           1  |  00:00:08  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.138  |          4.278  |           24  |              0  |                    18  |           0  |           1  |  00:01:03  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.122  |          1.194  |            0  |              0  |                     7  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.292  |          6.464  |          156  |              0  |                    52  |           0  |          11  |  00:01:33  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247414 ; free virtual = 310032
Ending Physical Synthesis Task | Checksum: 114518662

Time (s): cpu = 00:04:13 ; elapsed = 00:01:36 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247408 ; free virtual = 310026
INFO: [Common 17-83] Releasing license: Implementation
262 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:18 ; elapsed = 00:01:38 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247415 ; free virtual = 310032
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247412 ; free virtual = 310030
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247387 ; free virtual = 310009
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247251 ; free virtual = 309896
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246698 ; free virtual = 309327
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ec43f20 ConstDB: 0 ShapeSum: 4c3e148b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "mem_local_wdata_req" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_wdata_req". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1d2c0d7ed

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247411 ; free virtual = 310003
Post Restoration Checksum: NetGraph: d55e1f98 NumContArr: fd62b855 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d2c0d7ed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247404 ; free virtual = 309996

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d2c0d7ed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247367 ; free virtual = 309958

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d2c0d7ed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247366 ; free virtual = 309958
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15d5d7f9a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 248387 ; free virtual = 310977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.452| TNS=-5382.625| WHS=-0.044 | THS=-0.190 |

Phase 2 Router Initialization | Checksum: 1e63d9fe9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 248272 ; free virtual = 310863

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9a0155e0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 248172 ; free virtual = 310737

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5337
 Number of Nodes with overlaps = 1220
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-52.104| TNS=-8746.121| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10ed93504

Time (s): cpu = 00:01:43 ; elapsed = 00:00:50 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 248426 ; free virtual = 310966

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3918
 Number of Nodes with overlaps = 840
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-54.291| TNS=-8814.723| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ca051a59

Time (s): cpu = 00:02:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247056 ; free virtual = 309598
Phase 4 Rip-up And Reroute | Checksum: 1ca051a59

Time (s): cpu = 00:02:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 247044 ; free virtual = 309586

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d9349775

Time (s): cpu = 00:02:32 ; elapsed = 00:01:11 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246971 ; free virtual = 309513
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-52.103| TNS=-8746.090| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14118b20d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:12 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246898 ; free virtual = 309441

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14118b20d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:12 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246823 ; free virtual = 309365
Phase 5 Delay and Skew Optimization | Checksum: 14118b20d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:12 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246816 ; free virtual = 309358

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17a16aa2e

Time (s): cpu = 00:02:36 ; elapsed = 00:01:13 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246787 ; free virtual = 309329
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-52.040| TNS=-8135.485| WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17a16aa2e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:13 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246853 ; free virtual = 309395
Phase 6 Post Hold Fix | Checksum: 17a16aa2e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:13 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246852 ; free virtual = 309395

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.84643 %
  Global Horizontal Routing Utilization  = 7.88565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 128f8effe

Time (s): cpu = 00:02:37 ; elapsed = 00:01:13 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246803 ; free virtual = 309346

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 128f8effe

Time (s): cpu = 00:02:37 ; elapsed = 00:01:13 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246802 ; free virtual = 309345

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a8ce13c9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:15 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246549 ; free virtual = 309092

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-52.040| TNS=-8135.485| WHS=0.064  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a8ce13c9

Time (s): cpu = 00:02:39 ; elapsed = 00:01:15 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246548 ; free virtual = 309090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:39 ; elapsed = 00:01:15 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246625 ; free virtual = 309168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:43 ; elapsed = 00:01:20 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246624 ; free virtual = 309166
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246618 ; free virtual = 309161
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246571 ; free virtual = 309121
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246409 ; free virtual = 308983
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 246847 ; free virtual = 309395
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 245358 ; free virtual = 307923
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3171.652 ; gain = 0.000 ; free physical = 243962 ; free virtual = 306690
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:38:27 2022...
