#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c4e2560290 .scope module, "SYS_CTRL_TB" "SYS_CTRL_TB" 2 3;
 .timescale -9 -12;
P_000001c4e251e970 .param/l "Address_width" 0 2 7, +C4<00000000000000000000000000000100>;
P_000001c4e251e9a8 .param/l "CLK_PERIOD" 0 2 8, +C4<00000000000000000000000000010100>;
P_000001c4e251e9e0 .param/l "Data_width" 0 2 6, +C4<00000000000000000000000000001000>;
v000001c4e2634570_0 .net "ALU_EN_tb", 0 0, v000001c4e2533160_0;  1 drivers
v000001c4e26341b0_0 .net "ALU_FUN_tb", 3 0, v000001c4e25a9350_0;  1 drivers
v000001c4e2634610_0 .var "ALU_OUT_tb", 7 0;
v000001c4e2634250_0 .net "Address_tb", 3 0, v000001c4e25af3f0_0;  1 drivers
v000001c4e2634cf0_0 .net "CLK_EN_tb", 0 0, v000001c4e261cce0_0;  1 drivers
v000001c4e2634ed0_0 .var "CLK_tb", 0 0;
v000001c4e26342f0_0 .var "FIFO_full_tb", 0 0;
v000001c4e2634890_0 .var "OUT_VALID_tb", 0 0;
v000001c4e2634bb0_0 .var "RST_tb", 0 0;
v000001c4e2634390_0 .var "RX_d_valid_tb", 0 0;
v000001c4e2635e70_0 .var "RX_p_data_tb", 7 0;
v000001c4e2634e30_0 .var "RdData_valid_tb", 0 0;
v000001c4e26346b0_0 .net "RdEN_tb", 0 0, v000001c4e261d000_0;  1 drivers
v000001c4e2634c50_0 .var "Rd_data_tb", 7 0;
v000001c4e2635970_0 .net "TX_d_valid_tb", 0 0, v000001c4e261c880_0;  1 drivers
v000001c4e2635510_0 .net "TX_p_data_tb", 7 0, v000001c4e261cec0_0;  1 drivers
v000001c4e2635010_0 .net "WrData_tb", 7 0, v000001c4e261d280_0;  1 drivers
v000001c4e2635fb0_0 .net "WrEN_tb", 0 0, v000001c4e261d460_0;  1 drivers
L_000001c4e263a0e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4e2635bf0_0 .net "clk_div_en_tb", 0 0, L_000001c4e263a0e8;  1 drivers
v000001c4e2634d90_0 .var/i "fail_count", 31 0;
v000001c4e2634a70_0 .var/i "pass_count", 31 0;
v000001c4e26355b0_0 .var/i "test_count", 31 0;
S_000001c4e2563300 .scope module, "DUT" "SYS_CNTRL" 2 42, 3 1 0, S_000001c4e2560290;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_000001c4e25831a0 .param/l "ALU_OP_code" 1 3 37, C4<1000>;
P_000001c4e25831d8 .param/l "ALU_operand_A" 1 3 35, C4<0110>;
P_000001c4e2583210 .param/l "ALU_operand_B" 1 3 36, C4<0111>;
P_000001c4e2583248 .param/l "ALU_operation" 1 3 38, C4<1001>;
P_000001c4e2583280 .param/l "Address_width" 0 3 2, +C4<00000000000000000000000000000100>;
P_000001c4e25832b8 .param/l "Data_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001c4e25832f0 .param/l "Idle" 1 3 29, C4<0000>;
P_000001c4e2583328 .param/l "Read_operation" 1 3 33, C4<0100>;
P_000001c4e2583360 .param/l "Receive_Command" 1 3 30, C4<0001>;
P_000001c4e2583398 .param/l "Register_file_address" 1 3 31, C4<0010>;
P_000001c4e25833d0 .param/l "Register_file_data" 1 3 32, C4<0011>;
P_000001c4e2583408 .param/l "Send_data_TX" 1 3 39, C4<1010>;
P_000001c4e2583440 .param/l "Write_operation" 1 3 34, C4<0101>;
v000001c4e2533160_0 .var "ALU_EN", 0 0;
v000001c4e25a9350_0 .var "ALU_FUN", 3 0;
v000001c4e2532f50_0 .net "ALU_OUT", 7 0, v000001c4e2634610_0;  1 drivers
v000001c4e25ba3d0_0 .var "ALU_fun", 3 0;
v000001c4e25af3f0_0 .var "Address", 3 0;
v000001c4e25af190_0 .net "CLK", 0 0, v000001c4e2634ed0_0;  1 drivers
v000001c4e261cce0_0 .var "CLK_EN", 0 0;
v000001c4e261c9c0_0 .var "Current_state", 3 0;
v000001c4e261cc40_0 .net "FIFO_full", 0 0, v000001c4e26342f0_0;  1 drivers
v000001c4e261d1e0_0 .var "Next_state", 3 0;
v000001c4e261ce20_0 .net "OUT_VALID", 0 0, v000001c4e2634890_0;  1 drivers
v000001c4e261c740_0 .var "RF_Address", 3 0;
v000001c4e261d0a0_0 .var "RF_Data", 7 0;
v000001c4e261d320_0 .net "RST", 0 0, v000001c4e2634bb0_0;  1 drivers
v000001c4e261c920_0 .net "RX_d_valid", 0 0, v000001c4e2634390_0;  1 drivers
v000001c4e261cd80_0 .net "RX_p_data", 7 0, v000001c4e2635e70_0;  1 drivers
v000001c4e261d500_0 .net "RdData_valid", 0 0, v000001c4e2634e30_0;  1 drivers
v000001c4e261d000_0 .var "RdEN", 0 0;
v000001c4e261c7e0_0 .net "Rd_data", 7 0, v000001c4e2634c50_0;  1 drivers
v000001c4e261c880_0 .var "TX_d_valid", 0 0;
v000001c4e261d140_0 .var "TX_data", 7 0;
v000001c4e261cec0_0 .var "TX_p_data", 7 0;
v000001c4e261d280_0 .var "WrData", 7 0;
v000001c4e261d460_0 .var "WrEN", 0 0;
v000001c4e261cb00_0 .net "clk_div_en", 0 0, L_000001c4e263a0e8;  alias, 1 drivers
v000001c4e261c600_0 .var "command", 7 0;
E_000001c4e25c7eb0/0 .event negedge, v000001c4e261d320_0;
E_000001c4e25c7eb0/1 .event posedge, v000001c4e25af190_0;
E_000001c4e25c7eb0 .event/or E_000001c4e25c7eb0/0, E_000001c4e25c7eb0/1;
E_000001c4e25c4630/0 .event anyedge, v000001c4e261c740_0, v000001c4e261d0a0_0, v000001c4e261c9c0_0, v000001c4e261cd80_0;
E_000001c4e25c4630/1 .event anyedge, v000001c4e25ba3d0_0, v000001c4e261cc40_0, v000001c4e261d140_0;
E_000001c4e25c4630 .event/or E_000001c4e25c4630/0, E_000001c4e25c4630/1;
E_000001c4e25c4730/0 .event anyedge, v000001c4e261c9c0_0, v000001c4e261c920_0, v000001c4e261c600_0, v000001c4e261d500_0;
E_000001c4e25c4730/1 .event anyedge, v000001c4e261ce20_0, v000001c4e261cc40_0;
E_000001c4e25c4730 .event/or E_000001c4e25c4730/0, E_000001c4e25c4730/1;
S_000001c4e25d9900 .scope task, "check_fsm_state" "check_fsm_state" 2 402, 2 402 0, S_000001c4e2560290;
 .timescale -9 -12;
v000001c4e261d3c0_0 .var "description", 200 0;
v000001c4e261c6a0_0 .var "expected_state", 3 0;
TD_SYS_CTRL_TB.check_fsm_state ;
    %load/vec4 v000001c4e26355b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e26355b0_0, 0, 32;
    %load/vec4 v000001c4e261c9c0_0;
    %load/vec4 v000001c4e261c6a0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 406 "$display", "  \342\234\223 PASS: %s - FSM State = %b (Expected: %b)", v000001c4e261d3c0_0, v000001c4e261c9c0_0, v000001c4e261c6a0_0 {0 0 0};
    %load/vec4 v000001c4e2634a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2634a70_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 409 "$display", "  \342\234\227 FAIL: %s - FSM State = %b (Expected: %b)", v000001c4e261d3c0_0, v000001c4e261c9c0_0, v000001c4e261c6a0_0 {0 0 0};
    %load/vec4 v000001c4e2634d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2634d90_0, 0, 32;
T_0.1 ;
    %end;
S_000001c4e25d9a90 .scope task, "check_signal" "check_signal" 2 388, 2 388 0, S_000001c4e2560290;
 .timescale -9 -12;
v000001c4e261ca60_0 .var "actual", 31 0;
v000001c4e261cba0_0 .var "expected", 31 0;
v000001c4e2635f10_0 .var "signal_name", 200 0;
TD_SYS_CTRL_TB.check_signal ;
    %load/vec4 v000001c4e26355b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e26355b0_0, 0, 32;
    %load/vec4 v000001c4e261ca60_0;
    %load/vec4 v000001c4e261cba0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 392 "$display", "  \342\234\223 PASS: %s = 0x%0h (Expected: 0x%0h)", v000001c4e2635f10_0, v000001c4e261ca60_0, v000001c4e261cba0_0 {0 0 0};
    %load/vec4 v000001c4e2634a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2634a70_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 395 "$display", "  \342\234\227 FAIL: %s = 0x%0h (Expected: 0x%0h)", v000001c4e2635f10_0, v000001c4e261ca60_0, v000001c4e261cba0_0 {0 0 0};
    %load/vec4 v000001c4e2634d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4e2634d90_0, 0, 32;
T_1.3 ;
    %end;
S_000001c4e25d9c20 .scope task, "initialize_signals" "initialize_signals" 2 109, 2 109 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.initialize_signals ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c4e2634610_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634890_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c4e2635e70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634390_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c4e2634c50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e26342f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e2634bb0_0, 0, 1;
    %end;
S_000001c4e261d5c0 .scope task, "print_test_results" "print_test_results" 2 416, 2 416 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.print_test_results ;
    %vpi_call 2 418 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call 2 419 "$display", "Total Tests: %0d", v000001c4e26355b0_0 {0 0 0};
    %vpi_call 2 420 "$display", "Passed: %0d", v000001c4e2634a70_0 {0 0 0};
    %vpi_call 2 421 "$display", "Failed: %0d", v000001c4e2634d90_0 {0 0 0};
    %load/vec4 v000001c4e2634d90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 424 "$display", "\360\237\216\211 ALL TESTS PASSED! \360\237\216\211" {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 426 "$display", "\342\235\214 Some tests failed. Please check the design." {0 0 0};
T_3.5 ;
    %vpi_call 2 429 "$display", "Test Coverage:" {0 0 0};
    %vpi_call 2 430 "$display", "  - Register File Write Command (0xAA): \342\234\223" {0 0 0};
    %vpi_call 2 431 "$display", "  - Register File Read Command (0xBB): \342\234\223" {0 0 0};
    %vpi_call 2 432 "$display", "  - ALU with Operands Command (0xCC): \342\234\223" {0 0 0};
    %vpi_call 2 433 "$display", "  - ALU without Operands Command (0xDD): \342\234\223" {0 0 0};
    %vpi_call 2 434 "$display", "  - Invalid Command Handling: \342\234\223" {0 0 0};
    %vpi_call 2 435 "$display", "  - Clock Divider Enable: \342\234\223" {0 0 0};
    %vpi_call 2 436 "$display", "  - FIFO Full Condition: \342\234\223" {0 0 0};
    %vpi_call 2 437 "$display", "  - FSM State Transitions: \342\234\223" {0 0 0};
    %vpi_call 2 438 "$display", "  - Control Signal Generation: \342\234\223" {0 0 0};
    %end;
S_000001c4e261d750 .scope task, "reset_sequence" "reset_sequence" 2 123, 2 123 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.reset_sequence ;
    %vpi_call 2 125 "$display", "\012--- Reset Test ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634bb0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e2634bb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 3336099518, 0, 58;
    %concati/vec4 3369266366, 0, 32;
    %concati/vec4 3403432130, 0, 32;
    %concati/vec4 3437808356, 0, 32;
    %concati/vec4 2177471949, 0, 33;
    %concati/vec4 9588, 0, 14;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635bf0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %end;
S_000001c4e261d8e0 .scope task, "send_rx_data" "send_rx_data" 2 368, 2 368 0, S_000001c4e2560290;
 .timescale -9 -12;
v000001c4e2635c90_0 .var "data", 7 0;
v000001c4e2635b50_0 .var "description", 200 0;
E_000001c4e25c43b0 .event negedge, v000001c4e25af190_0;
E_000001c4e25c4570 .event posedge, v000001c4e25af190_0;
TD_SYS_CTRL_TB.send_rx_data ;
    %vpi_call 2 370 "$display", "  Sending %s: 0x%02h", v000001c4e2635b50_0, v000001c4e2635c90_0 {0 0 0};
    %wait E_000001c4e25c43b0;
    %load/vec4 v000001c4e2635c90_0;
    %store/vec4 v000001c4e2635e70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e2634390_0, 0, 1;
    %wait E_000001c4e25c4570;
    %wait E_000001c4e25c43b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634390_0, 0, 1;
    %end;
S_000001c4e261da70 .scope task, "test_alu_with_operands_command" "test_alu_with_operands_command" 2 212, 2 212 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.test_alu_with_operands_command ;
    %vpi_call 2 214 "$display", "\012--- Test 3: ALU Operation with Operands Command (0xCC) ---" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2191043136, 0, 34;
    %concati/vec4 4006799568, 0, 32;
    %concati/vec4 2168308117, 0, 33;
    %concati/vec4 3380984209, 0, 32;
    %concati/vec4 3431009725, 0, 32;
    %concati/vec4 3048572345, 0, 32;
    %concati/vec4 36, 0, 6;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 98;
    %concati/vec4 3829432984, 0, 32;
    %concati/vec4 2856355550, 0, 32;
    %concati/vec4 3671769820, 0, 32;
    %concati/vec4 100, 0, 7;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2191043136, 0, 130;
    %concati/vec4 2665532132, 0, 32;
    %concati/vec4 3269249088, 0, 32;
    %concati/vec4 65, 0, 7;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 2934213276, 0, 90;
    %concati/vec4 2174336456, 0, 33;
    %concati/vec4 2168308117, 0, 32;
    %concati/vec4 3380984208, 0, 32;
    %concati/vec4 8257, 0, 14;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635fb0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2194196708, 0, 66;
    %concati/vec4 3404129856, 0, 32;
    %concati/vec4 3437159488, 0, 32;
    %concati/vec4 2665532132, 0, 32;
    %concati/vec4 3269249088, 0, 32;
    %concati/vec4 65, 0, 7;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2634250_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2934212802, 0, 74;
    %concati/vec4 3905044684, 0, 32;
    %concati/vec4 3739500702, 0, 32;
    %concati/vec4 3771393218, 0, 32;
    %concati/vec4 1852055617, 0, 31;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635010_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 82;
    %concati/vec4 3829432984, 0, 32;
    %concati/vec4 2856361696, 0, 32;
    %concati/vec4 3403989724, 0, 32;
    %concati/vec4 6561857, 0, 23;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2191043136, 0, 130;
    %concati/vec4 2665532132, 0, 32;
    %concati/vec4 3269249088, 0, 32;
    %concati/vec4 66, 0, 7;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 2934213276, 0, 90;
    %concati/vec4 2174336456, 0, 33;
    %concati/vec4 2168308117, 0, 32;
    %concati/vec4 3380984208, 0, 32;
    %concati/vec4 8258, 0, 14;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635fb0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2194196708, 0, 66;
    %concati/vec4 3404129856, 0, 32;
    %concati/vec4 3437159488, 0, 32;
    %concati/vec4 2665532132, 0, 32;
    %concati/vec4 3269249088, 0, 32;
    %concati/vec4 66, 0, 7;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2634250_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2934212802, 0, 74;
    %concati/vec4 3905044684, 0, 32;
    %concati/vec4 3739500702, 0, 32;
    %concati/vec4 3771393218, 0, 32;
    %concati/vec4 1852055618, 0, 31;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635010_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 82;
    %concati/vec4 3829432984, 0, 32;
    %concati/vec4 2856361696, 0, 32;
    %concati/vec4 3403989724, 0, 32;
    %concati/vec4 6561858, 0, 23;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2191043136, 0, 138;
    %concati/vec4 2364202182, 0, 32;
    %concati/vec4 1953066862, 0, 31;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 90;
    %concati/vec4 3829432984, 0, 32;
    %concati/vec4 2856357098, 0, 32;
    %concati/vec4 3704023250, 0, 32;
    %concati/vec4 28526, 0, 15;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 2191043262, 0, 50;
    %concati/vec4 2325496008, 0, 32;
    %concati/vec4 3940864732, 0, 32;
    %concati/vec4 3460357856, 0, 32;
    %concati/vec4 3403989736, 0, 32;
    %concati/vec4 6909806, 0, 23;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2634570_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2258147006, 0, 50;
    %concati/vec4 2325496008, 0, 32;
    %concati/vec4 3940864732, 0, 32;
    %concati/vec4 3460357856, 0, 32;
    %concati/vec4 3403989736, 0, 32;
    %concati/vec4 6909806, 0, 23;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2634cf0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2191043262, 0, 42;
    %concati/vec4 2359991360, 0, 32;
    %concati/vec4 3370837202, 0, 32;
    %concati/vec4 3704504542, 0, 32;
    %concati/vec4 3771393218, 0, 32;
    %concati/vec4 1953066862, 0, 31;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e26341b0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v000001c4e2634610_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e2634890_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634890_0, 0, 1;
    %pushi/vec4 2194467018, 0, 106;
    %concati/vec4 3829432984, 0, 32;
    %concati/vec4 2856363210, 0, 32;
    %concati/vec4 1937075316, 0, 31;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 2830155488, 0, 82;
    %concati/vec4 3200828136, 0, 32;
    %concati/vec4 3259024076, 0, 32;
    %concati/vec4 3905610816, 0, 32;
    %concati/vec4 4279381, 0, 23;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635510_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 70, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2830155464, 0, 74;
    %concati/vec4 3203187416, 0, 32;
    %concati/vec4 3536339138, 0, 32;
    %concati/vec4 3437808356, 0, 32;
    %concati/vec4 541150293, 0, 31;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635970_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2764761322, 0, 42;
    %concati/vec4 3839639784, 0, 32;
    %concati/vec4 3728773832, 0, 32;
    %concati/vec4 3637133506, 0, 32;
    %concati/vec4 3437808356, 0, 32;
    %concati/vec4 541150293, 0, 31;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %end;
S_000001c4e261dc00 .scope task, "test_alu_without_operands_command" "test_alu_without_operands_command" 2 272, 2 272 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.test_alu_without_operands_command ;
    %vpi_call 2 274 "$display", "\012--- Test 4: ALU Operation without Operands Command (0xDD) ---" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2419831994, 0, 32;
    %concati/vec4 3504270056, 0, 34;
    %concati/vec4 2168308117, 0, 33;
    %concati/vec4 3380984209, 0, 32;
    %concati/vec4 3431009725, 0, 32;
    %concati/vec4 3048572345, 0, 32;
    %concati/vec4 36, 0, 6;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 50;
    %concati/vec4 3829432984, 0, 32;
    %concati/vec4 2856361182, 0, 32;
    %concati/vec4 3040723073, 0, 33;
    %concati/vec4 3688586072, 0, 36;
    %concati/vec4 93796, 0, 18;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2191043136, 0, 114;
    %concati/vec4 2364202182, 0, 32;
    %concati/vec4 3906133724, 0, 32;
    %concati/vec4 2117458, 0, 23;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 90;
    %concati/vec4 3829432984, 0, 32;
    %concati/vec4 2856357098, 0, 32;
    %concati/vec4 3704023250, 0, 32;
    %concati/vec4 28526, 0, 15;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 2191043262, 0, 106;
    %concati/vec4 2325496012, 0, 32;
    %concati/vec4 3739500764, 0, 32;
    %concati/vec4 1865248624, 0, 31;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2634570_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2258147006, 0, 106;
    %concati/vec4 2325496012, 0, 32;
    %concati/vec4 3739500764, 0, 32;
    %concati/vec4 1865248624, 0, 31;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2634cf0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2191043262, 0, 98;
    %concati/vec4 2359991360, 0, 32;
    %concati/vec4 3437159488, 0, 32;
    %concati/vec4 3705559774, 0, 32;
    %concati/vec4 112, 0, 7;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e26341b0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 118, 0, 8;
    %store/vec4 v000001c4e2634610_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e2634890_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634890_0, 0, 1;
    %pushi/vec4 2194467018, 0, 58;
    %concati/vec4 3829432984, 0, 32;
    %concati/vec4 2856361182, 0, 32;
    %concati/vec4 3040723073, 0, 33;
    %concati/vec4 2469108651, 0, 33;
    %concati/vec4 3188, 0, 13;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 2830155488, 0, 34;
    %concati/vec4 3200828136, 0, 32;
    %concati/vec4 3259024076, 0, 32;
    %concati/vec4 3905610816, 0, 32;
    %concati/vec4 2191043136, 0, 32;
    %concati/vec4 3705559774, 0, 32;
    %concati/vec4 112, 0, 7;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635510_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 118, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 3695241438, 0, 34;
    %concati/vec4 2166722993, 0, 33;
    %concati/vec4 2491516313, 0, 32;
    %concati/vec4 3516254337, 0, 32;
    %concati/vec4 2787807287, 0, 37;
    %concati/vec4 1865248624, 0, 33;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %end;
S_000001c4e261dd90 .scope task, "test_clk_div_enable" "test_clk_div_enable" 2 323, 2 323 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.test_clk_div_enable ;
    %vpi_call 2 325 "$display", "\012--- Test 6: Clock Divider Enable ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_8.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 3336099518, 0, 58;
    %concati/vec4 3369266366, 0, 32;
    %concati/vec4 3403432130, 0, 32;
    %concati/vec4 3639526130, 0, 32;
    %concati/vec4 3863007442, 0, 32;
    %concati/vec4 26472, 0, 15;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635bf0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %end;
S_000001c4e261df20 .scope task, "test_fifo_full_condition" "test_fifo_full_condition" 2 336, 2 336 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.test_fifo_full_condition ;
    %vpi_call 2 338 "$display", "\012--- Test 7: FIFO Full Condition ---" {0 0 0};
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2760655012, 0, 66;
    %concati/vec4 3401762880, 0, 32;
    %concati/vec4 3437159488, 0, 32;
    %concati/vec4 2358414494, 0, 32;
    %concati/vec4 2177996237, 0, 33;
    %concati/vec4 52, 0, 6;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2760654978, 0, 42;
    %concati/vec4 3368608970, 0, 32;
    %concati/vec4 3873849548, 0, 32;
    %concati/vec4 3739500684, 0, 32;
    %concati/vec4 2458689088, 0, 32;
    %concati/vec4 1952805748, 0, 31;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v000001c4e2634c50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e2634e30_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e26342f0_0, 0, 1;
    %pushi/vec4 2830155464, 0, 34;
    %concati/vec4 3203187416, 0, 32;
    %concati/vec4 3536339182, 0, 32;
    %concati/vec4 3502955584, 0, 32;
    %concati/vec4 2358414494, 0, 32;
    %concati/vec4 2174342577, 0, 33;
    %concati/vec4 44, 0, 6;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635970_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e26342f0_0, 0, 1;
    %pushi/vec4 3203187416, 0, 34;
    %concati/vec4 3536339182, 0, 32;
    %concati/vec4 3502955584, 0, 32;
    %concati/vec4 2358414494, 0, 32;
    %concati/vec4 2176433616, 0, 33;
    %concati/vec4 2174342577, 0, 32;
    %concati/vec4 44, 0, 6;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635970_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %end;
S_000001c4e261e0b0 .scope task, "test_invalid_command" "test_invalid_command" 2 309, 2 309 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.test_invalid_command ;
    %vpi_call 2 311 "$display", "\012--- Test 5: Invalid Command ---" {0 0 0};
    %pushi/vec4 153, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2463952066, 0, 114;
    %concati/vec4 3637692480, 0, 32;
    %concati/vec4 2262751962, 0, 32;
    %concati/vec4 6385252, 0, 23;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 66;
    %concati/vec4 3829437148, 0, 32;
    %concati/vec4 3972192466, 0, 32;
    %concati/vec4 3359672030, 0, 32;
    %concati/vec4 3671769820, 0, 32;
    %concati/vec4 100, 0, 7;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %end;
S_000001c4e261e240 .scope task, "test_rf_read_command" "test_rf_read_command" 2 175, 2 175 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.test_rf_read_command ;
    %vpi_call 2 177 "$display", "\012--- Test 2: Register File Read Command (0xBB) ---" {0 0 0};
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2760655012, 0, 114;
    %concati/vec4 3401762880, 0, 32;
    %concati/vec4 2262751962, 0, 32;
    %concati/vec4 6385252, 0, 23;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 66;
    %concati/vec4 3829441676, 0, 32;
    %concati/vec4 2169083269, 0, 33;
    %concati/vec4 2424376765, 0, 32;
    %concati/vec4 3048572345, 0, 32;
    %concati/vec4 36, 0, 6;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2760655012, 0, 114;
    %concati/vec4 3401762880, 0, 32;
    %concati/vec4 2194196708, 0, 32;
    %concati/vec4 6648691, 0, 23;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 66;
    %concati/vec4 3829441676, 0, 32;
    %concati/vec4 2169083269, 0, 33;
    %concati/vec4 2424374673, 0, 32;
    %concati/vec4 2445907405, 0, 32;
    %concati/vec4 51, 0, 6;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 2764606108, 0, 106;
    %concati/vec4 2173818313, 0, 33;
    %concati/vec4 2780404865, 0, 32;
    %concati/vec4 845504868, 0, 30;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e26346b0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2194196708, 0, 82;
    %concati/vec4 3404129856, 0, 32;
    %concati/vec4 3370837202, 0, 32;
    %concati/vec4 3704504548, 0, 32;
    %concati/vec4 6644068, 0, 23;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2634250_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001c4e2634c50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e2634e30_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634e30_0, 0, 1;
    %pushi/vec4 2194467018, 0, 66;
    %concati/vec4 3829441738, 0, 32;
    %concati/vec4 3267903624, 0, 32;
    %concati/vec4 3270033984, 0, 32;
    %concati/vec4 2898450642, 0, 32;
    %concati/vec4 100, 0, 7;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 2830155488, 0, 74;
    %concati/vec4 3200828136, 0, 32;
    %concati/vec4 3259024076, 0, 32;
    %concati/vec4 3905610816, 0, 32;
    %concati/vec4 1919246692, 0, 31;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635510_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2830155464, 0, 66;
    %concati/vec4 3203187416, 0, 32;
    %concati/vec4 3536339138, 0, 32;
    %concati/vec4 3437808356, 0, 32;
    %concati/vec4 2177471877, 0, 33;
    %concati/vec4 36, 0, 6;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635970_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2764761322, 0, 34;
    %concati/vec4 3839639784, 0, 32;
    %concati/vec4 3728773832, 0, 32;
    %concati/vec4 3637133506, 0, 32;
    %concati/vec4 3437808356, 0, 32;
    %concati/vec4 2177471877, 0, 33;
    %concati/vec4 36, 0, 6;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %end;
S_000001c4e261e3d0 .scope task, "test_rf_write_command" "test_rf_write_command" 2 137, 2 137 0, S_000001c4e2560290;
 .timescale -9 -12;
TD_SYS_CTRL_TB.test_rf_write_command ;
    %vpi_call 2 139 "$display", "\012--- Test 1: Register File Write Command (0xAA) ---" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2760655022, 0, 106;
    %concati/vec4 3839027402, 0, 32;
    %concati/vec4 2165161397, 0, 33;
    %concati/vec4 761359972, 0, 30;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 58;
    %concati/vec4 3829441676, 0, 32;
    %concati/vec4 2170407333, 0, 33;
    %concati/vec4 3516170509, 0, 32;
    %concati/vec4 3182802309, 0, 32;
    %concati/vec4 11876, 0, 14;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2760654978, 0, 154;
    %concati/vec4 3368608970, 0, 32;
    %concati/vec4 29555, 0, 15;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 106;
    %concati/vec4 3829441676, 0, 32;
    %concati/vec4 2164625809, 0, 33;
    %concati/vec4 845509491, 0, 30;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000001c4e2635c90_0, 0, 8;
    %pushi/vec4 2760654984, 0, 178;
    %concati/vec4 6386785, 0, 23;
    %store/vec4 v000001c4e2635b50_0, 0, 201;
    %fork TD_SYS_CTRL_TB.send_rx_data, S_000001c4e261d8e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 130;
    %concati/vec4 3829441676, 0, 32;
    %concati/vec4 2165409233, 0, 33;
    %concati/vec4 33, 0, 6;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 2934213276, 0, 98;
    %concati/vec4 2173818313, 0, 33;
    %concati/vec4 2780404865, 0, 32;
    %concati/vec4 3720979921, 0, 32;
    %concati/vec4 37, 0, 6;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635fb0_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2194196708, 0, 74;
    %concati/vec4 3404129856, 0, 32;
    %concati/vec4 3370837202, 0, 32;
    %concati/vec4 3704504558, 0, 32;
    %concati/vec4 1919513701, 0, 31;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2634250_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 2934212802, 0, 82;
    %concati/vec4 3905044680, 0, 32;
    %concati/vec4 3940864732, 0, 32;
    %concati/vec4 3460361956, 0, 32;
    %concati/vec4 6911077, 0, 23;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635010_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2194467018, 0, 66;
    %concati/vec4 3829444324, 0, 32;
    %concati/vec4 3538471488, 0, 32;
    %concati/vec4 2665532132, 0, 32;
    %concati/vec4 3270038238, 0, 32;
    %concati/vec4 110, 0, 7;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %pushi/vec4 2830155464, 0, 58;
    %concati/vec4 3203187416, 0, 32;
    %concati/vec4 3536339144, 0, 32;
    %concati/vec4 3940864732, 0, 32;
    %concati/vec4 3460359882, 0, 32;
    %concati/vec4 28260, 0, 15;
    %store/vec4 v000001c4e2635f10_0, 0, 201;
    %load/vec4 v000001c4e2635970_0;
    %pad/u 32;
    %store/vec4 v000001c4e261ca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e261cba0_0, 0, 32;
    %fork TD_SYS_CTRL_TB.check_signal, S_000001c4e25d9a90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c4e2634110_0, 0, 32;
    %fork TD_SYS_CTRL_TB.wait_clock_cycles, S_000001c4e261e560;
    %join;
    %pushi/vec4 2764761322, 0, 122;
    %concati/vec4 3839639784, 0, 32;
    %concati/vec4 3728773832, 0, 32;
    %concati/vec4 27749, 0, 15;
    %store/vec4 v000001c4e261d3c0_0, 0, 201;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261c6a0_0, 0, 4;
    %fork TD_SYS_CTRL_TB.check_fsm_state, S_000001c4e25d9900;
    %join;
    %end;
S_000001c4e261e560 .scope task, "wait_clock_cycles" "wait_clock_cycles" 2 381, 2 381 0, S_000001c4e2560290;
 .timescale -9 -12;
v000001c4e2634110_0 .var/i "cycles", 31 0;
TD_SYS_CTRL_TB.wait_clock_cycles ;
    %load/vec4 v000001c4e2634110_0;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c4e25c4570;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001c4e2563300;
T_14 ;
    %wait E_000001c4e25c7eb0;
    %load/vec4 v000001c4e261d320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c4e261c9c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001c4e261d1e0_0;
    %assign/vec4 v000001c4e261c9c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c4e2563300;
T_15 ;
    %wait E_000001c4e25c4730;
    %load/vec4 v000001c4e261c9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.12;
T_15.0 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.14;
T_15.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.14 ;
    %jmp T_15.12;
T_15.1 ;
    %load/vec4 v000001c4e261c600_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.20;
T_15.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.20;
T_15.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15.12;
T_15.2 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.21, 8;
    %load/vec4 v000001c4e261c600_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_15.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.24;
T_15.23 ;
    %load/vec4 v000001c4e261c600_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_15.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.26;
T_15.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.26 ;
T_15.24 ;
    %jmp T_15.22;
T_15.21 ;
    %load/vec4 v000001c4e261c9c0_0;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.22 ;
    %jmp T_15.12;
T_15.3 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.28;
T_15.27 ;
    %load/vec4 v000001c4e261c9c0_0;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.28 ;
    %jmp T_15.12;
T_15.4 ;
    %load/vec4 v000001c4e261d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.30;
T_15.29 ;
    %load/vec4 v000001c4e261c9c0_0;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.30 ;
    %jmp T_15.12;
T_15.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.12;
T_15.6 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.32;
T_15.31 ;
    %load/vec4 v000001c4e261c9c0_0;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.32 ;
    %jmp T_15.12;
T_15.7 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.34;
T_15.33 ;
    %load/vec4 v000001c4e261c9c0_0;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.34 ;
    %jmp T_15.12;
T_15.8 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.36;
T_15.35 ;
    %load/vec4 v000001c4e261c9c0_0;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.36 ;
    %jmp T_15.12;
T_15.9 ;
    %load/vec4 v000001c4e261ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.38;
T_15.37 ;
    %load/vec4 v000001c4e261c9c0_0;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.38 ;
    %jmp T_15.12;
T_15.10 ;
    %load/vec4 v000001c4e261cc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.39, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
    %jmp T_15.40;
T_15.39 ;
    %load/vec4 v000001c4e261c9c0_0;
    %store/vec4 v000001c4e261d1e0_0, 0, 4;
T_15.40 ;
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001c4e2563300;
T_16 ;
    %wait E_000001c4e25c4630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2533160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e25a9350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e261cce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e261d460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e261d000_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c4e261cec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e261c880_0, 0, 1;
    %load/vec4 v000001c4e261c740_0;
    %store/vec4 v000001c4e25af3f0_0, 0, 4;
    %load/vec4 v000001c4e261d0a0_0;
    %store/vec4 v000001c4e261d280_0, 0, 8;
    %load/vec4 v000001c4e261c9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %jmp T_16.12;
T_16.0 ;
    %jmp T_16.12;
T_16.1 ;
    %jmp T_16.12;
T_16.2 ;
    %jmp T_16.12;
T_16.3 ;
    %jmp T_16.12;
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e261d000_0, 0, 1;
    %load/vec4 v000001c4e261c740_0;
    %store/vec4 v000001c4e25af3f0_0, 0, 4;
    %jmp T_16.12;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e261d460_0, 0, 1;
    %load/vec4 v000001c4e261c740_0;
    %store/vec4 v000001c4e25af3f0_0, 0, 4;
    %load/vec4 v000001c4e261d0a0_0;
    %store/vec4 v000001c4e261d280_0, 0, 8;
    %jmp T_16.12;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e261d460_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4e25af3f0_0, 0, 4;
    %load/vec4 v000001c4e261cd80_0;
    %store/vec4 v000001c4e261d280_0, 0, 8;
    %jmp T_16.12;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e261d460_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c4e25af3f0_0, 0, 4;
    %load/vec4 v000001c4e261cd80_0;
    %store/vec4 v000001c4e261d280_0, 0, 8;
    %jmp T_16.12;
T_16.8 ;
    %jmp T_16.12;
T_16.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e261cce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e2533160_0, 0, 1;
    %load/vec4 v000001c4e25ba3d0_0;
    %store/vec4 v000001c4e25a9350_0, 0, 4;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v000001c4e261cc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %load/vec4 v000001c4e261d140_0;
    %store/vec4 v000001c4e261cec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4e261c880_0, 0, 1;
T_16.13 ;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001c4e2563300;
T_17 ;
    %wait E_000001c4e25c7eb0;
    %load/vec4 v000001c4e261d320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c4e261c740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c4e261d0a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c4e25ba3d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c4e261d140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c4e261c600_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001c4e261c9c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %jmp T_17.10;
T_17.2 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v000001c4e261cd80_0;
    %assign/vec4 v000001c4e261c600_0, 0;
T_17.11 ;
    %jmp T_17.10;
T_17.3 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v000001c4e261cd80_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001c4e261c740_0, 0;
T_17.13 ;
    %jmp T_17.10;
T_17.4 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %load/vec4 v000001c4e261cd80_0;
    %assign/vec4 v000001c4e261d0a0_0, 0;
T_17.15 ;
    %jmp T_17.10;
T_17.5 ;
    %load/vec4 v000001c4e261d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %load/vec4 v000001c4e261c7e0_0;
    %assign/vec4 v000001c4e261d140_0, 0;
T_17.17 ;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v000001c4e261d0a0_0;
    %assign/vec4 v000001c4e261d140_0, 0;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v000001c4e261c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.19, 8;
    %load/vec4 v000001c4e261cd80_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001c4e25ba3d0_0, 0;
T_17.19 ;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v000001c4e261ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.21, 8;
    %load/vec4 v000001c4e2532f50_0;
    %assign/vec4 v000001c4e261d140_0, 0;
T_17.21 ;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c4e2560290;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e26355b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e2634a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4e2634d90_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_000001c4e2560290;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4e2634ed0_0, 0, 1;
T_19.0 ;
    %delay 10000, 0;
    %load/vec4 v000001c4e2634ed0_0;
    %inv;
    %store/vec4 v000001c4e2634ed0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_000001c4e2560290;
T_20 ;
    %vpi_call 2 72 "$display", "=== SYS_CTRL Self-Checking Testbench Started ===" {0 0 0};
    %vpi_call 2 73 "$display", "Time: %0t", $time {0 0 0};
    %fork TD_SYS_CTRL_TB.initialize_signals, S_000001c4e25d9c20;
    %join;
    %fork TD_SYS_CTRL_TB.reset_sequence, S_000001c4e261d750;
    %join;
    %fork TD_SYS_CTRL_TB.test_rf_write_command, S_000001c4e261e3d0;
    %join;
    %fork TD_SYS_CTRL_TB.test_rf_read_command, S_000001c4e261e240;
    %join;
    %fork TD_SYS_CTRL_TB.test_alu_with_operands_command, S_000001c4e261da70;
    %join;
    %fork TD_SYS_CTRL_TB.test_alu_without_operands_command, S_000001c4e261dc00;
    %join;
    %fork TD_SYS_CTRL_TB.test_invalid_command, S_000001c4e261e0b0;
    %join;
    %fork TD_SYS_CTRL_TB.test_clk_div_enable, S_000001c4e261dd90;
    %join;
    %fork TD_SYS_CTRL_TB.test_fifo_full_condition, S_000001c4e261df20;
    %join;
    %fork TD_SYS_CTRL_TB.print_test_results, S_000001c4e261d5c0;
    %join;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SYS_CNTRL_tb.v";
    "./SYS_CNTRL.v";
