vhdl xil_defaultlib  \
"../../../../PROJECT.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.vhdl" \

nosort
