`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2024/08/30 14:28:05
// Design Name: 
// Module Name: matrixKeyboard
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

//锟斤拷锟斤拷锟斤拷锟缴锟斤17
//锟斤拷锟诫：clk 时锟斤拷锟脚猴拷 reset_n 锟斤拷位锟脚猴拷 row[3:0] 锟斤拷锟脚猴拷
//锟斤拷锟斤拷锟col 锟斤拷锟脚猴拷 key_vaild 锟斤拷锟斤拷锟斤拷效锟脚猴拷 key_code[3:0] 锟斤拷锟斤拷锟斤拷锟斤拷
module matrixKeyboard(
	input clk,  //50MHZ
	input reset_n, //锟斤拷位锟竭碉拷平锟斤拷效
	input [3:0] row,  //锟斤拷
	output reg [3:0] col,   //锟斤拷
	output key_vaild,
	output reg [3:0] key_code  //锟斤拷值
    );
    reg key_flag; //锟斤拷锟斤拷锟斤拷志位
    reg [2:0]state=0;  //状态锟斤拷状态
    reg clk_500khz;  //500KHZ时锟斤拷锟脚猴拷
    reg [5:0] counter;  //锟斤拷锟斤拷锟斤拷
    reg [3:0] col_reg;  //锟侥达拷扫锟斤拷锟斤拷值
	reg [3:0] row_reg;  //锟侥达拷扫锟斤拷锟斤拷值
    localparam counterN =50 ;
    //localparam counterN=2 ;
    assign key_vaild = key_flag;
    always @(posedge clk ) begin
        if(!reset_n) begin
            clk_500khz <= 0;
            counter <= 0;
        end
        else if(counter<counterN) begin
            counter <= counter + 1;
        end
        else begin
            clk_500khz <= ~clk_500khz;
            counter <= 0;
        end
    end

    always @(posedge clk_500khz) begin
        if(!reset_n) begin
            col <= 4'b0000;
            state<=0;
        end
        else begin
            case(state)//扫锟借开始
                0: begin
                    col <= 4'b0000;
                    key_flag<=1'b0;
                    if(row[3:0]!=4'b1111) begin state<=1;col[3:0]<=4'b1110;end //锟叫硷拷锟斤拷锟铰ｏ拷扫锟斤拷锟揭伙拷锟17
                    else state<=0;
                end
                1: begin
                    if(row[3:0]!=4'b1111) begin state<=5;end   //锟叫讹拷锟角凤拷锟角碉拷一锟斤拷
				    else  begin state<=2;col[3:0]<=4'b1101;end  //扫锟斤拷诙锟斤拷锟17
                end
                2:	begin    
                if(row[3:0]!=4'b1111) begin state<=5;end    //锟叫讹拷锟角凤拷锟角第讹拷锟斤拷
                else  begin state<=3;col[3:0]<=4'b1011;end  //扫锟斤拷锟斤拷锟斤拷锟17
                end
                3:   begin    
				if(row[3:0]!=4'b1111) begin state<=5;end   //锟叫讹拷锟角凤拷锟角碉拷锟斤拷一锟斤拷
				else  begin state<=4;col[3:0]<=4'b0111;end  //扫锟斤拷锟斤拷锟斤拷锟17
                end
                
                4:  begin    
                    if(row[3:0]!=4'b1111) begin state<=5;end  //锟叫讹拷锟角凤拷锟角碉拷一锟斤拷
                    else  state<=0;
                end

                5:  begin  
                    if(row[3:0]!=4'b1111) 
                        begin
                            col_reg<=col;  //锟斤拷锟斤拷扫锟斤拷锟斤拷值
                            row_reg<=row;  //锟斤拷锟斤拷扫锟斤拷锟斤拷值
                            state<=5;
                            key_flag<=1'b1;  //锟叫硷拷锟斤拷锟斤拷
                        end             
                    else
                        begin state<=0;end
                end    
		endcase
        end
    end

    always @(clk_500khz or col_reg or row_reg)
    begin
      if(key_flag==1'b1) 
        begin
            case ({row_reg,col_reg})
                 8'b1110_1110:key_code<=4'H0;
                 8'b1110_1101:key_code<=4'H1;
                 8'b1110_1011:key_code<=4'H2;
                 8'b1110_0111:key_code<=4'H3;
                 8'b1101_1110:key_code<=4'H4;
                 8'b1101_1101:key_code<=4'H5;
                 8'b1101_1011:key_code<=4'H6;
                 8'b1101_0111:key_code<=4'H7;
                 8'b1011_1110:key_code<=4'H8;
                 8'b1011_1101:key_code<=4'H9;
                 8'b1011_1011:key_code<=4'Ha;
                 8'b1011_0111:key_code<=4'Hb;
                 8'b0111_1110:key_code<=4'Hc;
                 8'b0111_1101:key_code<=4'Hd;
                 8'b0111_1011:key_code<=4'He;
                 8'b0111_0111:key_code<=4'Hf;     
            endcase 
        end   
   end
endmodule
