/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module add_shifted_input_to_the_mul_output(clk, reset, subtract_i, A, B, acc_fir, P);
  input [3:0] acc_fir;
  input [19:0] A;
  output [37:0] P;
  input clk;
  input reset;
  input [17:0] B;
  input subtract_i;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7090 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7089 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7088 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7087 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7086 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7085 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7084 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7083 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7082 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7081 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7080 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7079 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7078 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7077 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7076 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7075 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7074 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7073 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7072 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7071 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7070 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7069 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7068 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7067 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7066 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7065 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7064 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7063 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7062 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7061 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7060 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7059 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7058 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7057 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7056 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7055 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7054 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7053 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7052 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7051 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7050 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7049 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7048 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7047 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7046 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.20-2.30" *)
  wire \$auto$rs_design_edit.cc:820:execute$7092.subtract_i ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$reset ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$subtract_i ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:11.21-11.30" *)
  wire [37:0] \$auto$rs_design_edit.cc:820:execute$7092.shift_out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.13-2.18" *)
  wire \$auto$rs_design_edit.cc:820:execute$7092.reset ;
  wire [3:0] \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$acc_fir ;
  wire [19:0] \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$A ;
  wire [17:0] \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:3.22-3.23" *)
  wire [19:0] \$auto$rs_design_edit.cc:820:execute$7092.A ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.8-2.11" *)
  wire \$auto$rs_design_edit.cc:820:execute$7092.clk ;
  wire [37:0] \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$clkbufmap.cc:298:execute$6790 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:5.14-5.21" *)
  wire [3:0] \$auto$rs_design_edit.cc:820:execute$7092.acc_fir ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:6.27-6.28" *)
  wire [37:0] \$auto$rs_design_edit.cc:820:execute$7092.P ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:4.22-4.23" *)
  wire [17:0] \$auto$rs_design_edit.cc:820:execute$7092.B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:5.14-5.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:5.14-5.21" *)
  wire [3:0] acc_fir;
  wire \$iopadmap$subtract_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:3.22-3.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:3.22-3.23" *)
  wire [19:0] A;
  wire [37:0] \$iopadmap$P ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:6.27-6.28" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:6.27-6.28" *)
  wire [37:0] P;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.8-2.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.8-2.11" *)
  wire clk;
  wire [17:0] \$iopadmap$B ;
  wire \$iopadmap$reset ;
  wire [3:0] \$iopadmap$acc_fir ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.13-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.13-2.18" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:4.22-4.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:4.22-4.23" *)
  wire [17:0] B;
  wire \$iopadmap$clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.20-2.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:2.20-2.30" *)
  wire subtract_i;
  wire \$auto$clkbufmap.cc:298:execute$6790 ;
  wire \$auto$rs_design_edit.cc:568:execute$7046 ;
  wire \$auto$rs_design_edit.cc:568:execute$7047 ;
  wire \$auto$rs_design_edit.cc:568:execute$7048 ;
  wire \$auto$rs_design_edit.cc:568:execute$7049 ;
  wire \$auto$rs_design_edit.cc:568:execute$7050 ;
  wire \$auto$rs_design_edit.cc:568:execute$7051 ;
  wire \$auto$rs_design_edit.cc:568:execute$7052 ;
  wire \$auto$rs_design_edit.cc:568:execute$7053 ;
  wire \$auto$rs_design_edit.cc:568:execute$7054 ;
  wire \$auto$rs_design_edit.cc:568:execute$7055 ;
  wire \$auto$rs_design_edit.cc:568:execute$7056 ;
  wire \$auto$rs_design_edit.cc:568:execute$7057 ;
  wire \$auto$rs_design_edit.cc:568:execute$7058 ;
  wire \$auto$rs_design_edit.cc:568:execute$7059 ;
  wire \$auto$rs_design_edit.cc:568:execute$7060 ;
  wire \$auto$rs_design_edit.cc:568:execute$7061 ;
  wire \$auto$rs_design_edit.cc:568:execute$7062 ;
  wire \$auto$rs_design_edit.cc:568:execute$7063 ;
  wire \$auto$rs_design_edit.cc:568:execute$7064 ;
  wire \$auto$rs_design_edit.cc:568:execute$7065 ;
  wire \$auto$rs_design_edit.cc:568:execute$7066 ;
  wire \$auto$rs_design_edit.cc:568:execute$7067 ;
  wire \$auto$rs_design_edit.cc:568:execute$7068 ;
  wire \$auto$rs_design_edit.cc:568:execute$7069 ;
  wire \$auto$rs_design_edit.cc:568:execute$7070 ;
  wire \$auto$rs_design_edit.cc:568:execute$7071 ;
  wire \$auto$rs_design_edit.cc:568:execute$7072 ;
  wire \$auto$rs_design_edit.cc:568:execute$7073 ;
  wire \$auto$rs_design_edit.cc:568:execute$7074 ;
  wire \$auto$rs_design_edit.cc:568:execute$7075 ;
  wire \$auto$rs_design_edit.cc:568:execute$7076 ;
  wire \$auto$rs_design_edit.cc:568:execute$7077 ;
  wire \$auto$rs_design_edit.cc:568:execute$7078 ;
  wire \$auto$rs_design_edit.cc:568:execute$7079 ;
  wire \$auto$rs_design_edit.cc:568:execute$7080 ;
  wire \$auto$rs_design_edit.cc:568:execute$7081 ;
  wire \$auto$rs_design_edit.cc:568:execute$7082 ;
  wire \$auto$rs_design_edit.cc:568:execute$7083 ;
  wire \$auto$rs_design_edit.cc:568:execute$7084 ;
  wire \$auto$rs_design_edit.cc:568:execute$7085 ;
  wire \$auto$rs_design_edit.cc:568:execute$7086 ;
  wire \$auto$rs_design_edit.cc:568:execute$7087 ;
  wire \$auto$rs_design_edit.cc:568:execute$7088 ;
  wire \$auto$rs_design_edit.cc:568:execute$7089 ;
  wire \$auto$rs_design_edit.cc:568:execute$7090 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_17  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [17]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_18  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [18]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_19  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [19]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [2]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_20  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [20]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_21  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [21]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_22  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [22]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_23  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [23]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_24  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [24]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_25  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [25]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_26  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [26]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_27  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [27]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_28  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [28]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_29  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [29]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_3  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [3]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_30  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [30]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_31  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [31]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_32  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [32]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_33  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [33]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_34  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [34]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_35  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [35]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_36  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [36]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_37  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [37]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_4  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [4]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_5  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [5]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_6  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [6]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_7  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [7]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_8  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [8]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_9  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [9]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.acc_fir  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7084 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.acc_fir [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$acc_fir [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.acc_fir_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7085 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.acc_fir [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$acc_fir [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.acc_fir_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7086 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.acc_fir [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$acc_fir [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.acc_fir_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7087 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.acc_fir [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$acc_fir [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7088 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7089 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.subtract_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7090 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.subtract_i ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$subtract_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$clkbufmap.cc:265:execute$6788  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$clkbufmap.cc:298:execute$6790 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [0]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7046 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_1  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [1]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7047 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_10  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [10]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7048 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_11  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [11]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7049 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_12  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [12]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7050 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_13  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [13]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7051 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_14  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [14]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7052 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_15  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [15]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7053 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_16  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [16]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7054 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_17  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [17]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7055 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_18  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [18]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7056 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7057 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [19]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_2  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [2]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7058 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_3  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [3]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7059 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_4  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [4]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7060 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_5  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [5]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7061 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_6  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [6]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7062 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_7  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [7]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7063 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_8  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [8]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7064 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.A_9  (
    .O(\$auto$rs_design_edit.cc:820:execute$7092.shift_out [37]),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.A [9]),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7065 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7066 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7067 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7068 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [10]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7069 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [11]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7070 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [12]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7071 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [13]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7072 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [14]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7073 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [15]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7074 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [16]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7075 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [17]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7076 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7077 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7078 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7079 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [5]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7080 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [6]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7081 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [7]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7082 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [8]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.B_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7083 ),
    .I(\$auto$rs_design_edit.cc:820:execute$7092.B [9]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [1]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_10  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [10]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_11  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [11]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_12  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [12]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_13  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [13]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_14  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [14]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_15  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [15]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_12_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$add_shifted_input_to_the_mul_output.P_16  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P [16]),
    .O(\$auto$rs_design_edit.cc:820:execute$7092.P [16])
  );
  fabric_add_shifted_input_to_the_mul_output \$auto$rs_design_edit.cc:818:execute$7091  (
    .\$auto$rs_design_edit.cc:568:execute$7090 (\$auto$rs_design_edit.cc:568:execute$7090 ),
    .\$auto$rs_design_edit.cc:568:execute$7089 (\$auto$rs_design_edit.cc:568:execute$7089 ),
    .\$auto$rs_design_edit.cc:568:execute$7088 (\$auto$rs_design_edit.cc:568:execute$7088 ),
    .\$auto$rs_design_edit.cc:568:execute$7087 (\$auto$rs_design_edit.cc:568:execute$7087 ),
    .\$auto$rs_design_edit.cc:568:execute$7086 (\$auto$rs_design_edit.cc:568:execute$7086 ),
    .\$auto$rs_design_edit.cc:568:execute$7085 (\$auto$rs_design_edit.cc:568:execute$7085 ),
    .\$auto$rs_design_edit.cc:568:execute$7084 (\$auto$rs_design_edit.cc:568:execute$7084 ),
    .\$auto$rs_design_edit.cc:568:execute$7083 (\$auto$rs_design_edit.cc:568:execute$7083 ),
    .\$auto$rs_design_edit.cc:568:execute$7082 (\$auto$rs_design_edit.cc:568:execute$7082 ),
    .\$auto$rs_design_edit.cc:568:execute$7081 (\$auto$rs_design_edit.cc:568:execute$7081 ),
    .\$auto$rs_design_edit.cc:568:execute$7080 (\$auto$rs_design_edit.cc:568:execute$7080 ),
    .\$auto$rs_design_edit.cc:568:execute$7079 (\$auto$rs_design_edit.cc:568:execute$7079 ),
    .\$auto$rs_design_edit.cc:568:execute$7078 (\$auto$rs_design_edit.cc:568:execute$7078 ),
    .\$auto$rs_design_edit.cc:568:execute$7077 (\$auto$rs_design_edit.cc:568:execute$7077 ),
    .\$auto$rs_design_edit.cc:568:execute$7076 (\$auto$rs_design_edit.cc:568:execute$7076 ),
    .\$auto$rs_design_edit.cc:568:execute$7075 (\$auto$rs_design_edit.cc:568:execute$7075 ),
    .\$auto$rs_design_edit.cc:568:execute$7074 (\$auto$rs_design_edit.cc:568:execute$7074 ),
    .\$auto$rs_design_edit.cc:568:execute$7073 (\$auto$rs_design_edit.cc:568:execute$7073 ),
    .\$auto$rs_design_edit.cc:568:execute$7072 (\$auto$rs_design_edit.cc:568:execute$7072 ),
    .\$auto$rs_design_edit.cc:568:execute$7071 (\$auto$rs_design_edit.cc:568:execute$7071 ),
    .\$auto$rs_design_edit.cc:568:execute$7070 (\$auto$rs_design_edit.cc:568:execute$7070 ),
    .\$auto$rs_design_edit.cc:568:execute$7069 (\$auto$rs_design_edit.cc:568:execute$7069 ),
    .\$auto$rs_design_edit.cc:568:execute$7068 (\$auto$rs_design_edit.cc:568:execute$7068 ),
    .\$auto$rs_design_edit.cc:568:execute$7067 (\$auto$rs_design_edit.cc:568:execute$7067 ),
    .\$auto$rs_design_edit.cc:568:execute$7066 (\$auto$rs_design_edit.cc:568:execute$7066 ),
    .\$auto$rs_design_edit.cc:568:execute$7065 (\$auto$rs_design_edit.cc:568:execute$7065 ),
    .\$auto$rs_design_edit.cc:568:execute$7064 (\$auto$rs_design_edit.cc:568:execute$7064 ),
    .\$auto$rs_design_edit.cc:568:execute$7063 (\$auto$rs_design_edit.cc:568:execute$7063 ),
    .\$auto$rs_design_edit.cc:568:execute$7062 (\$auto$rs_design_edit.cc:568:execute$7062 ),
    .\$auto$rs_design_edit.cc:568:execute$7061 (\$auto$rs_design_edit.cc:568:execute$7061 ),
    .\$auto$rs_design_edit.cc:568:execute$7060 (\$auto$rs_design_edit.cc:568:execute$7060 ),
    .\$auto$rs_design_edit.cc:568:execute$7059 (\$auto$rs_design_edit.cc:568:execute$7059 ),
    .\$auto$rs_design_edit.cc:568:execute$7058 (\$auto$rs_design_edit.cc:568:execute$7058 ),
    .\$auto$rs_design_edit.cc:568:execute$7057 (\$auto$rs_design_edit.cc:568:execute$7057 ),
    .\$auto$rs_design_edit.cc:568:execute$7056 (\$auto$rs_design_edit.cc:568:execute$7056 ),
    .\$auto$rs_design_edit.cc:568:execute$7055 (\$auto$rs_design_edit.cc:568:execute$7055 ),
    .\$auto$rs_design_edit.cc:568:execute$7054 (\$auto$rs_design_edit.cc:568:execute$7054 ),
    .\$auto$rs_design_edit.cc:568:execute$7053 (\$auto$rs_design_edit.cc:568:execute$7053 ),
    .\$auto$rs_design_edit.cc:568:execute$7052 (\$auto$rs_design_edit.cc:568:execute$7052 ),
    .\$auto$rs_design_edit.cc:568:execute$7051 (\$auto$rs_design_edit.cc:568:execute$7051 ),
    .\$auto$rs_design_edit.cc:568:execute$7050 (\$auto$rs_design_edit.cc:568:execute$7050 ),
    .\$auto$rs_design_edit.cc:568:execute$7049 (\$auto$rs_design_edit.cc:568:execute$7049 ),
    .\$auto$rs_design_edit.cc:568:execute$7048 (\$auto$rs_design_edit.cc:568:execute$7048 ),
    .\$auto$rs_design_edit.cc:568:execute$7047 (\$auto$rs_design_edit.cc:568:execute$7047 ),
    .\$auto$rs_design_edit.cc:568:execute$7046 (\$auto$rs_design_edit.cc:568:execute$7046 ),
    .\$auto$clkbufmap.cc:298:execute$6790 (\$auto$clkbufmap.cc:298:execute$6790 ),
    .\$iopadmap$B (\$iopadmap$B ),
    .\$iopadmap$P (\$iopadmap$P ),
    .\$iopadmap$acc_fir (\$iopadmap$acc_fir ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\$iopadmap$subtract_i (\$iopadmap$subtract_i )
  );
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7090  = \$auto$rs_design_edit.cc:568:execute$7090 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7089  = \$auto$rs_design_edit.cc:568:execute$7089 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7088  = \$auto$rs_design_edit.cc:568:execute$7088 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7087  = \$auto$rs_design_edit.cc:568:execute$7087 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7086  = \$auto$rs_design_edit.cc:568:execute$7086 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7085  = \$auto$rs_design_edit.cc:568:execute$7085 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7084  = \$auto$rs_design_edit.cc:568:execute$7084 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7083  = \$auto$rs_design_edit.cc:568:execute$7083 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7082  = \$auto$rs_design_edit.cc:568:execute$7082 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7081  = \$auto$rs_design_edit.cc:568:execute$7081 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7080  = \$auto$rs_design_edit.cc:568:execute$7080 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7079  = \$auto$rs_design_edit.cc:568:execute$7079 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7078  = \$auto$rs_design_edit.cc:568:execute$7078 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7077  = \$auto$rs_design_edit.cc:568:execute$7077 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7076  = \$auto$rs_design_edit.cc:568:execute$7076 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7075  = \$auto$rs_design_edit.cc:568:execute$7075 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7074  = \$auto$rs_design_edit.cc:568:execute$7074 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7073  = \$auto$rs_design_edit.cc:568:execute$7073 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7072  = \$auto$rs_design_edit.cc:568:execute$7072 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7071  = \$auto$rs_design_edit.cc:568:execute$7071 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7070  = \$auto$rs_design_edit.cc:568:execute$7070 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7069  = \$auto$rs_design_edit.cc:568:execute$7069 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7068  = \$auto$rs_design_edit.cc:568:execute$7068 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7067  = \$auto$rs_design_edit.cc:568:execute$7067 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7066  = \$auto$rs_design_edit.cc:568:execute$7066 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7065  = \$auto$rs_design_edit.cc:568:execute$7065 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7064  = \$auto$rs_design_edit.cc:568:execute$7064 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7063  = \$auto$rs_design_edit.cc:568:execute$7063 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7062  = \$auto$rs_design_edit.cc:568:execute$7062 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7061  = \$auto$rs_design_edit.cc:568:execute$7061 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7060  = \$auto$rs_design_edit.cc:568:execute$7060 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7059  = \$auto$rs_design_edit.cc:568:execute$7059 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7058  = \$auto$rs_design_edit.cc:568:execute$7058 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7057  = \$auto$rs_design_edit.cc:568:execute$7057 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7056  = \$auto$rs_design_edit.cc:568:execute$7056 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7055  = \$auto$rs_design_edit.cc:568:execute$7055 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7054  = \$auto$rs_design_edit.cc:568:execute$7054 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7053  = \$auto$rs_design_edit.cc:568:execute$7053 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7052  = \$auto$rs_design_edit.cc:568:execute$7052 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7051  = \$auto$rs_design_edit.cc:568:execute$7051 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7050  = \$auto$rs_design_edit.cc:568:execute$7050 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7049  = \$auto$rs_design_edit.cc:568:execute$7049 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7048  = \$auto$rs_design_edit.cc:568:execute$7048 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7047  = \$auto$rs_design_edit.cc:568:execute$7047 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$rs_design_edit.cc:568:execute$7046  = \$auto$rs_design_edit.cc:568:execute$7046 ;
  assign \$auto$clkbufmap.cc:298:execute$6790  = \$flatten$auto$rs_design_edit.cc:820:execute$7092.$auto$clkbufmap.cc:298:execute$6790 ;
  assign \$iopadmap$B  = \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$B ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$P  = \$iopadmap$P ;
  assign \$iopadmap$acc_fir  = \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$acc_fir ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$reset ;
  assign \$iopadmap$subtract_i  = \$flatten$auto$rs_design_edit.cc:820:execute$7092.$iopadmap$subtract_i ;
  assign \$auto$rs_design_edit.cc:820:execute$7092.A  = A;
  assign \$auto$rs_design_edit.cc:820:execute$7092.B  = B;
  assign P = \$auto$rs_design_edit.cc:820:execute$7092.P ;
  assign \$auto$rs_design_edit.cc:820:execute$7092.acc_fir  = acc_fir;
  assign \$auto$rs_design_edit.cc:820:execute$7092.clk  = clk;
  assign \$auto$rs_design_edit.cc:820:execute$7092.reset  = reset;
  assign \$auto$rs_design_edit.cc:820:execute$7092.subtract_i  = subtract_i;
endmodule
