{
  "Top": "fft_top",
  "RtlTop": "fft_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["1024"],
        "interfaceRef": "in_r"
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["1024"],
        "interfaceRef": "out_r"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3195",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fft_top",
    "Version": "1.0",
    "DisplayName": "Fft_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["fft_top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dummy_proc_be.vhd",
      "impl\/vhdl\/dummy_proc_fe.vhd",
      "impl\/vhdl\/fft_config1_s.vhd",
      "impl\/vhdl\/fft_top_fadd_32nsbkb.vhd",
      "impl\/vhdl\/fft_top_fmul_32nscud.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d1024_A.vhd",
      "impl\/vhdl\/start_for_dummy_peOg.vhd",
      "impl\/vhdl\/start_for_fft_condEe.vhd",
      "impl\/vhdl\/fft_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dummy_proc_be.v",
      "impl\/verilog\/dummy_proc_fe.v",
      "impl\/verilog\/fft_config1_s.v",
      "impl\/verilog\/fft_top_fadd_32nsbkb.v",
      "impl\/verilog\/fft_top_fmul_32nscud.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/fifo_w32_d1024_A.v",
      "impl\/verilog\/start_for_dummy_peOg.v",
      "impl\/verilog\/start_for_fft_condEe.v",
      "impl\/verilog\/fft_top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fft_config1_s_core_ip.tcl",
      "impl\/misc\/fft_top_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/fft_top_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/gigo\/FPGA_Academy\/fft\/solution1\/.autopilot\/db\/fft_top.design.xml",
    "DebugDir": "\/home\/gigo\/FPGA_Academy\/fft\/solution1\/.debug",
    "ProtoInst": ["\/home\/gigo\/FPGA_Academy\/fft\/solution1\/.debug\/fft_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "fft_config1_s_core",
        "vlnv": "xilinx.com:ip:xfft",
        "params": "CONFIG.aclken true CONFIG.aresetn true CONFIG.butterfly_type use_luts CONFIG.channels 1 CONFIG.complex_mult_type use_mults_resources CONFIG.cyclic_prefix_insertion 0 CONFIG.data_format fixed_point CONFIG.implementation_options pipelined_streaming_io CONFIG.input_width 16 CONFIG.memory_options_data block_ram CONFIG.memory_options_hybrid 0 CONFIG.memory_options_phase_factors block_ram CONFIG.memory_options_reorder block_ram CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors 1 CONFIG.output_ordering natural_order CONFIG.ovflo 1 CONFIG.phase_factor_width 16 CONFIG.rounding_modes truncation CONFIG.run_time_configurable_transform_length 0 CONFIG.scaling_options scaled CONFIG.target_clock_frequency 100 CONFIG.throttle_scheme nonrealtime CONFIG.transform_length 1024 CONFIG.xk_index 0"
      },
      {
        "name": "fft_top_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_top_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "fft_top_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_top_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real float",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_r": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real float",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "in_r_dout": {
      "dir": "in",
      "width": "32"
    },
    "in_r_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_read": {
      "dir": "out",
      "width": "1"
    },
    "out_r_din": {
      "dir": "out",
      "width": "32"
    },
    "out_r_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_r_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fft_top",
      "Instances": [
        {
          "ModuleName": "dummy_proc_be",
          "InstanceName": "dummy_proc_be_U0"
        },
        {
          "ModuleName": "dummy_proc_fe",
          "InstanceName": "dummy_proc_fe_U0"
        },
        {
          "ModuleName": "fft_config1_s",
          "InstanceName": "fft_config1_U0"
        }
      ]
    },
    "Info": {
      "dummy_proc_fe": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_config1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dummy_proc_be": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dummy_proc_fe": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.816"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "LUT": "131",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "fft_config1_s": {
        "Latency": {
          "LatencyBest": "3195",
          "LatencyAvg": "3195",
          "LatencyWorst": "3195",
          "PipelineII": "3195",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.000"
        },
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "12",
          "FF": "9883",
          "LUT": "7835",
          "URAM": "0"
        }
      },
      "dummy_proc_be": {
        "Latency": {
          "LatencyBest": "1039",
          "LatencyAvg": "1039",
          "LatencyWorst": "1039",
          "PipelineII": "1039",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.657"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1037",
            "PipelineII": "1",
            "PipelineDepth": "15"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "8",
          "FF": "1574",
          "LUT": "2489",
          "URAM": "0"
        }
      },
      "fft_top": {
        "Latency": {
          "LatencyBest": "3195",
          "LatencyAvg": "3195",
          "LatencyWorst": "3195",
          "PipelineII": "3196",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "BRAM_18K": "7",
          "DSP48E": "20",
          "FF": "11613",
          "LUT": "10675",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fft_top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-04-26 15:38:32 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
