<stg><name>fir_filter_a</name>


<trans_list>

<trans id="282" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %data = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %x) nounwind

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
entry:190  %shift_reg_1_2_load = load i32* @shift_reg_1_2, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_2_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:192  %mul_ln55_55 = mul nsw i32 189, %shift_reg_1_2_load

]]></Node>
<StgValue><ssdm name="mul_ln55_55"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
entry:193  %shift_reg_1_1_load = load i32* @shift_reg_1_1, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_1_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:194  store i32 %shift_reg_1_1_load, i32* @shift_reg_1_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:195  %mul_ln55_56 = mul nsw i32 172, %shift_reg_1_1_load

]]></Node>
<StgValue><ssdm name="mul_ln55_56"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
entry:196  %shift_reg_1_0_load = load i32* @shift_reg_1_0, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_0_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:197  store i32 %shift_reg_1_0_load, i32* @shift_reg_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:200  store i32 %data, i32* @shift_reg_1_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201  %mul_ln55_57 = mul nsw i32 231, %data

]]></Node>
<StgValue><ssdm name="mul_ln55_57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:4  %shift_reg_1_62_load = load i32* @shift_reg_1_62, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_62_load"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %mul_ln55 = mul nsw i32 231, %shift_reg_1_62_load

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:6  %shift_reg_1_61_load = load i32* @shift_reg_1_61, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_61_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7  store i32 %shift_reg_1_61_load, i32* @shift_reg_1_62, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:10  %shift_reg_1_60_load = load i32* @shift_reg_1_60, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_60_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  store i32 %shift_reg_1_60_load, i32* @shift_reg_1_61, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12  %mul_ln55_1 = mul nsw i32 172, %shift_reg_1_60_load

]]></Node>
<StgValue><ssdm name="mul_ln55_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
entry:13  %shift_reg_1_59_load = load i32* @shift_reg_1_59, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_59_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:14  store i32 %shift_reg_1_59_load, i32* @shift_reg_1_60, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15  %mul_ln55_2 = mul nsw i32 189, %shift_reg_1_59_load

]]></Node>
<StgValue><ssdm name="mul_ln55_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:16  %shift_reg_1_58_load = load i32* @shift_reg_1_58, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_58_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:17  store i32 %shift_reg_1_58_load, i32* @shift_reg_1_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18  %mul_ln55_3 = mul nsw i32 191, %shift_reg_1_58_load

]]></Node>
<StgValue><ssdm name="mul_ln55_3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
entry:19  %shift_reg_1_57_load = load i32* @shift_reg_1_57, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_57_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:20  store i32 %shift_reg_1_57_load, i32* @shift_reg_1_58, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %mul_ln55_4 = mul nsw i32 172, %shift_reg_1_57_load

]]></Node>
<StgValue><ssdm name="mul_ln55_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry:22  %shift_reg_1_56_load = load i32* @shift_reg_1_56, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_56_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:23  store i32 %shift_reg_1_56_load, i32* @shift_reg_1_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
entry:25  %shift_reg_1_55_load = load i32* @shift_reg_1_55, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_55_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:26  store i32 %shift_reg_1_55_load, i32* @shift_reg_1_56, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  %mul_ln55_5 = mul nsw i32 59, %shift_reg_1_55_load

]]></Node>
<StgValue><ssdm name="mul_ln55_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
entry:28  %shift_reg_1_54_load = load i32* @shift_reg_1_54, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_54_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:29  store i32 %shift_reg_1_54_load, i32* @shift_reg_1_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
entry:34  %shift_reg_1_53_load = load i32* @shift_reg_1_53, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_53_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35  store i32 %shift_reg_1_53_load, i32* @shift_reg_1_54, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36  %mul_ln55_6 = mul nsw i32 -155, %shift_reg_1_53_load

]]></Node>
<StgValue><ssdm name="mul_ln55_6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
entry:37  %shift_reg_1_52_load = load i32* @shift_reg_1_52, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_52_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:38  store i32 %shift_reg_1_52_load, i32* @shift_reg_1_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39  %mul_ln55_7 = mul nsw i32 -289, %shift_reg_1_52_load

]]></Node>
<StgValue><ssdm name="mul_ln55_7"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
entry:40  %shift_reg_1_51_load = load i32* @shift_reg_1_51, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_51_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:41  store i32 %shift_reg_1_51_load, i32* @shift_reg_1_52, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42  %mul_ln55_8 = mul nsw i32 -432, %shift_reg_1_51_load

]]></Node>
<StgValue><ssdm name="mul_ln55_8"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
entry:43  %shift_reg_1_50_load = load i32* @shift_reg_1_50, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_50_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:44  store i32 %shift_reg_1_50_load, i32* @shift_reg_1_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45  %mul_ln55_9 = mul nsw i32 -570, %shift_reg_1_50_load

]]></Node>
<StgValue><ssdm name="mul_ln55_9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
entry:46  %shift_reg_1_49_load = load i32* @shift_reg_1_49, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_49_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:47  store i32 %shift_reg_1_49_load, i32* @shift_reg_1_50, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48  %mul_ln55_10 = mul nsw i32 -690, %shift_reg_1_49_load

]]></Node>
<StgValue><ssdm name="mul_ln55_10"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
entry:49  %shift_reg_1_48_load = load i32* @shift_reg_1_48, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_48_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:50  store i32 %shift_reg_1_48_load, i32* @shift_reg_1_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51  %mul_ln55_11 = mul nsw i32 -777, %shift_reg_1_48_load

]]></Node>
<StgValue><ssdm name="mul_ln55_11"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
entry:52  %shift_reg_1_47_load = load i32* @shift_reg_1_47, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_47_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53  store i32 %shift_reg_1_47_load, i32* @shift_reg_1_48, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54  %mul_ln55_12 = mul nsw i32 -816, %shift_reg_1_47_load

]]></Node>
<StgValue><ssdm name="mul_ln55_12"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
entry:55  %shift_reg_1_46_load = load i32* @shift_reg_1_46, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_46_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:56  store i32 %shift_reg_1_46_load, i32* @shift_reg_1_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57  %mul_ln55_13 = mul nsw i32 -790, %shift_reg_1_46_load

]]></Node>
<StgValue><ssdm name="mul_ln55_13"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
entry:58  %shift_reg_1_45_load = load i32* @shift_reg_1_45, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_45_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:59  store i32 %shift_reg_1_45_load, i32* @shift_reg_1_46, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60  %mul_ln55_14 = mul nsw i32 -687, %shift_reg_1_45_load

]]></Node>
<StgValue><ssdm name="mul_ln55_14"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
entry:61  %shift_reg_1_44_load = load i32* @shift_reg_1_44, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_44_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:62  store i32 %shift_reg_1_44_load, i32* @shift_reg_1_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63  %mul_ln55_15 = mul nsw i32 -498, %shift_reg_1_44_load

]]></Node>
<StgValue><ssdm name="mul_ln55_15"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
entry:64  %shift_reg_1_43_load = load i32* @shift_reg_1_43, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_43_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:65  store i32 %shift_reg_1_43_load, i32* @shift_reg_1_44, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66  %mul_ln55_16 = mul nsw i32 -217, %shift_reg_1_43_load

]]></Node>
<StgValue><ssdm name="mul_ln55_16"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
entry:67  %shift_reg_1_42_load = load i32* @shift_reg_1_42, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_42_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:68  store i32 %shift_reg_1_42_load, i32* @shift_reg_1_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69  %mul_ln55_17 = mul nsw i32 156, %shift_reg_1_42_load

]]></Node>
<StgValue><ssdm name="mul_ln55_17"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
entry:70  %shift_reg_1_41_load = load i32* @shift_reg_1_41, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_41_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:71  store i32 %shift_reg_1_41_load, i32* @shift_reg_1_42, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72  %mul_ln55_18 = mul nsw i32 614, %shift_reg_1_41_load

]]></Node>
<StgValue><ssdm name="mul_ln55_18"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
entry:73  %shift_reg_1_40_load = load i32* @shift_reg_1_40, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_40_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:74  store i32 %shift_reg_1_40_load, i32* @shift_reg_1_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75  %mul_ln55_19 = mul nsw i32 1147, %shift_reg_1_40_load

]]></Node>
<StgValue><ssdm name="mul_ln55_19"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
entry:76  %shift_reg_1_39_load = load i32* @shift_reg_1_39, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_39_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:77  store i32 %shift_reg_1_39_load, i32* @shift_reg_1_40, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78  %mul_ln55_20 = mul nsw i32 1737, %shift_reg_1_39_load

]]></Node>
<StgValue><ssdm name="mul_ln55_20"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
entry:79  %shift_reg_1_38_load = load i32* @shift_reg_1_38, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_38_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:80  store i32 %shift_reg_1_38_load, i32* @shift_reg_1_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81  %mul_ln55_21 = mul nsw i32 2362, %shift_reg_1_38_load

]]></Node>
<StgValue><ssdm name="mul_ln55_21"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
entry:82  %shift_reg_1_37_load = load i32* @shift_reg_1_37, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_37_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:83  store i32 %shift_reg_1_37_load, i32* @shift_reg_1_38, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84  %mul_ln55_22 = mul nsw i32 2997, %shift_reg_1_37_load

]]></Node>
<StgValue><ssdm name="mul_ln55_22"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
entry:85  %shift_reg_1_36_load = load i32* @shift_reg_1_36, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_36_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:86  store i32 %shift_reg_1_36_load, i32* @shift_reg_1_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87  %mul_ln55_23 = mul nsw i32 3613, %shift_reg_1_36_load

]]></Node>
<StgValue><ssdm name="mul_ln55_23"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
entry:88  %shift_reg_1_35_load = load i32* @shift_reg_1_35, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_35_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:89  store i32 %shift_reg_1_35_load, i32* @shift_reg_1_36, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90  %mul_ln55_24 = mul nsw i32 4181, %shift_reg_1_35_load

]]></Node>
<StgValue><ssdm name="mul_ln55_24"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
entry:91  %shift_reg_1_34_load = load i32* @shift_reg_1_34, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_34_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:92  store i32 %shift_reg_1_34_load, i32* @shift_reg_1_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93  %mul_ln55_25 = mul nsw i32 4675, %shift_reg_1_34_load

]]></Node>
<StgValue><ssdm name="mul_ln55_25"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
entry:94  %shift_reg_1_33_load = load i32* @shift_reg_1_33, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_33_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:95  store i32 %shift_reg_1_33_load, i32* @shift_reg_1_34, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96  %mul_ln55_26 = mul nsw i32 5069, %shift_reg_1_33_load

]]></Node>
<StgValue><ssdm name="mul_ln55_26"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
entry:97  %shift_reg_1_32_load = load i32* @shift_reg_1_32, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_32_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:98  store i32 %shift_reg_1_32_load, i32* @shift_reg_1_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99  %mul_ln55_27 = mul nsw i32 5344, %shift_reg_1_32_load

]]></Node>
<StgValue><ssdm name="mul_ln55_27"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
entry:100  %shift_reg_1_31_load = load i32* @shift_reg_1_31, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_31_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:101  store i32 %shift_reg_1_31_load, i32* @shift_reg_1_32, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:102  %mul_ln55_28 = mul nsw i32 5485, %shift_reg_1_31_load

]]></Node>
<StgValue><ssdm name="mul_ln55_28"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
entry:103  %shift_reg_1_30_load = load i32* @shift_reg_1_30, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_30_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:104  store i32 %shift_reg_1_30_load, i32* @shift_reg_1_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105  %mul_ln55_29 = mul nsw i32 5485, %shift_reg_1_30_load

]]></Node>
<StgValue><ssdm name="mul_ln55_29"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
entry:106  %shift_reg_1_29_load = load i32* @shift_reg_1_29, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_29_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:107  store i32 %shift_reg_1_29_load, i32* @shift_reg_1_30, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108  %mul_ln55_30 = mul nsw i32 5344, %shift_reg_1_29_load

]]></Node>
<StgValue><ssdm name="mul_ln55_30"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
entry:109  %shift_reg_1_28_load = load i32* @shift_reg_1_28, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_28_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:110  store i32 %shift_reg_1_28_load, i32* @shift_reg_1_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111  %mul_ln55_31 = mul nsw i32 5069, %shift_reg_1_28_load

]]></Node>
<StgValue><ssdm name="mul_ln55_31"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
entry:112  %shift_reg_1_27_load = load i32* @shift_reg_1_27, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_27_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:113  store i32 %shift_reg_1_27_load, i32* @shift_reg_1_28, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:114  %mul_ln55_32 = mul nsw i32 4675, %shift_reg_1_27_load

]]></Node>
<StgValue><ssdm name="mul_ln55_32"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
entry:115  %shift_reg_1_26_load = load i32* @shift_reg_1_26, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_26_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:116  store i32 %shift_reg_1_26_load, i32* @shift_reg_1_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:117  %mul_ln55_33 = mul nsw i32 4181, %shift_reg_1_26_load

]]></Node>
<StgValue><ssdm name="mul_ln55_33"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
entry:118  %shift_reg_1_25_load = load i32* @shift_reg_1_25, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_25_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:119  store i32 %shift_reg_1_25_load, i32* @shift_reg_1_26, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:120  %mul_ln55_34 = mul nsw i32 3613, %shift_reg_1_25_load

]]></Node>
<StgValue><ssdm name="mul_ln55_34"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
entry:121  %shift_reg_1_24_load = load i32* @shift_reg_1_24, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_24_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:122  store i32 %shift_reg_1_24_load, i32* @shift_reg_1_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:123  %mul_ln55_35 = mul nsw i32 2997, %shift_reg_1_24_load

]]></Node>
<StgValue><ssdm name="mul_ln55_35"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
entry:124  %shift_reg_1_23_load = load i32* @shift_reg_1_23, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_23_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:125  store i32 %shift_reg_1_23_load, i32* @shift_reg_1_24, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126  %mul_ln55_36 = mul nsw i32 2362, %shift_reg_1_23_load

]]></Node>
<StgValue><ssdm name="mul_ln55_36"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
entry:127  %shift_reg_1_22_load = load i32* @shift_reg_1_22, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_22_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:128  store i32 %shift_reg_1_22_load, i32* @shift_reg_1_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129  %mul_ln55_37 = mul nsw i32 1737, %shift_reg_1_22_load

]]></Node>
<StgValue><ssdm name="mul_ln55_37"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
entry:130  %shift_reg_1_21_load = load i32* @shift_reg_1_21, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_21_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:131  store i32 %shift_reg_1_21_load, i32* @shift_reg_1_22, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132  %mul_ln55_38 = mul nsw i32 1147, %shift_reg_1_21_load

]]></Node>
<StgValue><ssdm name="mul_ln55_38"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
entry:133  %shift_reg_1_20_load = load i32* @shift_reg_1_20, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_20_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:134  store i32 %shift_reg_1_20_load, i32* @shift_reg_1_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:135  %mul_ln55_39 = mul nsw i32 614, %shift_reg_1_20_load

]]></Node>
<StgValue><ssdm name="mul_ln55_39"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
entry:136  %shift_reg_1_19_load = load i32* @shift_reg_1_19, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_19_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:137  store i32 %shift_reg_1_19_load, i32* @shift_reg_1_20, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138  %mul_ln55_40 = mul nsw i32 156, %shift_reg_1_19_load

]]></Node>
<StgValue><ssdm name="mul_ln55_40"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
entry:139  %shift_reg_1_18_load = load i32* @shift_reg_1_18, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_18_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:140  store i32 %shift_reg_1_18_load, i32* @shift_reg_1_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141  %mul_ln55_41 = mul nsw i32 -217, %shift_reg_1_18_load

]]></Node>
<StgValue><ssdm name="mul_ln55_41"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
entry:142  %shift_reg_1_17_load = load i32* @shift_reg_1_17, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_17_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:143  store i32 %shift_reg_1_17_load, i32* @shift_reg_1_18, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:144  %mul_ln55_42 = mul nsw i32 -498, %shift_reg_1_17_load

]]></Node>
<StgValue><ssdm name="mul_ln55_42"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
entry:145  %shift_reg_1_16_load = load i32* @shift_reg_1_16, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_16_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:146  store i32 %shift_reg_1_16_load, i32* @shift_reg_1_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:147  %mul_ln55_43 = mul nsw i32 -687, %shift_reg_1_16_load

]]></Node>
<StgValue><ssdm name="mul_ln55_43"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
entry:148  %shift_reg_1_15_load = load i32* @shift_reg_1_15, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_15_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:149  store i32 %shift_reg_1_15_load, i32* @shift_reg_1_16, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:150  %mul_ln55_44 = mul nsw i32 -790, %shift_reg_1_15_load

]]></Node>
<StgValue><ssdm name="mul_ln55_44"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
entry:151  %shift_reg_1_14_load = load i32* @shift_reg_1_14, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_14_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:152  store i32 %shift_reg_1_14_load, i32* @shift_reg_1_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153  %mul_ln55_45 = mul nsw i32 -816, %shift_reg_1_14_load

]]></Node>
<StgValue><ssdm name="mul_ln55_45"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
entry:154  %shift_reg_1_13_load = load i32* @shift_reg_1_13, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_13_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:155  store i32 %shift_reg_1_13_load, i32* @shift_reg_1_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:156  %mul_ln55_46 = mul nsw i32 -777, %shift_reg_1_13_load

]]></Node>
<StgValue><ssdm name="mul_ln55_46"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
entry:157  %shift_reg_1_12_load = load i32* @shift_reg_1_12, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_12_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:158  store i32 %shift_reg_1_12_load, i32* @shift_reg_1_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:159  %mul_ln55_47 = mul nsw i32 -690, %shift_reg_1_12_load

]]></Node>
<StgValue><ssdm name="mul_ln55_47"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
entry:160  %shift_reg_1_11_load = load i32* @shift_reg_1_11, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_11_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:161  store i32 %shift_reg_1_11_load, i32* @shift_reg_1_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162  %mul_ln55_48 = mul nsw i32 -570, %shift_reg_1_11_load

]]></Node>
<StgValue><ssdm name="mul_ln55_48"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
entry:163  %shift_reg_1_10_load = load i32* @shift_reg_1_10, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_10_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:164  store i32 %shift_reg_1_10_load, i32* @shift_reg_1_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:165  %mul_ln55_49 = mul nsw i32 -432, %shift_reg_1_10_load

]]></Node>
<StgValue><ssdm name="mul_ln55_49"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
entry:166  %shift_reg_1_9_load = load i32* @shift_reg_1_9, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_9_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:167  store i32 %shift_reg_1_9_load, i32* @shift_reg_1_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:168  %mul_ln55_50 = mul nsw i32 -289, %shift_reg_1_9_load

]]></Node>
<StgValue><ssdm name="mul_ln55_50"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
entry:169  %shift_reg_1_8_load = load i32* @shift_reg_1_8, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_8_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:170  store i32 %shift_reg_1_8_load, i32* @shift_reg_1_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:171  %mul_ln55_51 = mul nsw i32 -155, %shift_reg_1_8_load

]]></Node>
<StgValue><ssdm name="mul_ln55_51"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
entry:172  %shift_reg_1_7_load = load i32* @shift_reg_1_7, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_7_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:173  store i32 %shift_reg_1_7_load, i32* @shift_reg_1_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:174  %shl_ln55_5 = shl i32 %shift_reg_1_7_load, 5

]]></Node>
<StgValue><ssdm name="shl_ln55_5"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:175  %sub_ln55_2 = sub i32 0, %shl_ln55_5

]]></Node>
<StgValue><ssdm name="sub_ln55_2"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
entry:178  %shift_reg_1_6_load = load i32* @shift_reg_1_6, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_1_6_load"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:179  store i32 %shift_reg_1_6_load, i32* @shift_reg_1_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:180  %mul_ln55_52 = mul nsw i32 59, %shift_reg_1_6_load

]]></Node>
<StgValue><ssdm name="mul_ln55_52"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
entry:181  %shift_reg_1_5_load = load i32* @shift_reg_1_5, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_5_load"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:182  store i32 %shift_reg_1_5_load, i32* @shift_reg_1_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
entry:184  %shift_reg_1_4_load = load i32* @shift_reg_1_4, align 16

]]></Node>
<StgValue><ssdm name="shift_reg_1_4_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:185  store i32 %shift_reg_1_4_load, i32* @shift_reg_1_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186  %mul_ln55_53 = mul nsw i32 172, %shift_reg_1_4_load

]]></Node>
<StgValue><ssdm name="mul_ln55_53"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
entry:187  %shift_reg_1_3_load = load i32* @shift_reg_1_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_3_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:188  store i32 %shift_reg_1_3_load, i32* @shift_reg_1_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:189  %mul_ln55_54 = mul nsw i32 191, %shift_reg_1_3_load

]]></Node>
<StgValue><ssdm name="mul_ln55_54"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:191  store i32 %shift_reg_1_2_load, i32* @shift_reg_1_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:260  %add_ln55_58 = add i32 %mul_ln55_56, %mul_ln55_57

]]></Node>
<StgValue><ssdm name="add_ln55_58"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:261  %add_ln55_59 = add i32 %add_ln55_58, %mul_ln55_55

]]></Node>
<StgValue><ssdm name="add_ln55_59"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %shl_ln55 = shl i32 %shift_reg_1_61_load, 7

]]></Node>
<StgValue><ssdm name="shl_ln55"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %shl_ln55_1 = shl i32 %shift_reg_1_61_load, 4

]]></Node>
<StgValue><ssdm name="shl_ln55_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24  %shl_ln55_2 = shl i32 %shift_reg_1_56_load, 7

]]></Node>
<StgValue><ssdm name="shl_ln55_2"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30  %shl_ln55_3 = shl i32 %shift_reg_1_54_load, 5

]]></Node>
<StgValue><ssdm name="shl_ln55_3"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31  %sub_ln55 = sub i32 0, %shl_ln55_3

]]></Node>
<StgValue><ssdm name="sub_ln55"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32  %shl_ln55_4 = shl i32 %shift_reg_1_54_load, 2

]]></Node>
<StgValue><ssdm name="shl_ln55_4"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33  %sub_ln55_1 = sub i32 %sub_ln55, %shl_ln55_4

]]></Node>
<StgValue><ssdm name="sub_ln55_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:176  %shl_ln55_6 = shl i32 %shift_reg_1_7_load, 2

]]></Node>
<StgValue><ssdm name="shl_ln55_6"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:177  %sub_ln55_3 = sub i32 %sub_ln55_2, %shl_ln55_6

]]></Node>
<StgValue><ssdm name="sub_ln55_3"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:183  %shl_ln55_7 = shl i32 %shift_reg_1_5_load, 7

]]></Node>
<StgValue><ssdm name="shl_ln55_7"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:198  %shl_ln55_8 = shl i32 %shift_reg_1_0_load, 7

]]></Node>
<StgValue><ssdm name="shl_ln55_8"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:199  %shl_ln55_9 = shl i32 %shift_reg_1_0_load, 4

]]></Node>
<StgValue><ssdm name="shl_ln55_9"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:202  %add_ln55 = add i32 %shl_ln55_9, %shl_ln55_8

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:203  %add_ln55_1 = add i32 %mul_ln55, %shl_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:204  %add_ln55_2 = add i32 %add_ln55_1, %add_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:205  %add_ln55_3 = add i32 %shl_ln55_1, %mul_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:206  %add_ln55_4 = add i32 %mul_ln55_2, %mul_ln55_3

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:207  %add_ln55_5 = add i32 %add_ln55_4, %add_ln55_3

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:209  %add_ln55_7 = add i32 %mul_ln55_4, %shl_ln55_2

]]></Node>
<StgValue><ssdm name="add_ln55_7"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:210  %add_ln55_8 = add i32 %mul_ln55_5, %sub_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln55_8"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:212  %add_ln55_10 = add i32 %mul_ln55_6, %mul_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln55_10"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:213  %add_ln55_11 = add i32 %mul_ln55_8, %mul_ln55_9

]]></Node>
<StgValue><ssdm name="add_ln55_11"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:214  %add_ln55_12 = add i32 %add_ln55_11, %add_ln55_10

]]></Node>
<StgValue><ssdm name="add_ln55_12"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217  %add_ln55_15 = add i32 %mul_ln55_10, %mul_ln55_11

]]></Node>
<StgValue><ssdm name="add_ln55_15"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:218  %add_ln55_16 = add i32 %mul_ln55_12, %mul_ln55_13

]]></Node>
<StgValue><ssdm name="add_ln55_16"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:219  %add_ln55_17 = add i32 %add_ln55_16, %add_ln55_15

]]></Node>
<StgValue><ssdm name="add_ln55_17"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:220  %add_ln55_18 = add i32 %mul_ln55_14, %mul_ln55_15

]]></Node>
<StgValue><ssdm name="add_ln55_18"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:221  %add_ln55_19 = add i32 %mul_ln55_16, %mul_ln55_17

]]></Node>
<StgValue><ssdm name="add_ln55_19"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:222  %add_ln55_20 = add i32 %add_ln55_19, %add_ln55_18

]]></Node>
<StgValue><ssdm name="add_ln55_20"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:224  %add_ln55_22 = add i32 %mul_ln55_18, %mul_ln55_19

]]></Node>
<StgValue><ssdm name="add_ln55_22"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:225  %add_ln55_23 = add i32 %mul_ln55_20, %mul_ln55_21

]]></Node>
<StgValue><ssdm name="add_ln55_23"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:227  %add_ln55_25 = add i32 %mul_ln55_22, %mul_ln55_23

]]></Node>
<StgValue><ssdm name="add_ln55_25"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:228  %add_ln55_26 = add i32 %mul_ln55_25, %mul_ln55_26

]]></Node>
<StgValue><ssdm name="add_ln55_26"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:229  %add_ln55_27 = add i32 %add_ln55_26, %mul_ln55_24

]]></Node>
<StgValue><ssdm name="add_ln55_27"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:230  %add_ln55_28 = add i32 %add_ln55_27, %add_ln55_25

]]></Node>
<StgValue><ssdm name="add_ln55_28"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:234  %add_ln55_32 = add i32 %mul_ln55_27, %mul_ln55_28

]]></Node>
<StgValue><ssdm name="add_ln55_32"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:235  %add_ln55_33 = add i32 %mul_ln55_29, %mul_ln55_30

]]></Node>
<StgValue><ssdm name="add_ln55_33"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:237  %add_ln55_35 = add i32 %mul_ln55_31, %mul_ln55_32

]]></Node>
<StgValue><ssdm name="add_ln55_35"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:238  %add_ln55_36 = add i32 %mul_ln55_33, %mul_ln55_34

]]></Node>
<StgValue><ssdm name="add_ln55_36"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:239  %add_ln55_37 = add i32 %add_ln55_36, %add_ln55_35

]]></Node>
<StgValue><ssdm name="add_ln55_37"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:241  %add_ln55_39 = add i32 %mul_ln55_35, %mul_ln55_36

]]></Node>
<StgValue><ssdm name="add_ln55_39"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:242  %add_ln55_40 = add i32 %mul_ln55_37, %mul_ln55_38

]]></Node>
<StgValue><ssdm name="add_ln55_40"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:244  %add_ln55_42 = add i32 %mul_ln55_39, %mul_ln55_40

]]></Node>
<StgValue><ssdm name="add_ln55_42"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:245  %add_ln55_43 = add i32 %mul_ln55_41, %mul_ln55_42

]]></Node>
<StgValue><ssdm name="add_ln55_43"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:246  %add_ln55_44 = add i32 %add_ln55_43, %add_ln55_42

]]></Node>
<StgValue><ssdm name="add_ln55_44"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:249  %add_ln55_47 = add i32 %mul_ln55_43, %mul_ln55_44

]]></Node>
<StgValue><ssdm name="add_ln55_47"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:250  %add_ln55_48 = add i32 %mul_ln55_45, %mul_ln55_46

]]></Node>
<StgValue><ssdm name="add_ln55_48"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:251  %add_ln55_49 = add i32 %add_ln55_48, %add_ln55_47

]]></Node>
<StgValue><ssdm name="add_ln55_49"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:252  %add_ln55_50 = add i32 %mul_ln55_47, %mul_ln55_48

]]></Node>
<StgValue><ssdm name="add_ln55_50"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:253  %add_ln55_51 = add i32 %mul_ln55_49, %mul_ln55_50

]]></Node>
<StgValue><ssdm name="add_ln55_51"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:254  %add_ln55_52 = add i32 %add_ln55_51, %add_ln55_50

]]></Node>
<StgValue><ssdm name="add_ln55_52"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:256  %add_ln55_54 = add i32 %mul_ln55_51, %sub_ln55_3

]]></Node>
<StgValue><ssdm name="add_ln55_54"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:257  %add_ln55_55 = add i32 %mul_ln55_52, %shl_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln55_55"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:258  %add_ln55_56 = add i32 %add_ln55_55, %add_ln55_54

]]></Node>
<StgValue><ssdm name="add_ln55_56"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:259  %add_ln55_57 = add i32 %mul_ln55_53, %mul_ln55_54

]]></Node>
<StgValue><ssdm name="add_ln55_57"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:262  %add_ln55_60 = add i32 %add_ln55_59, %add_ln55_57

]]></Node>
<StgValue><ssdm name="add_ln55_60"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:263  %add_ln55_61 = add i32 %add_ln55_60, %add_ln55_56

]]></Node>
<StgValue><ssdm name="add_ln55_61"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="253" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:208  %add_ln55_6 = add i32 %add_ln55_5, %add_ln55_2

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:211  %add_ln55_9 = add i32 %add_ln55_8, %add_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln55_9"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:215  %add_ln55_13 = add i32 %add_ln55_12, %add_ln55_9

]]></Node>
<StgValue><ssdm name="add_ln55_13"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:216  %add_ln55_14 = add i32 %add_ln55_13, %add_ln55_6

]]></Node>
<StgValue><ssdm name="add_ln55_14"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:223  %add_ln55_21 = add i32 %add_ln55_20, %add_ln55_17

]]></Node>
<StgValue><ssdm name="add_ln55_21"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:226  %add_ln55_24 = add i32 %add_ln55_23, %add_ln55_22

]]></Node>
<StgValue><ssdm name="add_ln55_24"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:231  %add_ln55_29 = add i32 %add_ln55_28, %add_ln55_24

]]></Node>
<StgValue><ssdm name="add_ln55_29"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:232  %add_ln55_30 = add i32 %add_ln55_29, %add_ln55_21

]]></Node>
<StgValue><ssdm name="add_ln55_30"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:236  %add_ln55_34 = add i32 %add_ln55_33, %add_ln55_32

]]></Node>
<StgValue><ssdm name="add_ln55_34"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:240  %add_ln55_38 = add i32 %add_ln55_37, %add_ln55_34

]]></Node>
<StgValue><ssdm name="add_ln55_38"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:243  %add_ln55_41 = add i32 %add_ln55_40, %add_ln55_39

]]></Node>
<StgValue><ssdm name="add_ln55_41"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:247  %add_ln55_45 = add i32 %add_ln55_44, %add_ln55_41

]]></Node>
<StgValue><ssdm name="add_ln55_45"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:248  %add_ln55_46 = add i32 %add_ln55_45, %add_ln55_38

]]></Node>
<StgValue><ssdm name="add_ln55_46"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:255  %add_ln55_53 = add i32 %add_ln55_52, %add_ln55_49

]]></Node>
<StgValue><ssdm name="add_ln55_53"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:264  %add_ln55_62 = add i32 %add_ln55_61, %add_ln55_53

]]></Node>
<StgValue><ssdm name="add_ln55_62"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:265  %add_ln55_63 = add i32 %add_ln55_62, %add_ln55_46

]]></Node>
<StgValue><ssdm name="add_ln55_63"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str78, i32 0, i32 0, [1 x i8]* @p_str79, [1 x i8]* @p_str80, [1 x i8]* @p_str81, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str82, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233  %add_ln55_31 = add i32 %add_ln55_30, %add_ln55_14

]]></Node>
<StgValue><ssdm name="add_ln55_31"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:266  %add_ln55_64 = add nsw i32 %add_ln55_63, %add_ln55_31

]]></Node>
<StgValue><ssdm name="add_ln55_64"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:267  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %y, i32 %add_ln55_64) nounwind

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0">
<![CDATA[
entry:268  ret void

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
