# TLM example using UVM
This project is about the design transaction level modeling between components .


![image](https://github.com/yehia2000000/TLM-example/blob/main/TLM.PNG)








