Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/m/i/miren/Desktop/6.111/final project/tracking_dmx/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/m/i/miren/Desktop/6.111/final project/tracking_dmx/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "./tilt_sqrt.v" in library work
Compiling verilog file "sqrt_wrapper.v" in library work
Module <tilt_sqrt> compiled
Compiling verilog file "./hsv_divider.v" in library work
Module <sqrt_wrapper> compiled
Compiling verilog file "divider.v" in library work
Module <hsv_divider> compiled
Compiling verilog file "./arctan_tilt_new.v" in library work
Module <divider> compiled
Compiling verilog file "./arctan.v" in library work
Module <arctan_tilt_new> compiled
Compiling verilog file "zbt_6111.v" in library work
Module <arctan> compiled
Compiling verilog file "xvga.v" in library work
Module <zbt_6111> compiled
Compiling verilog file "vram_display.v" in library work
Module <xvga> compiled
Compiling verilog file "video_decoder.v" in library work
Module <vram_display> compiled
Module <ntsc_decode> compiled
Module <adv7185init> compiled
Compiling verilog file "unpiped_calc.v" in library work
Module <i2c> compiled
Compiling verilog file "tracker.v" in library work
Module <unpiped_calc> compiled
Compiling verilog file "rgb2hsv.v" in library work
Module <tracker> compiled
Compiling verilog file "ramclock.v" in library work
Module <rgb2hsv> compiled
Compiling verilog file "ntsc2zbt.v" in library work
Module <ramclock> compiled
Compiling verilog file "dmx_writer.v" in library work
Module <ntsc_to_zbt> compiled
Compiling verilog file "dmx_processor.v" in library work
Module <dmx_writer> compiled
Compiling verilog file "display_16hex.v" in library work
Module <dmx_processor> compiled
Compiling verilog file "delayN.v" in library work
Module <display_16hex> compiled
Compiling verilog file "debounce.v" in library work
Module <delayN> compiled
Compiling verilog file "calibration.v" in library work
Module <debounce> compiled
Compiling verilog file "../../final project extra files/starter code/ycrcb2rgb.v" in library work
Module <calibration> compiled
Compiling verilog file "zbt_6111_sample.v" in library work
Module <YCrCb2RGB> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work> with parameters.
	CXMAX = "10000000000"
	CXMIN = "00000000000"
	CYMAX = "1100000000"
	CYMIN = "0000000000"
	X_TEMP = "00110010000"
	Y_TEMP = "0011001000"

Analyzing hierarchy for module <ramclock> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	NBITS = "00000000000000000000000000010100"
	NDELAY = "00000000000010011110101100010000"

Analyzing hierarchy for module <adv7185init> in library <work>.

Analyzing hierarchy for module <ntsc_decode> in library <work> with parameters.
	EAV_VBI_f1 = "00000000000000000000000000001001"
	EAV_VBI_f2 = "00000000000000000000000000010000"
	EAV_f1 = "00000000000000000000000000000111"
	EAV_f2 = "00000000000000000000000000001110"
	SAV_VBI_f1 = "00000000000000000000000000001000"
	SAV_VBI_f2 = "00000000000000000000000000001111"
	SAV_f1_cb0 = "00000000000000000000000000000011"
	SAV_f1_cr1 = "00000000000000000000000000000101"
	SAV_f1_y0 = "00000000000000000000000000000100"
	SAV_f1_y1 = "00000000000000000000000000000110"
	SAV_f2_cb0 = "00000000000000000000000000001010"
	SAV_f2_cr1 = "00000000000000000000000000001100"
	SAV_f2_y0 = "00000000000000000000000000001011"
	SAV_f2_y1 = "00000000000000000000000000001101"
	SYNC_1 = "00000000000000000000000000000000"
	SYNC_2 = "00000000000000000000000000000001"
	SYNC_3 = "00000000000000000000000000000010"

Analyzing hierarchy for module <YCrCb2RGB> in library <work>.

Analyzing hierarchy for module <delayN> in library <work> with parameters.
	NDELAY = "00000000000000000000000000000011"

Analyzing hierarchy for module <ntsc_to_zbt> in library <work> with parameters.
	COL_START = "0000011110"
	ROW_START = "0000011110"

Analyzing hierarchy for module <zbt_6111> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <vram_display> in library <work>.

Analyzing hierarchy for module <rgb2hsv> in library <work>.

Analyzing hierarchy for module <delayN> in library <work> with parameters.
	NDELAY = "00000000000000000000000000010110"

Analyzing hierarchy for module <tracker> in library <work> with parameters.
	COUNTING = "01"
	DIVIDING_START = "10"
	DIVIDING_WAIT = "11"
	HCOUNT_MAX = "01011110011"
	HCOUNT_MIN = "00000100001"
	IDLE = "00"
	SAT_MIN = "10001000"
	VAL_MIN = "10001000"
	VCOUNT_MAX = "1100000000"
	VCOUNT_MIN = "0001000110"

Analyzing hierarchy for module <unpiped_calc> in library <work> with parameters.
	ARCTAN_TILT_COUNTER_MAX = "1111"
	IDLE = "000"
	NO = "0"
	PAN_DIV_COUNTER_MAX = "1011"
	PI = "0110010010"
	SCALE = "101000"
	SETUP = "001"
	SQRT_COUNTER_MAX = "1101"
	TILT_DIV_COUNTER_MAX = "1110"
	WAIT = "111"
	WAIT_FOR_PAN_ARCTAN = "101"
	WAIT_FOR_PAN_DIV = "011"
	WAIT_FOR_SQRT = "010"
	WAIT_FOR_TILT_ARCTAN = "110"
	WAIT_FOR_TILT_DIV = "100"
	WAIT_MAX = "1111"
	YES = "1"

Analyzing hierarchy for module <calibration> in library <work> with parameters.
	DIV_SHIFT_512 = "01001"
	X_PIXELS = "10000000000"
	Y_PIXELS = "1100000000"

Analyzing hierarchy for module <dmx_processor> in library <work> with parameters.
	DATA_ZERO = "00000000"

Analyzing hierarchy for module <dmx_writer> in library <work> with parameters.
	ADDR_COUNT_MAX = "000000110"
	ADDR_COUNT_MIN = "000000001"
	BREAK = "0000"
	BREAK_COUNTER_MAX = "101010001100"
	BREAK_COUNTER_MIN = "000000000000"
	CD_COUNTER_MIN = "0000"
	CD_HARDCODED = "0110"
	CHANNEL_DATA = "0100"
	FOUR_US_COUNTER_MAX = "001101100"
	FOUR_US_COUNTER_MIN = "000000000"
	HIGH = "1"
	LOW = "0"
	MAB = "0001"
	MAB_COUNTER_MAX = "100001110"
	MAB_COUNTER_MIN = "000000000"
	MTBFRAMES_COUNTER_MAX = "100001110"
	MTBFRAMES_COUNTER_MIN = "000000000"
	MTBPACKETS_COUNTER_MAX = "101010001100"
	MTBPACKETS_COUNTER_MIN = "000000000000"
	MTB_FRAMES = "0011"
	MTB_PACKETS = "0101"
	SC_COUNTER_MIN = "0000"
	START_CODE = "0010"

Analyzing hierarchy for module <display_16hex> in library <work>.

Analyzing hierarchy for module <i2c> in library <work>.

Analyzing hierarchy for module <divider> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011010"

Analyzing hierarchy for module <sqrt_wrapper> in library <work>.

WARNING:Xst:2591 - "zbt_6111_sample.v" line 382: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt_6111_sample.v" line 382: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt_6111_sample.v" line 382: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "zbt_6111_sample.v" line 382: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 59: attribute on instance <CLKOUT_PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 59: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 59: attribute on instance <DFS_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 59: attribute on instance <DLL_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 59: attribute on instance <DUTY_CYCLE_CORRECTION> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 59: attribute on instance <PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 59: attribute on instance <STARTUP_WAIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 76: attribute on instance <CLKOUT_PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 76: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 76: attribute on instance <DFS_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 76: attribute on instance <DLL_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 76: attribute on instance <DUTY_CYCLE_CORRECTION> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 76: attribute on instance <PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 76: attribute on instance <STARTUP_WAIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ramclock.v" line 89: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
	CXMAX = 11'b10000000000
	CXMIN = 11'b00000000000
	CYMAX = 10'b1100000000
	CYMIN = 10'b0000000000
	X_TEMP = 11'b00110010000
	Y_TEMP = 10'b0011001000
Module <labkit> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
Analyzing module <ramclock> in library <work>.
Module <ramclock> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <int_dcm> in unit <ramclock>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <fb_buf> in unit <ramclock>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <fb_buf> in unit <ramclock>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <fb_buf> in unit <ramclock>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <ext_dcm> in unit <ramclock>.
    Set user-defined property "INIT =  000F" for instance <dcm_rst_sr> in unit <ramclock>.
Analyzing module <debounce> in library <work>.
	NBITS = 32'sb00000000000000000000000000010100
	NDELAY = 32'sb00000000000010011110101100010000
Module <debounce> is correct for synthesis.
 
Analyzing module <adv7185init> in library <work>.
"video_decoder.v" line 525: $display : ADV7185 Initialization values:
WARNING:Xst:2326 - "video_decoder.v" line 526: Invalid escape sequence : %X.
"video_decoder.v" line 526: $display :   Register 0:  0x%X 0
WARNING:Xst:2326 - "video_decoder.v" line 527: Invalid escape sequence : %X.
"video_decoder.v" line 527: $display :   Register 1:  0x%X128
WARNING:Xst:2326 - "video_decoder.v" line 528: Invalid escape sequence : %X.
"video_decoder.v" line 528: $display :   Register 2:  0x%X 4
WARNING:Xst:2326 - "video_decoder.v" line 529: Invalid escape sequence : %X.
"video_decoder.v" line 529: $display :   Register 3:  0x%X 0
WARNING:Xst:2326 - "video_decoder.v" line 530: Invalid escape sequence : %X.
"video_decoder.v" line 530: $display :   Register 4:  0x%X12
WARNING:Xst:2326 - "video_decoder.v" line 531: Invalid escape sequence : %X.
"video_decoder.v" line 531: $display :   Register 5:  0x%X64
WARNING:Xst:2326 - "video_decoder.v" line 532: Invalid escape sequence : %X.
"video_decoder.v" line 532: $display :   Register 7:  0x%X144
WARNING:Xst:2326 - "video_decoder.v" line 533: Invalid escape sequence : %X.
"video_decoder.v" line 533: $display :   Register 8:  0x%X128
WARNING:Xst:2326 - "video_decoder.v" line 534: Invalid escape sequence : %X.
"video_decoder.v" line 534: $display :   Register 9:  0x%X140
WARNING:Xst:2326 - "video_decoder.v" line 535: Invalid escape sequence : %X.
"video_decoder.v" line 535: $display :   Register A:  0x%X 0
WARNING:Xst:2326 - "video_decoder.v" line 536: Invalid escape sequence : %X.
"video_decoder.v" line 536: $display :   Register B:  0x%X 0
WARNING:Xst:2326 - "video_decoder.v" line 537: Invalid escape sequence : %X.
"video_decoder.v" line 537: $display :   Register C:  0x%X48
WARNING:Xst:2326 - "video_decoder.v" line 538: Invalid escape sequence : %X.
"video_decoder.v" line 538: $display :   Register D:  0x%X136
WARNING:Xst:2326 - "video_decoder.v" line 539: Invalid escape sequence : %X.
"video_decoder.v" line 539: $display :   Register E:  0x%X 0
WARNING:Xst:2326 - "video_decoder.v" line 540: Invalid escape sequence : %X.
"video_decoder.v" line 540: $display :   Register F:  0x%X 0
WARNING:Xst:2326 - "video_decoder.v" line 541: Invalid escape sequence : %X.
"video_decoder.v" line 541: $display :   Register 33: 0x%X227
Module <adv7185init> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <clock_slow>.
    Set user-defined property "INIT =  00" for signal <clk_div_count>.
Analyzing module <i2c> in library <work>.
Module <i2c> is correct for synthesis.
 
Analyzing module <ntsc_decode> in library <work>.
	EAV_VBI_f1 = 32'sb00000000000000000000000000001001
	EAV_VBI_f2 = 32'sb00000000000000000000000000010000
	EAV_f1 = 32'sb00000000000000000000000000000111
	EAV_f2 = 32'sb00000000000000000000000000001110
	SAV_VBI_f1 = 32'sb00000000000000000000000000001000
	SAV_VBI_f2 = 32'sb00000000000000000000000000001111
	SAV_f1_cb0 = 32'sb00000000000000000000000000000011
	SAV_f1_cr1 = 32'sb00000000000000000000000000000101
	SAV_f1_y0 = 32'sb00000000000000000000000000000100
	SAV_f1_y1 = 32'sb00000000000000000000000000000110
	SAV_f2_cb0 = 32'sb00000000000000000000000000001010
	SAV_f2_cr1 = 32'sb00000000000000000000000000001100
	SAV_f2_y0 = 32'sb00000000000000000000000000001011
	SAV_f2_y1 = 32'sb00000000000000000000000000001101
	SYNC_1 = 32'sb00000000000000000000000000000000
	SYNC_2 = 32'sb00000000000000000000000000000001
	SYNC_3 = 32'sb00000000000000000000000000000010
Module <ntsc_decode> is correct for synthesis.
 
Analyzing module <YCrCb2RGB> in library <work>.
Module <YCrCb2RGB> is correct for synthesis.
 
Analyzing module <delayN.1> in library <work>.
	NDELAY = 32'sb00000000000000000000000000000011
Module <delayN.1> is correct for synthesis.
 
Analyzing module <ntsc_to_zbt> in library <work>.
	COL_START = 10'b0000011110
	ROW_START = 10'b0000011110
Module <ntsc_to_zbt> is correct for synthesis.
 
Analyzing module <zbt_6111> in library <work>.
Module <zbt_6111> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <vram_display> in library <work>.
Module <vram_display> is correct for synthesis.
 
Analyzing module <rgb2hsv> in library <work>.
Module <rgb2hsv> is correct for synthesis.
 
Analyzing module <delayN.2> in library <work>.
	NDELAY = 32'sb00000000000000000000000000010110
Module <delayN.2> is correct for synthesis.
 
Analyzing module <tracker> in library <work>.
	COUNTING = 2'b01
	DIVIDING_START = 2'b10
	DIVIDING_WAIT = 2'b11
	HCOUNT_MAX = 11'b01011110011
	HCOUNT_MIN = 11'b00000100001
	IDLE = 2'b00
	SAT_MIN = 8'b10001000
	VAL_MIN = 8'b10001000
	VCOUNT_MAX = 10'b1100000000
	VCOUNT_MIN = 10'b0001000110
Module <tracker> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011010
Module <divider> is correct for synthesis.
 
Analyzing module <unpiped_calc> in library <work>.
	ARCTAN_TILT_COUNTER_MAX = 4'b1111
	IDLE = 3'b000
	NO = 1'b0
	PAN_DIV_COUNTER_MAX = 4'b1011
	PI = 10'b0110010010
	SCALE = 6'b101000
	SETUP = 3'b001
	SQRT_COUNTER_MAX = 4'b1101
	TILT_DIV_COUNTER_MAX = 4'b1110
	WAIT = 3'b111
	WAIT_FOR_PAN_ARCTAN = 3'b101
	WAIT_FOR_PAN_DIV = 3'b011
	WAIT_FOR_SQRT = 3'b010
	WAIT_FOR_TILT_ARCTAN = 3'b110
	WAIT_FOR_TILT_DIV = 3'b100
	WAIT_MAX = 4'b1111
	YES = 1'b1
WARNING:Xst:2211 - "./arctan.v" line 104: Instantiating black box module <arctan>.
WARNING:Xst:2211 - "./arctan_tilt_new.v" line 116: Instantiating black box module <arctan_tilt_new>.
Module <unpiped_calc> is correct for synthesis.
 
    Set user-defined property "BLACK_BOX =  1" for instance <my_arctan_tilt> in unit <unpiped_calc>.
Analyzing module <sqrt_wrapper> in library <work>.
WARNING:Xst:2211 - "./tilt_sqrt.v" line 29: Instantiating black box module <tilt_sqrt>.
Module <sqrt_wrapper> is correct for synthesis.
 
WARNING:Xst:37 - Detected unknown constraint/property "BLACK_BOX". This constraint/property is not supported by the current software release and will be ignored.
Analyzing module <calibration> in library <work>.
	DIV_SHIFT_512 = 5'b01001
	X_PIXELS = 11'b10000000000
	Y_PIXELS = 10'b1100000000
Module <calibration> is correct for synthesis.
 
Analyzing module <dmx_processor> in library <work>.
	DATA_ZERO = 8'b00000000
Module <dmx_processor> is correct for synthesis.
 
Analyzing module <dmx_writer> in library <work>.
	ADDR_COUNT_MAX = 9'b000000110
	ADDR_COUNT_MIN = 9'b000000001
	BREAK = 4'b0000
	BREAK_COUNTER_MAX = 12'b101010001100
	BREAK_COUNTER_MIN = 12'b000000000000
	CD_COUNTER_MIN = 4'b0000
	CD_HARDCODED = 4'b0110
	CHANNEL_DATA = 4'b0100
	FOUR_US_COUNTER_MAX = 9'b001101100
	FOUR_US_COUNTER_MIN = 9'b000000000
	HIGH = 1'b1
	LOW = 1'b0
	MAB = 4'b0001
	MAB_COUNTER_MAX = 9'b100001110
	MAB_COUNTER_MIN = 9'b000000000
	MTBFRAMES_COUNTER_MAX = 9'b100001110
	MTBFRAMES_COUNTER_MIN = 9'b000000000
	MTBPACKETS_COUNTER_MAX = 12'b101010001100
	MTBPACKETS_COUNTER_MIN = 12'b000000000000
	MTB_FRAMES = 4'b0011
	MTB_PACKETS = 4'b0101
	SC_COUNTER_MIN = 4'b0000
	START_CODE = 4'b0010
Module <dmx_writer> is correct for synthesis.
 
Analyzing module <display_16hex> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2679 - Register <i> in unit <rgb2hsv> has a constant value of 10011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wait_counter> in unit <unpiped_calc> has a constant value of 0000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 23.
    Found 1-bit register for signal <xnew>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <ntsc_decode>.
    Related source file is "video_decoder.v".
WARNING:Xst:646 - Signal <state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <f>.
    Found 10-bit register for signal <cb>.
    Found 10-bit register for signal <cr>.
    Found 5-bit register for signal <current_state>.
    Found 10-bit register for signal <y>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <ntsc_decode> synthesized.


Synthesizing Unit <YCrCb2RGB>.
    Related source file is "../../final project extra files/starter code/ycrcb2rgb.v".
WARNING:Xst:646 - Signal <R_int<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <G_int<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <B_int<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "../../final project extra files/starter code/ycrcb2rgb.v" line 55: The result of a 11x11-bit multiplication is partially used. Only the 21 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 21-bit register for signal <A_int>.
    Found 11x10-bit multiplier for signal <A_int$mult0000> created at line 52.
    Found 21-bit register for signal <B1_int>.
    Found 11x9-bit multiplier for signal <B1_int$mult0000> created at line 53.
    Found 11-bit subtractor for signal <B1_int$sub0000> created at line 53.
    Found 21-bit register for signal <B2_int>.
    Found 11x8-bit multiplier for signal <B2_int$mult0000> created at line 54.
    Found 11-bit subtractor for signal <B2_int$sub0000> created at line 54.
    Found 21-bit register for signal <B_int>.
    Found 21-bit adder for signal <B_int$add0000> created at line 67.
    Found 21-bit register for signal <C_int>.
    Found 11x11-bit multiplier for signal <C_int$mult0001> created at line 55.
    Found 10-bit register for signal <Cb_reg>.
    Found 10-bit register for signal <Cr_reg>.
    Found 21-bit register for signal <G_int>.
    Found 21-bit subtractor for signal <G_int$addsub0000> created at line 66.
    Found 21-bit subtractor for signal <G_int$sub0000> created at line 66.
    Found 21-bit register for signal <R_int>.
    Found 21-bit adder for signal <R_int$add0000> created at line 65.
    Found 21-bit register for signal <X_int>.
    Found 11-bit subtractor for signal <X_int$addsub0000> created at line 51.
    Found 11x10-bit multiplier for signal <X_int$mult0000> created at line 51.
    Found 10-bit register for signal <Y_reg>.
    Summary:
	inferred 198 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   5 Multiplier(s).
Unit <YCrCb2RGB> synthesized.


Synthesizing Unit <delayN_1>.
    Related source file is "delayN.v".
    Found 3-bit register for signal <shiftreg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delayN_1> synthesized.


Synthesizing Unit <ntsc_to_zbt>.
    Related source file is "ntsc2zbt.v".
WARNING:Xst:646 - Signal <y_delay<39>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_delay<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 36-bit register for signal <ntsc_data>.
    Found 19-bit register for signal <ntsc_addr>.
    Found 10-bit up counter for signal <col>.
    Found 36-bit register for signal <data>.
    Found 2-bit register for signal <eo>.
    Found 4-bit register for signal <eo_delay>.
    Found 1-bit register for signal <even_odd>.
    Found 36-bit register for signal <mydata>.
    Found 1-bit register for signal <old_dv>.
    Found 1-bit register for signal <old_frame>.
    Found 1-bit register for signal <old_we>.
    Found 10-bit up counter for signal <row>.
    Found 10-bit comparator greatequal for signal <row$cmp_ge0000> created at line 82.
    Found 18-bit register for signal <vdata>.
    Found 1-bit register for signal <vwe>.
    Found 2-bit register for signal <we>.
    Found 4-bit register for signal <we_delay>.
    Found 20-bit register for signal <x>.
    Found 40-bit register for signal <x_delay>.
    Found 20-bit register for signal <y>.
    Found 40-bit register for signal <y_delay>.
    Summary:
	inferred   2 Counter(s).
	inferred 282 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ntsc_to_zbt> synthesized.


Synthesizing Unit <zbt_6111>.
    Related source file is "zbt_6111.v".
    Found 36-bit tristate buffer for signal <ram_data>.
    Found 2-bit register for signal <we_delay>.
    Found 36-bit register for signal <write_data_old1>.
    Found 36-bit register for signal <write_data_old2>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred  36 Tristate(s).
Unit <zbt_6111> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "xvga.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <vram_display>.
    Related source file is "vram_display.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <hcount_f<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount_f<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit addsub for signal <hcount_f>.
    Found 36-bit register for signal <last_vr_data>.
    Found 10-bit adder for signal <vcount_f$addsub0000> created at line 54.
    Found 11-bit comparator greatequal for signal <vcount_f$cmp_ge0000> created at line 54.
    Found 36-bit register for signal <vr_data_latched>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <vram_display> synthesized.


Synthesizing Unit <delayN_2>.
    Related source file is "delayN.v".
    Found 22-bit register for signal <shiftreg>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <delayN_2> synthesized.


Synthesizing Unit <calibration>.
    Related source file is "calibration.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <z_temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bool1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit up counter for signal <counter>.
    Found 10-bit updown counter for signal <ratio_n>.
    Found 10-bit comparator greatequal for signal <ratio_n$cmp_ge0000> created at line 62.
    Found 10-bit comparator greater for signal <ratio_n$cmp_gt0000> created at line 67.
    Found 10-bit comparator lessequal for signal <ratio_n$cmp_le0000> created at line 67.
    Summary:
	inferred   2 Counter(s).
	inferred   3 Comparator(s).
Unit <calibration> synthesized.


Synthesizing Unit <dmx_processor>.
    Related source file is "dmx_processor.v".
WARNING:Xst:1780 - Signal <saved_dimmer_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <saved_dimmer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <saved_color_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <saved_color> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data_out>.
    Found 9-bit register for signal <addr_out>.
    Found 9-bit comparator equal for signal <data_out$cmp_eq0000> created at line 62.
    Found 9-bit comparator equal for signal <data_out$cmp_eq0001> created at line 64.
    Found 8-bit register for signal <saved_pan>.
    Found 9-bit register for signal <saved_pan_addr>.
    Found 8-bit register for signal <saved_tilt>.
    Found 9-bit register for signal <saved_tilt_addr>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <dmx_processor> synthesized.


Synthesizing Unit <dmx_writer>.
    Related source file is "dmx_writer.v".
WARNING:Xst:647 - Input <addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 11                                             |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <request_pulse>.
    Found 1-bit register for signal <dmx_out>.
    Found 9-bit register for signal <request_addr>.
    Found 9-bit up counter for signal <addr_count>.
    Found 12-bit up counter for signal <break_counter>.
    Found 4-bit register for signal <cd_counter>.
    Found 4-bit adder for signal <cd_counter$addsub0000>.
    Found 8-bit register for signal <data_mux>.
    Found 8-bit register for signal <four_us_counter>.
    Found 8-bit adder for signal <four_us_counter$share0000> created at line 91.
    Found 9-bit up counter for signal <mab_counter>.
    Found 9-bit up counter for signal <mtbframes_counter>.
    Found 9-bit comparator greatequal for signal <mtbframes_counter$cmp_ge0000> created at line 159.
    Found 12-bit up counter for signal <mtbpackets_counter>.
    Found 4-bit register for signal <sc_counter>.
    Found 4-bit adder for signal <sc_counter$share0000>.
    Found 12-bit comparator less for signal <state$cmp_lt0000> created at line 95.
    Found 9-bit comparator less for signal <state$cmp_lt0001> created at line 110.
    Found 4-bit comparator less for signal <state$cmp_lt0002> created at line 140.
    Found 9-bit comparator less for signal <state$cmp_lt0003> created at line 159.
    Found 12-bit comparator less for signal <state$cmp_lt0004> created at line 291.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <dmx_writer> synthesized.


Synthesizing Unit <display_16hex>.
    Related source file is "display_16hex.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 98 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 164.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 170.
    Found 6-bit comparator less for signal <clock$cmp_lt0000> created at line 58.
    Found 32-bit register for signal <control>.
    Found 6-bit up counter for signal <count>.
    Found 64-bit register for signal <data>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 98.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Found 7-bit register for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 121 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex> synthesized.


Synthesizing Unit <i2c>.
    Related source file is "video_decoder.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 44                                             |
    | Inputs             | 1                                              |
    | Outputs            | 32                                             |
    | Clock              | clock4x (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <ack>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 1-bit register for signal <scl>.
    Found 8-bit register for signal <ldata>.
    Found 1-bit register for signal <sdai>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <i2c> synthesized.


Synthesizing Unit <divider>.
    Related source file is "divider.v".
WARNING:Xst:646 - Signal <quotient_temp<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <diff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit register for signal <quotient>.
    Found 6-bit down counter for signal <bits>.
    Found 6-bit comparator greater for signal <bits$cmp_gt0000> created at line 54.
    Found 1-bit register for signal <del_ready>.
    Found 52-bit register for signal <dividend_copy>.
    Found 26-bit adder for signal <dividend_copy$add0000> created at line 43.
    Found 6-bit comparator lessequal for signal <dividend_copy$cmp_le0000> created at line 54.
    Found 52-bit 4-to-1 multiplexer for signal <dividend_copy$mux0000>.
    Found 52-bit register for signal <divider_copy>.
    Found 26-bit adder for signal <divider_copy$add0000> created at line 46.
    Found 52-bit 4-to-1 multiplexer for signal <divider_copy$mux0000>.
    Found 26-bit adder for signal <fractional$addsub0000> created at line 26.
    Found 1-bit register for signal <negative_output>.
    Found 52-bit subtractor for signal <old_diff_12$sub0000> created at line 55.
    Found 26-bit adder for signal <quotient$addsub0000> created at line 61.
    Found 25-bit register for signal <quotient_temp<24:0>>.
    Summary:
	inferred   1 Counter(s).
	inferred 157 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred 104 Multiplexer(s).
Unit <divider> synthesized.


Synthesizing Unit <ramclock>.
    Related source file is "ramclock.v".
Unit <ramclock> synthesized.


Synthesizing Unit <adv7185init>.
    Related source file is "video_decoder.v".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 37                                             |
    | Transitions        | 72                                             |
    | Inputs             | 3                                              |
    | Outputs            | 36                                             |
    | Clock              | clock_slow (rising_edge)                       |
    | Reset              | reset_slow (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tv_in_reset_b>.
    Found 8-bit up counter for signal <clk_div_count>.
    Found 1-bit register for signal <clock_slow>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <old_source>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <adv7185init> synthesized.


Synthesizing Unit <rgb2hsv>.
    Related source file is "rgb2hsv.v".
WARNING:Xst:646 - Signal <start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sign> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_rfd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_remainder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_quotient<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h_rfd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h_remainder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "rgb2hsv.v" line 104: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "rgb2hsv.v" line 104: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "rgb2hsv.v" line 109: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "rgb2hsv.v" line 109: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "rgb2hsv.v" line 114: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "rgb2hsv.v" line 114: The result of a 9x9-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8-bit register for signal <h>.
    Found 8-bit register for signal <s>.
    Found 8-bit register for signal <v>.
    Found 5-bit up counter for signal <counter>.
    Found 5-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 70.
    Found 8-bit register for signal <delta>.
    Found 8-bit subtractor for signal <delta$sub0000> created at line 96.
    Found 8-bit adder for signal <h$addsub0000> created at line 133.
    Found 16-bit comparator greater for signal <h$cmp_gt0000> created at line 132.
    Found 8-bit addsub for signal <h$mux0000>.
    Found 304-bit register for signal <h_add>.
    Found 16-bit register for signal <h_bottom>.
    Found 8-bit comparator greater for signal <h_bottom$cmp_gt0000> created at line 119.
    Found 8x3-bit multiplier for signal <h_bottom$mult0000> created at line 119.
    Found 19-bit register for signal <h_negative>.
    Found 16-bit register for signal <h_top>.
    Found 9-bit subtractor for signal <h_top$addsub0000> created at line 104.
    Found 9-bit subtractor for signal <h_top$addsub0001> created at line 104.
    Found 9-bit subtractor for signal <h_top$addsub0002> created at line 109.
    Found 9-bit subtractor for signal <h_top$addsub0003> created at line 109.
    Found 9-bit subtractor for signal <h_top$addsub0004> created at line 114.
    Found 9-bit subtractor for signal <h_top$addsub0005> created at line 114.
    Found 8-bit comparator equal for signal <h_top$cmp_eq0000> created at line 103.
    Found 8-bit comparator equal for signal <h_top$cmp_eq0001> created at line 108.
    Found 8-bit comparator greatequal for signal <h_top$cmp_ge0000> created at line 104.
    Found 8-bit comparator greatequal for signal <h_top$cmp_ge0001> created at line 109.
    Found 8-bit comparator greatequal for signal <h_top$cmp_ge0002> created at line 114.
    Found 8-bit comparator not equal for signal <h_top$cmp_ne0000> created at line 113.
    Found 8-bit comparator not equal for signal <h_top$cmp_ne0001> created at line 108.
    Found 8-bit comparator not equal for signal <h_top$cmp_ne0002> created at line 103.
    Found 9x9-bit multiplier for signal <h_top$mult0006> created at line 104.
    Found 9x9-bit multiplier for signal <h_top$mult0007> created at line 104.
    Found 9x9-bit multiplier for signal <h_top$mult0008> created at line 109.
    Found 9x9-bit multiplier for signal <h_top$mult0009> created at line 109.
    Found 9x9-bit multiplier for signal <h_top$mult0010> created at line 114.
    Found 9x9-bit multiplier for signal <h_top$mult0011> created at line 114.
    Found 8-bit register for signal <max>.
    Found 8-bit comparator greatequal for signal <max$cmp_ge0000> created at line 80.
    Found 8-bit comparator greatequal for signal <max$cmp_ge0001> created at line 80.
    Found 8-bit comparator greatequal for signal <max$cmp_ge0002> created at line 82.
    Found 8-bit comparator greatequal for signal <max$cmp_ge0003> created at line 82.
    Found 8-bit register for signal <min>.
    Found 8-bit comparator lessequal for signal <min$cmp_le0000> created at line 86.
    Found 8-bit comparator lessequal for signal <min$cmp_le0001> created at line 86.
    Found 8-bit comparator lessequal for signal <min$cmp_le0002> created at line 88.
    Found 8-bit comparator lessequal for signal <min$cmp_le0003> created at line 88.
    Found 8-bit register for signal <my_b>.
    Found 8-bit register for signal <my_b_delay1>.
    Found 8-bit register for signal <my_b_delay2>.
    Found 8-bit register for signal <my_g>.
    Found 8-bit register for signal <my_g_delay1>.
    Found 8-bit register for signal <my_g_delay2>.
    Found 8-bit register for signal <my_r>.
    Found 8-bit register for signal <my_r_delay1>.
    Found 8-bit register for signal <my_r_delay2>.
    Found 16-bit register for signal <s_bottom>.
    Found 8-bit comparator greater for signal <s_bottom$cmp_gt0000> created at line 100.
    Found 16-bit register for signal <s_top>.
    Found 8x8-bit multiplier for signal <s_top$mult0000> created at line 99.
    Found 160-bit register for signal <v_delay>.
INFO:Xst:738 - HDL ADVISOR - 304 flip-flops were inferred for signal <h_add>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 667 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   8 Multiplier(s).
	inferred  20 Comparator(s).
Unit <rgb2hsv> synthesized.


Synthesizing Unit <tracker>.
    Related source file is "tracker.v".
WARNING:Xst:646 - Signal <v_remainder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_quotient<25:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h_remainder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h_quotient<25:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <data_ready>.
    Found 11-bit register for signal <x_com>.
    Found 10-bit register for signal <y_com>.
    Found 8-bit comparator greatequal for signal <bool$cmp_ge0000> created at line 82.
    Found 8-bit comparator greater for signal <bool$cmp_gt0000> created at line 82.
    Found 8-bit comparator greater for signal <bool$cmp_gt0001> created at line 82.
    Found 8-bit comparator lessequal for signal <bool$cmp_le0000> created at line 82.
    Found 21-bit register for signal <color_count>.
    Found 21-bit adder for signal <color_count$addsub0000> created at line 159.
    Found 21-bit adder for signal <color_count$addsub0001> created at line 159.
    Found 21-bit adder for signal <color_count$share0000>.
    Found 21-bit register for signal <color_count_prev>.
    Found 21-bit register for signal <color_count_prev1>.
    Found 21-bit register for signal <color_count_prev2>.
    Found 2-bit register for signal <div_ready>.
    Found 26-bit register for signal <h_sum>.
    Found 26-bit adder for signal <h_sum$addsub0000> created at line 157.
    Found 26-bit adder for signal <h_sum$addsub0001> created at line 157.
    Found 11-bit comparator greater for signal <h_sum$cmp_gt0000> created at line 140.
    Found 10-bit comparator greater for signal <h_sum$cmp_gt0001> created at line 140.
    Found 11-bit comparator less for signal <h_sum$cmp_lt0000> created at line 140.
    Found 10-bit comparator less for signal <h_sum$cmp_lt0001> created at line 140.
    Found 26-bit adder for signal <h_sum$share0000>.
    Found 26-bit register for signal <h_sum_prev>.
    Found 11-bit comparator lessequal for signal <h_sum_prev$cmp_le0000> created at line 153.
    Found 10-bit comparator lessequal for signal <h_sum_prev$cmp_le0001> created at line 153.
    Found 26-bit register for signal <h_sum_prev1>.
    Found 26-bit register for signal <h_sum_prev2>.
    Found 1-bit register for signal <start>.
    Found 11-bit comparator greater for signal <state$cmp_gt0000> created at line 153.
    Found 10-bit comparator greater for signal <state$cmp_gt0001> created at line 153.
    Found 26-bit register for signal <v_sum>.
    Found 26-bit adder for signal <v_sum$addsub0000> created at line 158.
    Found 26-bit adder for signal <v_sum$addsub0001> created at line 158.
    Found 26-bit adder for signal <v_sum$share0000>.
    Found 26-bit register for signal <v_sum_prev>.
    Found 26-bit register for signal <v_sum_prev1>.
    Found 26-bit register for signal <v_sum_prev2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 317 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <tracker> synthesized.


Synthesizing Unit <sqrt_wrapper>.
    Related source file is "sqrt_wrapper.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <sqrt_wrapper> synthesized.


Synthesizing Unit <unpiped_calc>.
    Related source file is "unpiped_calc.v".
WARNING:Xst:647 - Input <x_real> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y_real> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <y_mag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y_dif_sq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y_dif<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_mag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_dif_sq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_dif<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wait_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tilt_scaled> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tilt_remainder<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tilt_quotient<10:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tilt_plus_pi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tilt_div_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <short_tilt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <short_pan> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pan_scaled<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pan_scaled<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pan_quot_temp<11:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pan_quot<8:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pan_prev> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pan_plus_pi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pan_div_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <my_y_com> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <my_x_com> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arc_tilt_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arc_pan_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tilt>.
    Found 8-bit register for signal <pan>.
    Found 1-bit register for signal <ready>.
    Found 10-bit register for signal <arctan_pan_in_x>.
    Found 10-bit register for signal <arctan_pan_in_y>.
    Found 5-bit register for signal <arctan_tilt_counter>.
    Found 5-bit adder for signal <arctan_tilt_counter$addsub0000> created at line 346.
    Found 10-bit register for signal <arctan_tilt_in_x>.
    Found 10-bit register for signal <arctan_tilt_in_y>.
    Found 1-bit register for signal <d_greater_than_h>.
    Found 11-bit comparator greater for signal <old_x_mag_13$cmp_gt0000> created at line 208.
    Found 10-bit comparator greater for signal <old_y_mag_14$cmp_gt0000> created at line 212.
    Found 4-bit register for signal <pan_div_counter>.
    Found 4-bit adder for signal <pan_div_counter$addsub0000> created at line 280.
    Found 12-bit register for signal <pan_dividend>.
    Found 12-bit register for signal <pan_divisor>.
    Found 1-bit register for signal <pan_out_ready>.
    Found 16-bit register for signal <pan_scaled>.
    Found 8x6-bit multiplier for signal <pan_scaled$mult0000> created at line 336.
    Found 4-bit register for signal <sqrt_counter>.
    Found 4-bit adder for signal <sqrt_counter$addsub0000> created at line 252.
    Found 4-bit comparator less for signal <state$cmp_lt0000> created at line 252.
    Found 4-bit comparator less for signal <state$cmp_lt0001> created at line 279.
    Found 4-bit comparator less for signal <state$cmp_lt0002> created at line 308.
    Found 5-bit comparator less for signal <state$cmp_lt0003> created at line 345.
    Found 4-bit register for signal <tilt_div_counter>.
    Found 4-bit adder for signal <tilt_div_counter$addsub0000> created at line 309.
    Found 12-bit register for signal <tilt_dividend>.
    Found 12-bit comparator greater for signal <tilt_dividend$cmp_gt0000> created at line 256.
    Found 12-bit register for signal <tilt_divisor>.
    Found 14-bit adder carry out for signal <tilt_scaled$addsub0000> created at line 353.
    Found 8x6-bit multiplier for signal <tilt_scaled$mult0000> created at line 353.
    Found 12-bit register for signal <x_dif>.
    Found 1-bit register for signal <x_greater_than_y>.
    Found 11-bit comparator greater for signal <x_greater_than_y$cmp_gt0000> created at line 221.
    Found 22-bit register for signal <xsq_plus_ysq>.
    Found 22-bit adder for signal <xsq_plus_ysq$add0000> created at line 218.
    Found 11-bit register for signal <y_dif>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 186 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred   8 Comparator(s).
Unit <unpiped_calc> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "zbt_6111_sample.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <rgb<17:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rgb<9:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rgb<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram0_clk_not_used> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ntsc_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <locked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 11-bit latch for signal <x_pos>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 10-bit latch for signal <y_pos>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <pan>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <tilt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 13-bit subtractor for signal <$sub0000> created at line 804.
    Found 12-bit subtractor for signal <$sub0001> created at line 804.
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 804.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 804.
    Found 1-bit register for signal <b>.
    Found 32-bit up counter for signal <count>.
    Found 18-bit up counter for signal <cursor_counter>.
    Found 11-bit updown counter for signal <cursor_x>.
    Found 11-bit comparator greatequal for signal <cursor_x$cmp_ge0000> created at line 778.
    Found 11-bit comparator lessequal for signal <cursor_x$cmp_le0000> created at line 775.
    Found 11-bit comparator less for signal <cursor_x$cmp_lt0000> created at line 778.
    Found 10-bit updown counter for signal <cursor_y>.
    Found 10-bit comparator greatequal for signal <cursor_y$cmp_ge0000> created at line 772.
    Found 10-bit comparator lessequal for signal <cursor_y$cmp_le0000> created at line 769.
    Found 10-bit comparator less for signal <cursor_y$cmp_lt0000> created at line 772.
    Found 64-bit register for signal <dispdata>.
    Found 11-bit comparator equal for signal <dispdata$cmp_eq0000> created at line 881.
    Found 10-bit comparator equal for signal <dispdata$cmp_eq0001> created at line 881.
    Found 11-bit comparator equal for signal <dispdata$cmp_eq0002> created at line 870.
    Found 10-bit comparator equal for signal <dispdata$cmp_eq0003> created at line 870.
    Found 1-bit register for signal <hs>.
    Found 18-bit register for signal <pixel>.
    Found 11-bit comparator equal for signal <pixel$cmp_eq0000> created at line 815.
    Found 10-bit comparator equal for signal <pixel$cmp_eq0001> created at line 815.
    Found 11-bit comparator equal for signal <pixel$cmp_eq0002> created at line 817.
    Found 10-bit comparator equal for signal <pixel$cmp_eq0003> created at line 817.
    Found 8-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 823.
    Found 12-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 804.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0002> created at line 804.
    Found 8-bit comparator greater for signal <pixel$cmp_gt0000> created at line 823.
    Found 8-bit comparator greater for signal <pixel$cmp_gt0001> created at line 823.
    Found 8-bit comparator lessequal for signal <pixel$cmp_le0000> created at line 823.
    Found 13-bit comparator lessequal for signal <pixel$cmp_le0001> created at line 804.
    Found 12-bit comparator lessequal for signal <pixel$cmp_le0002> created at line 804.
    Found 18-bit 4-to-1 multiplexer for signal <pixel$mux0000> created at line 793.
    Found 1-bit register for signal <vs>.
    Summary:
	inferred   4 Counter(s).
	inferred  85 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  22 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 17
 10x10-bit multiplier                                  : 1
 11x10-bit multiplier                                  : 2
 11x11-bit multiplier                                  : 2
 11x8-bit multiplier                                   : 1
 11x9-bit multiplier                                   : 1
 8x3-bit multiplier                                    : 1
 8x6-bit multiplier                                    : 2
 8x8-bit multiplier                                    : 1
 9x9-bit multiplier                                    : 6
# Adders/Subtractors                                   : 58
 10-bit adder                                          : 3
 10-bit adder carry out                                : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder carry out                                : 1
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 1
 14-bit adder carry out                                : 1
 21-bit adder                                          : 5
 21-bit subtractor                                     : 2
 22-bit adder                                          : 1
 26-bit adder                                          : 14
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 52-bit subtractor                                     : 2
 8-bit adder                                           : 2
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 6
# Counters                                             : 28
 10-bit up counter                                     : 3
 10-bit updown counter                                 : 2
 11-bit up counter                                     : 1
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 2
 18-bit up counter                                     : 2
 20-bit up counter                                     : 7
 32-bit up counter                                     : 1
 6-bit down counter                                    : 2
 6-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 304
 1-bit register                                        : 126
 10-bit register                                       : 16
 11-bit register                                       : 2
 12-bit register                                       : 5
 16-bit register                                       : 24
 18-bit register                                       : 4
 19-bit register                                       : 1
 2-bit register                                        : 1
 21-bit register                                       : 12
 22-bit register                                       : 25
 26-bit register                                       : 10
 3-bit register                                        : 4
 32-bit register                                       : 1
 36-bit register                                       : 6
 4-bit register                                        : 8
 40-bit register                                       : 2
 5-bit register                                        : 2
 52-bit register                                       : 4
 64-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 44
 9-bit register                                        : 4
# Latches                                              : 4
 10-bit latch                                          : 1
 11-bit latch                                          : 1
 8-bit latch                                           : 2
# Comparators                                          : 79
 10-bit comparator equal                               : 4
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 3
 11-bit comparator equal                               : 4
 11-bit comparator greatequal                          : 3
 11-bit comparator greater                             : 4
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator greatequal                          : 1
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 2
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 1
 4-bit comparator less                                 : 4
 5-bit comparator less                                 : 1
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 9
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 6
 8-bit comparator not equal                            : 3
 9-bit comparator equal                                : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 2
# Multiplexers                                         : 7
 1-bit 40-to-1 multiplexer                             : 1
 18-bit 4-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
 52-bit 4-to-1 multiplexer                             : 4
# Tristates                                            : 2
 1-bit tristate buffer                                 : 1
 36-bit tristate buffer                                : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <my_calc/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <color_tracker/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <adv7185/state/FSM> on signal <state[1:37]> with one-hot encoding.
---------------------------------------------------
 State    | Encoding
---------------------------------------------------
 00000000 | 0000000000000000000000000000000000001
 00000001 | 0000000000000000000000000000000000010
 00000010 | 0000000000000000000000000000000000100
 00000011 | 0000000000000000000000000000000001000
 00000100 | 0000000000000000000000000000000010000
 00000101 | 0000000000000000000000000000000100000
 00000110 | 0000000000000000000000000000001000000
 00000111 | 0000000000000000000000000000010000000
 00001000 | 0000000000000000000000000000100000000
 00001001 | 0000000000000000000000000001000000000
 00001010 | 0000000000000000000000000010000000000
 00001011 | 0000000000000000000000000100000000000
 00001100 | 0000000000000000000000001000000000000
 00001101 | 0000000000000000000000010000000000000
 00001110 | 0000000000000000000000100000000000000
 00001111 | 0000000000000000000001000000000000000
 00010000 | 0000000000000000000010000000000000000
 00010001 | 0000000000000000000100000000000000000
 00010010 | 0000000000000000001000000000000000000
 00010011 | 0000000000000000010000000000000000000
 00010100 | 0000000000000000100000000000000000000
 00010101 | 0000000000000001000000000000000000000
 00010110 | 0000000000000010000000000000000000000
 00010111 | 0000000000000100000000000000000000000
 00011000 | 0000000000001000000000000000000000000
 00011001 | 0000000000010000000000000000000000000
 00011010 | 0000000000100000000000000000000000000
 00011011 | 0000000001000000000000000000000000000
 00011100 | 0000000010000000000000000000000000000
 00011101 | 0000000100000000000000000000000000000
 00011110 | 0000001000000000000000000000000000000
 00011111 | 0000010000000000000000000000000000000
 00100000 | 0000100000000000000000000000000000000
 00100001 | 0001000000000000000000000000000000000
 00100010 | 0010000000000000000000000000000000000
 00100011 | 0100000000000000000000000000000000000
 00100100 | 1000000000000000000000000000000000000
---------------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <adv7185/i2c/state/FSM> on signal <state[1:42]> with speed1 encoding.
--------------------------------------------------------
 State    | Encoding
--------------------------------------------------------
 00000000 | 100000000000000000000000000000000000000000
 00000001 | 010000000000000000000000000000000000000000
 00000010 | 001000000000000000000000000000000000000000
 00000011 | 000100000000000000000000000000000000000000
 00000100 | 000010000000000000000000000000000000000000
 00000101 | 000001000000000000000000000000000000000000
 00000110 | 000000100000000000000000000000000000000000
 00000111 | 000000010000000000000000000000000000000000
 00001000 | 000000001000000000000000000000000000000000
 00001001 | 000000000100000000000000000000000000000000
 00001010 | 000000000010000000000000000000000000000000
 00001011 | 000000000001000000000000000000000000000000
 00001100 | 000000000000100000000000000000000000000000
 00001101 | 000000000000010000000000000000000000000000
 00001110 | 000000000000001000000000000000000000000000
 00001111 | 000000000000000100000000000000000000000000
 00010000 | 000000000000000001000000000000000000000000
 00010001 | 000000000000000000010000000000000000000000
 00010010 | 000000000000000000000100000000000000000000
 00010011 | 000000000000000000000001000000000000000000
 00010100 | 000000000000000010000000000000000000000000
 00010101 | 000000000000000000100000000000000000000000
 00010110 | 000000000000000000001000000000000000000000
 00010111 | 000000000000000000000010000000000000000000
 00011000 | 000000000000000000000000100000000000000000
 00011001 | 000000000000000000000000010000000000000000
 00011010 | 000000000000000000000000000100000000000000
 00011011 | 000000000000000000000000000001000000000000
 00011100 | 000000000000000000000000000000010000000000
 00011101 | 000000000000000000000000000000000100000000
 00011110 | 000000000000000000000000001000000000000000
 00011111 | 000000000000000000000000000010000000000000
 00100000 | 000000000000000000000000000000100000000000
 00100001 | 000000000000000000000000000000001000000000
 00100010 | 000000000000000000000000000000000010000000
 00100011 | 000000000000000000000000000000000001000000
 00100100 | 000000000000000000000000000000000000001000
 00100101 | 000000000000000000000000000000000000000100
 00100110 | 000000000000000000000000000000000000000010
 00100111 | 000000000000000000000000000000000000000001
 00101000 | 000000000000000000000000000000000000100000
 00101001 | 000000000000000000000000000000000000010000
--------------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <my_dmx_writer/state/FSM> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000001
 0001  | 0000010
 0010  | 0000100
 0011  | 0001000
 0100  | 1000000
 0101  | 0010000
 0110  | 0100000
-------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
Reading core <hsv_divider.ngc>.
Reading core <tilt_sqrt.ngc>.
Reading core <pan_divider.ngc>.
Reading core <tilt_divider.ngc>.
Reading core <arctan.ngc>.
Reading core <arctan_tilt_new.ngc>.
Loading core <hsv_divider> for timing and area information for instance <hue_div1>.
Loading core <hsv_divider> for timing and area information for instance <hue_div2>.
Loading core <tilt_sqrt> for timing and area information for instance <my_tilt_sqrt>.
Loading core <pan_divider> for timing and area information for instance <pan_div>.
Loading core <tilt_divider> for timing and area information for instance <tilt_div>.
Loading core <arctan> for timing and area information for instance <arctac_pan>.
Loading core <arctan_tilt_new> for timing and area information for instance <my_arctan_tilt>.
WARNING:Xst:2404 -  FFs/Latches <s_bottom<15:8>> (without init value) have a constant value of 0 in block <rgb2hsv>.
WARNING:Xst:2404 -  FFs/Latches <h_add_0<15:8>> (without init value) have a constant value of 0 in block <rgb2hsv>.
WARNING:Xst:2404 -  FFs/Latches <h_bottom<15:11>> (without init value) have a constant value of 0 in block <rgb2hsv>.
WARNING:Xst:2404 -  FFs/Latches <pan_divisor<11:11>> (without init value) have a constant value of 0 in block <unpiped_calc>.
WARNING:Xst:2404 -  FFs/Latches <h_add_1<15:8>> (without init value) have a constant value of 0 in block <rgb2hsv>.
WARNING:Xst:2404 -  FFs/Latches <h_add_2<15:8>> (without init value) have a constant value of 0 in block <rgb2hsv>.

Synthesizing (advanced) Unit <YCrCb2RGB>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_B1_int_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_C_int_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_B2_int_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_A_int_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_X_int_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_B1_int_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_C_int_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_B2_int_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_A_int_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_X_int_mult0000 by adding 1 register level(s).
Unit <YCrCb2RGB> synthesized (advanced).

Synthesizing (advanced) Unit <rgb2hsv>.
	Found pipelined multiplier on signal <s_top_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0006 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0007 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0009 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0008 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0010 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0011 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_bottom_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0006 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0007 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0009 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0008 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0010 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_top_mult0011 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_h_bottom_mult0000 by adding 1 register level(s).
Unit <rgb2hsv> synthesized (advanced).

Synthesizing (advanced) Unit <unpiped_calc>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_pan_scaled_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__old_y_dif_sq_16 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__old_x_dif_sq_15 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tilt_scaled_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_pan_scaled_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__old_y_dif_sq_16 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__old_x_dif_sq_15 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_tilt_scaled_mult0000 by adding 1 register level(s).
Unit <unpiped_calc> synthesized (advanced).
WARNING:Xst:2677 - Node <R_int_0> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_1> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_2> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_3> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_4> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_5> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_6> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_7> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_8> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <R_int_9> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_0> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_1> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_2> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_3> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_4> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_5> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_6> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_7> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_8> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <B_int_9> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_0> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_1> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_2> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_3> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_4> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_5> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_6> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_7> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_8> of sequential type is unconnected in block <YCrCb2RGB>.
WARNING:Xst:2677 - Node <G_int_9> of sequential type is unconnected in block <YCrCb2RGB>.
INFO:Xst:2261 - The FF/Latch <B1_int_19> in Unit <YCrCb2RGB> is equivalent to the following FF/Latch, which will be removed : <B1_int_20> 
INFO:Xst:2261 - The FF/Latch <B2_int_18> in Unit <YCrCb2RGB> is equivalent to the following 2 FFs/Latches, which will be removed : <B2_int_19> <B2_int_20> 
WARNING:Xst:2677 - Node <y_0_9> of sequential type is unconnected in block <ntsc_to_zbt>.
WARNING:Xst:2677 - Node <y_1_9> of sequential type is unconnected in block <ntsc_to_zbt>.
WARNING:Xst:2677 - Node <y_delay_9> of sequential type is unconnected in block <ntsc_to_zbt>.
WARNING:Xst:2677 - Node <y_delay_19> of sequential type is unconnected in block <ntsc_to_zbt>.
WARNING:Xst:2677 - Node <y_delay_29> of sequential type is unconnected in block <ntsc_to_zbt>.
WARNING:Xst:2677 - Node <y_delay_39> of sequential type is unconnected in block <ntsc_to_zbt>.
WARNING:Xst:1710 - FF/Latch <h_add_3_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_3_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_3_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_3_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_3_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_3_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_3_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_3_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_4_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_4_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_4_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_4_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_4_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_4_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_4_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_4_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_5_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_5_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_5_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_5_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_5_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_5_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_5_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_5_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_6_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_6_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_6_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_6_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_6_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_6_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_6_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_6_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_7_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_7_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_7_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_7_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_7_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_7_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_7_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_7_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_8_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_8_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_8_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_8_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_8_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_8_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_8_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_8_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_9_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_9_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_9_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_9_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_9_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_9_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_9_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_9_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_10_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_10_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_10_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_10_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_10_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_10_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_10_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_10_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_11_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_11_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_11_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_11_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_11_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_11_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_11_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_11_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_12_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_12_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_12_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_12_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_12_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_12_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_12_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_12_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_13_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_13_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_13_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_13_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_13_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_13_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_13_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_13_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_14_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_14_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_14_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_14_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_14_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_14_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_14_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_14_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_15_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_15_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_15_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_15_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_15_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_15_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_15_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_15_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_16_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_16_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_16_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_16_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_16_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_16_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_16_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_16_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_17_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_17_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_17_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_17_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_17_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_17_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_17_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_17_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_18_8> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_18_9> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_18_10> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_18_11> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_18_12> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_18_13> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_18_14> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <h_add_18_15> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <h_add_0_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_0_3> <h_add_0_5> <h_add_0_7> 
INFO:Xst:2261 - The FF/Latch <h_add_0_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_0_2> <h_add_0_4> <h_add_0_6> 
INFO:Xst:2261 - The FF/Latch <h_add_1_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_1_2> <h_add_1_4> <h_add_1_6> 
INFO:Xst:2261 - The FF/Latch <h_add_1_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_1_3> <h_add_1_5> <h_add_1_7> 
INFO:Xst:2261 - The FF/Latch <h_add_2_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_2_2> <h_add_2_4> <h_add_2_6> 
INFO:Xst:2261 - The FF/Latch <h_add_2_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_2_3> <h_add_2_5> <h_add_2_7> 
INFO:Xst:2261 - The FF/Latch <h_add_3_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_3_2> <h_add_3_4> <h_add_3_6> 
INFO:Xst:2261 - The FF/Latch <h_add_3_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_3_3> <h_add_3_5> <h_add_3_7> 
INFO:Xst:2261 - The FF/Latch <h_add_4_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_4_2> <h_add_4_4> <h_add_4_6> 
INFO:Xst:2261 - The FF/Latch <h_add_4_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_4_3> <h_add_4_5> <h_add_4_7> 
INFO:Xst:2261 - The FF/Latch <h_add_5_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_5_2> <h_add_5_4> <h_add_5_6> 
INFO:Xst:2261 - The FF/Latch <h_add_5_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_5_3> <h_add_5_5> <h_add_5_7> 
INFO:Xst:2261 - The FF/Latch <h_add_6_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_6_2> <h_add_6_4> <h_add_6_6> 
INFO:Xst:2261 - The FF/Latch <h_add_6_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_6_3> <h_add_6_5> <h_add_6_7> 
INFO:Xst:2261 - The FF/Latch <h_add_7_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_7_2> <h_add_7_4> <h_add_7_6> 
INFO:Xst:2261 - The FF/Latch <h_add_7_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_7_3> <h_add_7_5> <h_add_7_7> 
INFO:Xst:2261 - The FF/Latch <h_add_8_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_8_2> <h_add_8_4> <h_add_8_6> 
INFO:Xst:2261 - The FF/Latch <h_add_8_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_8_3> <h_add_8_5> <h_add_8_7> 
INFO:Xst:2261 - The FF/Latch <h_add_9_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_9_2> <h_add_9_4> <h_add_9_6> 
INFO:Xst:2261 - The FF/Latch <h_add_9_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_9_3> <h_add_9_5> <h_add_9_7> 
INFO:Xst:2261 - The FF/Latch <h_add_10_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_10_2> <h_add_10_4> <h_add_10_6> 
INFO:Xst:2261 - The FF/Latch <h_add_10_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_10_3> <h_add_10_5> <h_add_10_7> 
INFO:Xst:2261 - The FF/Latch <h_add_11_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_11_2> <h_add_11_4> <h_add_11_6> 
INFO:Xst:2261 - The FF/Latch <h_add_11_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_11_3> <h_add_11_5> <h_add_11_7> 
INFO:Xst:2261 - The FF/Latch <h_add_12_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_12_2> <h_add_12_4> <h_add_12_6> 
INFO:Xst:2261 - The FF/Latch <h_add_12_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_12_3> <h_add_12_5> <h_add_12_7> 
INFO:Xst:2261 - The FF/Latch <h_add_13_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_13_2> <h_add_13_4> <h_add_13_6> 
INFO:Xst:2261 - The FF/Latch <h_add_13_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_13_3> <h_add_13_5> <h_add_13_7> 
INFO:Xst:2261 - The FF/Latch <h_add_14_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_14_2> <h_add_14_4> <h_add_14_6> 
INFO:Xst:2261 - The FF/Latch <h_add_14_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_14_3> <h_add_14_5> <h_add_14_7> 
INFO:Xst:2261 - The FF/Latch <h_add_15_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_15_2> <h_add_15_4> <h_add_15_6> 
INFO:Xst:2261 - The FF/Latch <h_add_15_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_15_3> <h_add_15_5> <h_add_15_7> 
INFO:Xst:2261 - The FF/Latch <h_add_16_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_16_2> <h_add_16_4> <h_add_16_6> 
INFO:Xst:2261 - The FF/Latch <h_add_16_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_16_3> <h_add_16_5> <h_add_16_7> 
INFO:Xst:2261 - The FF/Latch <h_add_17_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_17_2> <h_add_17_4> <h_add_17_6> 
INFO:Xst:2261 - The FF/Latch <h_add_17_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_17_3> <h_add_17_5> <h_add_17_7> 
INFO:Xst:2261 - The FF/Latch <h_add_18_1> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_18_3> <h_add_18_5> <h_add_18_7> 
INFO:Xst:2261 - The FF/Latch <h_add_18_0> in Unit <rgb2hsv> is equivalent to the following 3 FFs/Latches, which will be removed : <h_add_18_2> <h_add_18_4> <h_add_18_6> 
WARNING:Xst:1710 - FF/Latch <old_source> (without init value) has a constant value of 0 in block <adv7185init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arctan_pan_in_x_0> (without init value) has a constant value of 0 in block <unpiped_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arctan_pan_in_y_0> (without init value) has a constant value of 0 in block <unpiped_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arctan_tilt_in_x_0> (without init value) has a constant value of 0 in block <unpiped_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arctan_tilt_in_y_0> (without init value) has a constant value of 0 in block <unpiped_calc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <x_dif_0> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_1> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_2> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_3> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_4> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_5> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_6> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_7> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_8> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_9> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <x_dif_10> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_0> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_1> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_2> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_3> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_4> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_5> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_6> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_7> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_8> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <y_dif_9> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <pan_scaled_0> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <pan_scaled_1> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <pan_scaled_2> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <pan_scaled_3> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <pan_scaled_4> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <pan_scaled_13> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <pan_scaled_14> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:2677 - Node <pan_scaled_15> of sequential type is unconnected in block <unpiped_calc>.
WARNING:Xst:1710 - FF/Latch <dispdata_55> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_54> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_53> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_52> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_51> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_39> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_38> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_27> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_26> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_25> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_24> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_23> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_22> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_21> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_20> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_19> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_18> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_17> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dispdata_16> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_tilt_addr_8> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_tilt_addr_7> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_tilt_addr_6> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_tilt_addr_5> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_tilt_addr_4> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_tilt_addr_3> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_tilt_addr_2> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_tilt_addr_0> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_pan_addr_8> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_pan_addr_7> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_pan_addr_6> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_pan_addr_5> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_pan_addr_4> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_pan_addr_3> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_pan_addr_2> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_pan_addr_1> has a constant value of 0 in block <dmx_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <negative_output> has a constant value of 0 in block <v_div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <negative_output> has a constant value of 0 in block <h_div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_55> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_54> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_53> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_52> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_51> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_39> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_38> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_27> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_26> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_25> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_24> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_23> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_22> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_21> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_20> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_19> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_18> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_17> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_16> (without init value) has a constant value of 0 in block <hexdisp1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_FFd4> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_b_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_b_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_g_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_g_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_r_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_r_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <max_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <max_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <min_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <min_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_bottom_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_0_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_0_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_r_delay1_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_r_delay1_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_g_delay1_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_g_delay1_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_b_delay1_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_b_delay1_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_1_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_1_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_r_delay2_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_r_delay2_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_g_delay2_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_g_delay2_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_b_delay2_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_b_delay2_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_2_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_2_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_3_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_3_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_4_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_4_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_5_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_5_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_6_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_6_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_7_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_7_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_8_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_8_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_9_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_9_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_10_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_10_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_11_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_11_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_12_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_12_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_13_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_13_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_14_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_14_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_15_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_15_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_16_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_16_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_17_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_17_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_18_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_18_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_19_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_19_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_0> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_1> (without init value) has a constant value of 0 in block <find_hue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <R_int_10> of sequential type is unconnected in block <color>.
WARNING:Xst:2677 - Node <R_int_11> of sequential type is unconnected in block <color>.
WARNING:Xst:2677 - Node <B_int_10> of sequential type is unconnected in block <color>.
WARNING:Xst:2677 - Node <B_int_11> of sequential type is unconnected in block <color>.
WARNING:Xst:2677 - Node <G_int_10> of sequential type is unconnected in block <color>.
WARNING:Xst:2677 - Node <G_int_11> of sequential type is unconnected in block <color>.
WARNING:Xst:2677 - Node <quotient_11> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_12> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_13> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_14> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_15> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_16> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_17> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_18> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_19> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_20> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_21> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_22> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_23> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_24> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_25> of sequential type is unconnected in block <h_div>.
WARNING:Xst:2677 - Node <quotient_10> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_11> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_12> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_13> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_14> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_15> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_16> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_17> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_18> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_19> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_20> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_21> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_22> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_23> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_24> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <quotient_25> of sequential type is unconnected in block <v_div>.
WARNING:Xst:2677 - Node <addr_out_0> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:2677 - Node <addr_out_1> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:2677 - Node <addr_out_2> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:2677 - Node <addr_out_3> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:2677 - Node <addr_out_4> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:2677 - Node <addr_out_5> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:2677 - Node <addr_out_6> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:2677 - Node <addr_out_7> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:2677 - Node <addr_out_8> of sequential type is unconnected in block <dmx_proc>.
WARNING:Xst:1710 - FF/Latch <FSM_FFd2> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_FFd1> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_FFd3> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FSM_FFd5> of sequential type is unconnected in block <state>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 17
 10x10-bit multiplier                                  : 1
 11x10-bit multiplier                                  : 2
 11x11-bit multiplier                                  : 2
 11x8-bit multiplier                                   : 1
 11x9-bit multiplier                                   : 1
 8x3-bit multiplier                                    : 1
 8x6-bit multiplier                                    : 2
 8x8-bit registered multiplier                         : 1
 9x9-bit multiplier                                    : 6
# Adders/Subtractors                                   : 58
 10-bit adder                                          : 3
 10-bit adder carry out                                : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder carry out                                : 1
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 1
 14-bit adder carry out                                : 1
 21-bit adder                                          : 5
 21-bit subtractor                                     : 2
 22-bit adder                                          : 1
 26-bit adder                                          : 14
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 52-bit subtractor                                     : 2
 8-bit adder                                           : 2
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 6
# Counters                                             : 28
 10-bit up counter                                     : 3
 10-bit updown counter                                 : 2
 11-bit up counter                                     : 1
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 2
 18-bit up counter                                     : 2
 20-bit up counter                                     : 7
 32-bit up counter                                     : 1
 6-bit down counter                                    : 2
 6-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 2719
 Flip-Flops                                            : 2719
# Latches                                              : 4
 10-bit latch                                          : 1
 11-bit latch                                          : 1
 8-bit latch                                           : 2
# Comparators                                          : 79
 10-bit comparator equal                               : 4
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 3
 11-bit comparator equal                               : 4
 11-bit comparator greatequal                          : 3
 11-bit comparator greater                             : 4
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 2
 12-bit comparator greatequal                          : 1
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 2
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 16-bit comparator greater                             : 1
 4-bit comparator less                                 : 4
 5-bit comparator less                                 : 1
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 2
 8-bit comparator greatequal                           : 9
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 6
 8-bit comparator not equal                            : 3
 9-bit comparator equal                                : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 2
# Multiplexers                                         : 10
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 40-to-1 multiplexer                             : 1
 18-bit 4-to-1 multiplexer                             : 1
 52-bit 4-to-1 multiplexer                             : 4
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <my_b_0> in Unit <rgb2hsv> is equivalent to the following 5 FFs/Latches, which will be removed : <my_b_1> <my_g_0> <my_g_1> <my_r_0> <my_r_1> 
WARNING:Xst:1710 - FF/Latch <FSM_FFd4> (without init value) has a constant value of 0 in block <FSM_2-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FSM_FFd2> (without init value) has a constant value of 0 in block <FSM_2-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FSM_FFd1> (without init value) has a constant value of 0 in block <FSM_2-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FSM_FFd3> (without init value) has a constant value of 0 in block <FSM_2-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_55> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_54> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_53> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_52> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_51> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_39> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_38> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_27> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_26> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_25> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_24> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_23> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_22> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_21> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_20> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_19> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_18> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_17> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_16> (without init value) has a constant value of 0 in block <display_16hex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_b_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <max_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <max_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <min_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <min_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_bottom_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_0_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_0_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_r_delay1_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_r_delay1_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_g_delay1_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_g_delay1_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_b_delay1_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_b_delay1_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_1_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_1_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_r_delay2_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_r_delay2_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_g_delay2_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_g_delay2_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_b_delay2_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_b_delay2_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_2_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_2_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_3_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_3_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_4_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_4_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_5_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_5_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_6_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_6_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_7_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_7_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_8_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_8_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_9_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_9_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_10_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_10_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_11_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_11_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_12_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_12_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_13_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_13_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_14_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_14_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_15_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_15_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_16_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_16_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_17_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_17_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_18_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_18_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_19_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_delay_19_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <v_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <labkit>, Counter <cursor_counter> <cal/counter> are equivalent, XST will keep only <cursor_counter>.
WARNING:Xst:1710 - FF/Latch <divider_copy_51> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delta_0> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delta_1> (without init value) has a constant value of 0 in block <rgb2hsv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <adv7185/state_FSM_FFd5> of sequential type is unconnected in block <labkit>.

Optimizing unit <labkit> ...

Optimizing unit <ntsc_decode> ...

Optimizing unit <YCrCb2RGB> ...

Optimizing unit <ntsc_to_zbt> ...

Optimizing unit <xvga> ...

Optimizing unit <vram_display> ...

Optimizing unit <delayN_2> ...

Optimizing unit <dmx_processor> ...

Optimizing unit <dmx_writer> ...

Optimizing unit <display_16hex> ...

Optimizing unit <divider> ...

Optimizing unit <rgb2hsv> ...
INFO:Xst:2261 - The FF/Latch <s_bottom_6> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_6> 
INFO:Xst:2261 - The FF/Latch <s_bottom_7> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_7> 
INFO:Xst:2261 - The FF/Latch <s_bottom_6> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_6> 
INFO:Xst:2261 - The FF/Latch <s_bottom_7> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_7> 
INFO:Xst:2261 - The FF/Latch <s_bottom_2> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_2> 
INFO:Xst:2261 - The FF/Latch <s_bottom_3> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_3> 
INFO:Xst:2261 - The FF/Latch <s_bottom_4> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_4> 
INFO:Xst:2261 - The FF/Latch <s_bottom_5> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_5> 
INFO:Xst:2261 - The FF/Latch <s_bottom_6> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_6> 
INFO:Xst:2261 - The FF/Latch <s_bottom_7> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_7> 
INFO:Xst:2261 - The FF/Latch <s_bottom_2> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_2> 
INFO:Xst:2261 - The FF/Latch <s_bottom_3> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_3> 
INFO:Xst:2261 - The FF/Latch <s_bottom_4> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_4> 
INFO:Xst:2261 - The FF/Latch <s_bottom_5> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_5> 
INFO:Xst:2261 - The FF/Latch <s_bottom_6> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_6> 
INFO:Xst:2261 - The FF/Latch <s_bottom_7> in Unit <rgb2hsv> is equivalent to the following FF/Latch, which will be removed : <v_delay_1_7> 

Optimizing unit <tracker> ...

Optimizing unit <unpiped_calc> ...
WARNING:Xst:1710 - FF/Latch <color_tracker/v_div/divider_copy_50> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/v_div/divider_copy_49> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/v_div/divider_copy_48> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/v_div/divider_copy_47> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/v_div/divider_copy_46> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_tracker/v_div/negative_output> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/h_div/divider_copy_50> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/h_div/divider_copy_49> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/h_div/divider_copy_48> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/h_div/divider_copy_47> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_tracker/h_div/divider_copy_46> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_tracker/h_div/negative_output> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_pan_addr_1> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_pan_addr_2> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_pan_addr_3> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_pan_addr_4> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_pan_addr_5> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_pan_addr_6> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_pan_addr_7> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_pan_addr_8> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_tilt_addr_0> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_tilt_addr_2> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_tilt_addr_3> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_tilt_addr_4> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_tilt_addr_5> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_tilt_addr_6> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_tilt_addr_7> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dmx_proc/saved_tilt_addr_8> has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <color/G_int_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color/G_int_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color/B_int_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color/B_int_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color/R_int_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color/R_int_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <dmx_proc/addr_out_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_25> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/h_div/quotient_temp_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_25> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <color_tracker/v_div/quotient_temp_24> of sequential type is unconnected in block <labkit>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_1> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_1> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_1> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_1> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_2> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_2> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_2> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_2> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_6> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_7> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_7> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_0> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_0> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_8> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_8> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_7> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_7> 
INFO:Xst:2261 - The FF/Latch <dmx_proc/saved_tilt_addr_1> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <dmx_proc/saved_pan_addr_0> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_5> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_5> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_4> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_6> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_6> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_5> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_5> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_0> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_0> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_3> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_3> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_4> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_4> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_3> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_3> 
INFO:Xst:2261 - The FF/Latch <color_tracker/h_div/quotient_9> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/h_div/quotient_temp_9> 
INFO:Xst:2261 - The FF/Latch <color_tracker/v_div/quotient_8> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <color_tracker/v_div/quotient_temp_8> 
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <BU2584> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU2597> 
INFO:Xst:2260 - The FF/Latch <BU1630> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1643> 
INFO:Xst:2260 - The FF/Latch <BU36> in Unit <my_calc/my_arctan_tilt> is equivalent to the following 5 FFs/Latches : <BU38> <BU40> <BU67> <BU69> <BU71> 
INFO:Xst:2260 - The FF/Latch <BU98> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1037> 
INFO:Xst:2260 - The FF/Latch <BU994> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1007> 
INFO:Xst:2260 - The FF/Latch <BU2902> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU2915> 
INFO:Xst:2260 - The FF/Latch <BU1948> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1961> 
INFO:Xst:2260 - The FF/Latch <BU1312> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1325> 
INFO:Xst:2260 - The FF/Latch <BU2266> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU2279> 
INFO:Xst:2260 - The FF/Latch <BU2584> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU2597> 
INFO:Xst:2260 - The FF/Latch <BU1630> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1643> 
INFO:Xst:2260 - The FF/Latch <BU36> in Unit <my_calc/arctac_pan> is equivalent to the following 5 FFs/Latches : <BU38> <BU40> <BU67> <BU69> <BU71> 
INFO:Xst:2260 - The FF/Latch <BU98> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1037> 
INFO:Xst:2260 - The FF/Latch <BU994> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1007> 
INFO:Xst:2260 - The FF/Latch <BU2902> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU2915> 
INFO:Xst:2260 - The FF/Latch <BU1948> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1961> 
INFO:Xst:2260 - The FF/Latch <BU1312> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1325> 
INFO:Xst:2260 - The FF/Latch <BU2266> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU2279> 
INFO:Xst:2260 - The FF/Latch <BU2584> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU2597> 
INFO:Xst:2260 - The FF/Latch <BU1630> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1643> 
INFO:Xst:2260 - The FF/Latch <BU36> in Unit <my_calc/my_arctan_tilt> is equivalent to the following 5 FFs/Latches : <BU38> <BU40> <BU67> <BU69> <BU71> 
INFO:Xst:2260 - The FF/Latch <BU98> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1037> 
INFO:Xst:2260 - The FF/Latch <BU994> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1007> 
INFO:Xst:2260 - The FF/Latch <BU2902> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU2915> 
INFO:Xst:2260 - The FF/Latch <BU1948> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1961> 
INFO:Xst:2260 - The FF/Latch <BU1312> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU1325> 
INFO:Xst:2260 - The FF/Latch <BU2266> in Unit <my_calc/my_arctan_tilt> is equivalent to the following FF/Latch : <BU2279> 
INFO:Xst:2260 - The FF/Latch <BU2584> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU2597> 
INFO:Xst:2260 - The FF/Latch <BU1630> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1643> 
INFO:Xst:2260 - The FF/Latch <BU36> in Unit <my_calc/arctac_pan> is equivalent to the following 5 FFs/Latches : <BU38> <BU40> <BU67> <BU69> <BU71> 
INFO:Xst:2260 - The FF/Latch <BU98> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1037> 
INFO:Xst:2260 - The FF/Latch <BU994> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1007> 
INFO:Xst:2260 - The FF/Latch <BU2902> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU2915> 
INFO:Xst:2260 - The FF/Latch <BU1948> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1961> 
INFO:Xst:2260 - The FF/Latch <BU1312> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU1325> 
INFO:Xst:2260 - The FF/Latch <BU2266> in Unit <my_calc/arctac_pan> is equivalent to the following FF/Latch : <BU2279> 
FlipFlop cursor_y_9 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 3-bit shift register for signal <delay4/shiftreg_2>.
	Found 2-bit shift register for signal <delay3/shiftreg_2>.
	Found 2-bit shift register for signal <delay2/shiftreg_2>.
	Found 3-bit shift register for signal <delay1/shiftreg_2>.
	Found 2-bit shift register for signal <zbt1/we_delay_1>.
	Found 6-bit shift register for signal <n2z/y_delay_38>.
	Found 6-bit shift register for signal <n2z/y_delay_37>.
	Found 6-bit shift register for signal <n2z/y_delay_36>.
	Found 6-bit shift register for signal <n2z/y_delay_35>.
	Found 6-bit shift register for signal <n2z/y_delay_34>.
	Found 6-bit shift register for signal <n2z/y_delay_33>.
	Found 6-bit shift register for signal <n2z/y_delay_32>.
	Found 6-bit shift register for signal <n2z/y_delay_31>.
	Found 6-bit shift register for signal <n2z/y_delay_30>.
	Found 6-bit shift register for signal <n2z/x_delay_39>.
	Found 6-bit shift register for signal <n2z/x_delay_38>.
	Found 6-bit shift register for signal <n2z/x_delay_37>.
	Found 6-bit shift register for signal <n2z/x_delay_36>.
	Found 6-bit shift register for signal <n2z/x_delay_35>.
	Found 6-bit shift register for signal <n2z/x_delay_34>.
	Found 6-bit shift register for signal <n2z/x_delay_33>.
	Found 6-bit shift register for signal <n2z/x_delay_32>.
	Found 6-bit shift register for signal <n2z/x_delay_31>.
	Found 6-bit shift register for signal <n2z/x_delay_30>.
	Found 6-bit shift register for signal <n2z/eo_delay_3>.
	Found 2-bit shift register for signal <n2z/we_1>.
	Found 2-bit shift register for signal <n2z/data_1_17>.
	Found 2-bit shift register for signal <n2z/data_1_16>.
	Found 2-bit shift register for signal <n2z/data_1_15>.
	Found 2-bit shift register for signal <n2z/data_1_14>.
	Found 2-bit shift register for signal <n2z/data_1_13>.
	Found 2-bit shift register for signal <n2z/data_1_12>.
	Found 2-bit shift register for signal <n2z/data_1_11>.
	Found 2-bit shift register for signal <n2z/data_1_10>.
	Found 2-bit shift register for signal <n2z/data_1_9>.
	Found 2-bit shift register for signal <n2z/data_1_8>.
	Found 2-bit shift register for signal <n2z/data_1_7>.
	Found 2-bit shift register for signal <n2z/data_1_6>.
	Found 2-bit shift register for signal <n2z/data_1_5>.
	Found 2-bit shift register for signal <n2z/data_1_4>.
	Found 2-bit shift register for signal <n2z/data_1_3>.
	Found 2-bit shift register for signal <n2z/data_1_2>.
	Found 2-bit shift register for signal <n2z/data_1_1>.
	Found 2-bit shift register for signal <n2z/data_1_0>.
	Found 22-bit shift register for signal <delayblank/shiftreg_21>.
	Found 22-bit shift register for signal <delayvsync/shiftreg_21>.
	Found 22-bit shift register for signal <delayhsync/shiftreg_21>.
	Found 22-bit shift register for signal <delayv9/shiftreg_21>.
	Found 22-bit shift register for signal <delayv8/shiftreg_21>.
	Found 22-bit shift register for signal <delayv7/shiftreg_21>.
	Found 22-bit shift register for signal <delayv6/shiftreg_21>.
	Found 22-bit shift register for signal <delayv5/shiftreg_21>.
	Found 22-bit shift register for signal <delayv4/shiftreg_21>.
	Found 22-bit shift register for signal <delayv3/shiftreg_21>.
	Found 22-bit shift register for signal <delayv2/shiftreg_21>.
	Found 22-bit shift register for signal <delayv1/shiftreg_21>.
	Found 22-bit shift register for signal <delayv0/shiftreg_21>.
	Found 22-bit shift register for signal <delayh10/shiftreg_21>.
	Found 22-bit shift register for signal <delayh9/shiftreg_21>.
	Found 22-bit shift register for signal <delayh8/shiftreg_21>.
	Found 22-bit shift register for signal <delayh7/shiftreg_21>.
	Found 22-bit shift register for signal <delayh6/shiftreg_21>.
	Found 22-bit shift register for signal <delayh5/shiftreg_21>.
	Found 22-bit shift register for signal <delayh4/shiftreg_21>.
	Found 22-bit shift register for signal <delayh3/shiftreg_21>.
	Found 22-bit shift register for signal <delayh2/shiftreg_21>.
	Found 22-bit shift register for signal <delayh1/shiftreg_21>.
	Found 22-bit shift register for signal <delayh0/shiftreg_21>.
	Found 19-bit shift register for signal <find_hue/v_7>.
	Found 19-bit shift register for signal <find_hue/v_6>.
	Found 19-bit shift register for signal <find_hue/v_5>.
	Found 19-bit shift register for signal <find_hue/v_4>.
	Found 19-bit shift register for signal <find_hue/v_3>.
	Found 19-bit shift register for signal <find_hue/v_2>.
	Found 18-bit shift register for signal <find_hue/h_add_18_1>.
	Found 18-bit shift register for signal <find_hue/h_add_18_0>.
	Found 18-bit shift register for signal <find_hue/h_negative_18>.
	Found 2-bit shift register for signal <find_hue/my_r_delay2_7>.
	Found 2-bit shift register for signal <find_hue/my_r_delay2_6>.
	Found 2-bit shift register for signal <find_hue/my_r_delay2_5>.
	Found 2-bit shift register for signal <find_hue/my_r_delay2_4>.
	Found 2-bit shift register for signal <find_hue/my_r_delay2_3>.
	Found 2-bit shift register for signal <find_hue/my_r_delay2_2>.
	Found 2-bit shift register for signal <find_hue/my_g_delay2_7>.
	Found 2-bit shift register for signal <find_hue/my_g_delay2_6>.
	Found 2-bit shift register for signal <find_hue/my_g_delay2_5>.
	Found 2-bit shift register for signal <find_hue/my_g_delay2_4>.
	Found 2-bit shift register for signal <find_hue/my_g_delay2_3>.
	Found 2-bit shift register for signal <find_hue/my_g_delay2_2>.
	Found 2-bit shift register for signal <find_hue/my_b_delay2_7>.
	Found 2-bit shift register for signal <find_hue/my_b_delay2_6>.
	Found 2-bit shift register for signal <find_hue/my_b_delay2_5>.
	Found 2-bit shift register for signal <find_hue/my_b_delay2_4>.
	Found 2-bit shift register for signal <find_hue/my_b_delay2_3>.
	Found 2-bit shift register for signal <find_hue/my_b_delay2_2>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1936
 Flip-Flops                                            : 1936
# Shift Registers                                      : 95
 18-bit shift register                                 : 3
 19-bit shift register                                 : 6
 2-bit shift register                                  : 40
 22-bit shift register                                 : 24
 3-bit shift register                                  : 2
 6-bit shift register                                  : 20

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 11473
#      BUF                         : 35
#      GND                         : 8
#      INV                         : 97
#      LUT1                        : 255
#      LUT2                        : 609
#      LUT2_L                      : 1
#      LUT3                        : 701
#      LUT3_D                      : 6
#      LUT3_L                      : 2
#      LUT4                        : 3632
#      LUT4_D                      : 13
#      LUT4_L                      : 20
#      MULT_AND                    : 139
#      MUXCY                       : 2986
#      MUXF5                       : 133
#      MUXF6                       : 7
#      MUXF7                       : 1
#      VCC                         : 8
#      XORCY                       : 2820
# FlipFlops/Latches                : 6802
#      FD                          : 150
#      FDC                         : 159
#      FDE                         : 4242
#      FDPE                        : 1761
#      FDR                         : 159
#      FDRE                        : 259
#      FDRS                        : 20
#      FDRSE                       : 2
#      FDS                         : 4
#      FDSE                        : 6
#      LD                          : 37
#      OFDDRRSE                    : 3
# Shift Registers                  : 154
#      SRL16                       : 70
#      SRL16E                      : 51
#      SRLC16                      : 24
#      SRLC16E                     : 9
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 299
#      IBUF                        : 21
#      IBUFG                       : 2
#      IOBUF                       : 36
#      OBUF                        : 239
#      OBUFT                       : 1
# DCMs                             : 3
#      DCM                         : 3
# MULTs                            : 17
#      MULT18X18                   : 16
#      MULT18X18S                  : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                     4569  out of  33792    13%  
 Number of Slice Flip Flops:           6802  out of  67584    10%  
 Number of 4 input LUTs:               5490  out of  67584     8%  
    Number used as logic:              5336
    Number used as Shift registers:     154
 Number of IOs:                         576
 Number of bonded IOBs:                 302  out of    684    44%  
 Number of MULT18X18s:                   17  out of    144    11%  
 Number of GCLKs:                         7  out of     16    43%  
 Number of DCMs:                          3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clock_27mhz                        | vclk1:CLKFX+rc/int_dcm:CLK0| 6445  |
my_calc/ready                      | NONE(tilt_0)               | 16    |
color_tracker/data_ready1          | BUFG                       | 21    |
tv_in_line_clock1                  | BUFGP                      | 247   |
adv7185/clock_slow1                | BUFG                       | 96    |
clock_27mhz                        | IBUFG+BUFG                 | 135   |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------+------------------------------------+-------+
Control Signal                               | Buffer(FF name)                    | Load  |
---------------------------------------------+------------------------------------+-------+
my_calc/pan_div/N0(my_calc/pan_div/GND:G)    | NONE(my_calc/pan_div/BU1616)       | 472   |
my_calc/tilt_div/N0(my_calc/tilt_div/GND:G)  | NONE(my_calc/tilt_div/BU1287)      | 471   |
find_hue/hue_div1/N0(find_hue/hue_div1/GND:G)| NONE(find_hue/hue_div1/BU650)      | 409   |
find_hue/hue_div2/N0(find_hue/hue_div2/GND:G)| NONE(find_hue/hue_div2/BU2927)     | 409   |
adv7185/reset_count_cst(reset1:O)            | NONE(color/B1_int_8)               | 159   |
analyzer1_data_0_OBUF(XST_GND:G)             | NONE(find_hue/Mmult_s_top_mult0000)| 1     |
color_tracker/reset_inv(decode/reset_inv1:O) | NONE(find_hue/Mmult_s_top_mult0000)| 1     |
---------------------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 46.854ns (Maximum Frequency: 21.343MHz)
   Minimum input arrival time before clock: 20.403ns
   Maximum output required time after clock: 15.307ns
   Maximum combinational path delay: 10.898ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 46.854ns (frequency: 21.343MHz)
  Total number of paths / destination ports: 809612 / 8283
-------------------------------------------------------------------------
Delay:               19.523ns (Levels of Logic = 24)
  Source:            cursor_x_4 (FF)
  Destination:       my_calc/xsq_plus_ysq_21 (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: cursor_x_4 to my_calc/xsq_plus_ysq_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.568   1.147  cursor_x_4 (cursor_x_4)
     LUT4:I0->O            1   0.439   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_lut<1>1 (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_lut<1>1)
     MUXF5:I1->O           5   0.436   0.771  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_lut<1>_f5 (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_lut<1>)
     MUXCY:S->O            1   0.298   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<1> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<2> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<3> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<4> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<4>)
     MUXCY:CI->O           7   0.942   0.816  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<5> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<5>)
     INV:I->O              0   0.439   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<5>_inv_INV_0 (my_calc/old_x_mag_13_cmp_gt0000)
     MULT_AND:I0->LO       0   0.089   0.000  my_calc/old_x_mag_13_mux0000<0>_mand (my_calc/old_x_mag_13_mux0000<0>_mand1)
     MUXCY:DI->O           1   0.462   0.000  my_calc/Msub__old_x_mag_13_cy<0> (my_calc/Msub__old_x_mag_13_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<1> (my_calc/Msub__old_x_mag_13_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<2> (my_calc/Msub__old_x_mag_13_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<3> (my_calc/Msub__old_x_mag_13_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<4> (my_calc/Msub__old_x_mag_13_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<5> (my_calc/Msub__old_x_mag_13_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<6> (my_calc/Msub__old_x_mag_13_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<7> (my_calc/Msub__old_x_mag_13_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<8> (my_calc/Msub__old_x_mag_13_cy<8>)
     MUXCY:CI->O           0   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<9> (my_calc/Msub__old_x_mag_13_cy<9>)
     XORCY:CI->O           5   1.274   0.771  my_calc/Msub__old_x_mag_13_xor<10> (my_calc/_old_x_mag_13<10>)
     MULT18X18:A10->P20    1   7.251   0.803  my_calc/Mmult__old_x_dif_sq_15 (my_calc/_old_x_dif_sq_15<20>)
     LUT1:I0->O            1   0.439   0.000  my_calc/Madd_xsq_plus_ysq_add0000_cy<20>_rt (my_calc/Madd_xsq_plus_ysq_add0000_cy<20>_rt)
     MUXCY:S->O            0   0.298   0.000  my_calc/Madd_xsq_plus_ysq_add0000_cy<20> (my_calc/Madd_xsq_plus_ysq_add0000_cy<20>)
     XORCY:CI->O           1   1.274   0.000  my_calc/Madd_xsq_plus_ysq_add0000_xor<21> (my_calc/xsq_plus_ysq_add0000<21>)
     FDE:D                     0.370          my_calc/xsq_plus_ysq_21
    ----------------------------------------
    Total                     19.523ns (15.215ns logic, 4.307ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tv_in_line_clock1'
  Clock period: 10.995ns (frequency: 90.955MHz)
  Total number of paths / destination ports: 10808 / 287
-------------------------------------------------------------------------
Delay:               10.995ns (Levels of Logic = 2)
  Source:            color/Y_reg_8 (FF)
  Destination:       color/X_int_20 (FF)
  Source Clock:      tv_in_line_clock1 rising
  Destination Clock: tv_in_line_clock1 rising

  Data Path: color/Y_reg_8 to color/X_int_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.568   1.009  color/Y_reg_8 (color/Y_reg_8)
     LUT4:I0->O            8   0.439   0.840  color/Msub_X_int_addsub0000_xor<10>11 (color/X_int_addsub0000<10>)
     MULT18X18:A10->P20    1   7.251   0.517  color/Mmult_X_int_mult0000 (color/X_int_mult0000<20>)
     FDC:D                     0.370          color/X_int_20
    ----------------------------------------
    Total                     10.995ns (8.628ns logic, 2.366ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adv7185/clock_slow1'
  Clock period: 5.807ns (frequency: 172.206MHz)
  Total number of paths / destination ports: 532 / 122
-------------------------------------------------------------------------
Delay:               5.807ns (Levels of Logic = 9)
  Source:            adv7185/state_FSM_FFd23 (FF)
  Destination:       adv7185/data_6 (FF)
  Source Clock:      adv7185/clock_slow1 rising
  Destination Clock: adv7185/clock_slow1 rising

  Data Path: adv7185/state_FSM_FFd23 to adv7185/data_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.568   1.056  adv7185/state_FSM_FFd23 (adv7185/state_FSM_FFd23)
     LUT4:I0->O            1   0.439   0.000  adv7185/data_or0000_wg_lut<1> (adv7185/data_or0000_wg_lut<1>)
     MUXCY:S->O            1   0.298   0.000  adv7185/data_or0000_wg_cy<1> (adv7185/data_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  adv7185/data_or0000_wg_cy<2> (adv7185/data_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  adv7185/data_or0000_wg_cy<3> (adv7185/data_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  adv7185/data_or0000_wg_cy<4> (adv7185/data_or0000_wg_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  adv7185/data_or0000_wg_cy<5> (adv7185/data_or0000_wg_cy<5>)
     MUXCY:CI->O           8   0.942   1.048  adv7185/data_or0000_wg_cy<6> (adv7185/data_or0000)
     LUT4:I1->O            1   0.439   0.000  adv7185/data_mux0000<1>1 (adv7185/data_mux0000<1>1)
     MUXF5:I0->O           1   0.436   0.000  adv7185/data_mux0000<1>_f5 (adv7185/data_mux0000<1>)
     FDE:D                     0.370          adv7185/data_6
    ----------------------------------------
    Total                      5.807ns (3.704ns logic, 2.103ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 410292 / 486
-------------------------------------------------------------------------
Offset:              20.403ns (Levels of Logic = 26)
  Source:            switch<1> (PAD)
  Destination:       my_calc/xsq_plus_ysq_21 (FF)
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: switch<1> to my_calc/xsq_plus_ysq_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   0.825   1.476  switch_1_IBUF (switch_1_IBUF)
     LUT3:I0->O            3   0.439   1.010  x_com_in<0>1 (x_com_in<0>)
     LUT2:I0->O            1   0.439   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_lut<0> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<0> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<1> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<2> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<3> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<4> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<4>)
     MUXCY:CI->O           7   0.942   0.816  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<5> (my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<5>)
     INV:I->O              0   0.439   0.000  my_calc/Mcompar_old_x_mag_13_cmp_gt0000_cy<5>_inv_INV_0 (my_calc/old_x_mag_13_cmp_gt0000)
     MULT_AND:I0->LO       0   0.089   0.000  my_calc/old_x_mag_13_mux0000<0>_mand (my_calc/old_x_mag_13_mux0000<0>_mand1)
     MUXCY:DI->O           1   0.462   0.000  my_calc/Msub__old_x_mag_13_cy<0> (my_calc/Msub__old_x_mag_13_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<1> (my_calc/Msub__old_x_mag_13_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<2> (my_calc/Msub__old_x_mag_13_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<3> (my_calc/Msub__old_x_mag_13_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<4> (my_calc/Msub__old_x_mag_13_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<5> (my_calc/Msub__old_x_mag_13_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<6> (my_calc/Msub__old_x_mag_13_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<7> (my_calc/Msub__old_x_mag_13_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<8> (my_calc/Msub__old_x_mag_13_cy<8>)
     MUXCY:CI->O           0   0.053   0.000  my_calc/Msub__old_x_mag_13_cy<9> (my_calc/Msub__old_x_mag_13_cy<9>)
     XORCY:CI->O           5   1.274   0.771  my_calc/Msub__old_x_mag_13_xor<10> (my_calc/_old_x_mag_13<10>)
     MULT18X18:A10->P20    1   7.251   0.803  my_calc/Mmult__old_x_dif_sq_15 (my_calc/_old_x_dif_sq_15<20>)
     LUT1:I0->O            1   0.439   0.000  my_calc/Madd_xsq_plus_ysq_add0000_cy<20>_rt (my_calc/Madd_xsq_plus_ysq_add0000_cy<20>_rt)
     MUXCY:S->O            0   0.298   0.000  my_calc/Madd_xsq_plus_ysq_add0000_cy<20> (my_calc/Madd_xsq_plus_ysq_add0000_cy<20>)
     XORCY:CI->O           1   1.274   0.000  my_calc/Madd_xsq_plus_ysq_add0000_xor<21> (my_calc/xsq_plus_ysq_add0000<21>)
     FDE:D                     0.370          my_calc/xsq_plus_ysq_21
    ----------------------------------------
    Total                     20.403ns (15.528ns logic, 4.875ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tv_in_line_clock1'
  Total number of paths / destination ports: 219 / 38
-------------------------------------------------------------------------
Offset:              8.729ns (Levels of Logic = 7)
  Source:            tv_in_ycrcb<15> (PAD)
  Destination:       decode/current_state_1 (FF)
  Destination Clock: tv_in_line_clock1 rising

  Data Path: tv_in_ycrcb<15> to decode/current_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.825   1.216  tv_in_ycrcb_15_IBUF (tv_in_ycrcb_15_IBUF)
     LUT4:I0->O            1   0.439   0.557  decode/current_state_cmp_eq002210 (decode/current_state_cmp_eq002210)
     LUT4:I3->O            2   0.439   0.741  decode/current_state_cmp_eq002217_SW0 (N404)
     LUT4:I3->O            7   0.439   0.857  decode/current_state_cmp_eq002217 (decode/current_state_cmp_eq0022)
     LUT4:I3->O            1   0.439   0.803  decode/current_state_mux0000<3>64 (decode/current_state_mux0000<3>64)
     LUT4:I0->O            1   0.439   0.725  decode/current_state_mux0000<3>83 (decode/current_state_mux0000<3>83)
     LUT2:I1->O            1   0.439   0.000  decode/current_state_mux0000<3>94 (decode/current_state_mux0000<3>)
     FDE:D                     0.370          decode/current_state_1
    ----------------------------------------
    Total                      8.729ns (3.829ns logic, 4.900ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adv7185/clock_slow1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            adv7185/i2c/scl (FF)
  Destination:       tv_in_i2c_clock (PAD)
  Source Clock:      adv7185/clock_slow1 rising

  Data Path: adv7185/i2c/scl to tv_in_i2c_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  adv7185/i2c/scl (adv7185/i2c/scl)
     OBUF:I->O                 4.361          tv_in_i2c_clock_OBUF (tv_in_i2c_clock)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 1670 / 85
-------------------------------------------------------------------------
Offset:              15.307ns (Levels of Logic = 10)
  Source:            xvga1/vcount_4 (FF)
  Destination:       ram0_address<18> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: xvga1/vcount_4 to ram0_address<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.568   1.320  xvga1/vcount_4 (xvga1/vcount_4)
     LUT4:I0->O            1   0.439   0.557  vd1/vcount_f_cmp_eq000030 (vd1/vcount_f_cmp_eq000030)
     LUT4:I3->O            1   0.439   0.557  vd1/vcount_f_cmp_eq000032_SW0 (N406)
     LUT4:I3->O            6   0.439   1.002  vd1/vcount_f_cmp_eq000032 (vd1/vcount_f_cmp_eq0000)
     LUT3:I1->O            3   0.439   0.759  vd1/vcount_f<2>31 (vd1/N12)
     LUT4:I2->O            5   0.439   0.811  vd1/vcount_f<9>21 (vd1/N7)
     LUT4:I3->O            1   0.439   0.000  vd1/vcount_f<9>51 (vd1/vcount_f<9>5)
     MUXF5:I1->O           2   0.436   0.910  vd1/vcount_f<9>5_f5 (vd1/N14)
     LUT3:I1->O            1   0.439   0.000  vram_addr<17>61_F (N517)
     MUXF5:I0->O           1   0.436   0.517  vram_addr<17>61 (vram_addr<17>)
     OBUF:I->O                 4.361          ram0_address_17_OBUF (ram0_address<17>)
    ----------------------------------------
    Total                     15.307ns (8.874ns logic, 6.432ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 21
-------------------------------------------------------------------------
Delay:               10.898ns (Levels of Logic = 6)
  Source:            switch<3> (PAD)
  Destination:       ram0_address<18> (PAD)

  Data Path: switch<3> to ram0_address<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.825   1.437  switch_3_IBUF (switch_3_IBUF)
     LUT3:I0->O           14   0.439   1.262  my_we1 (my_we)
     LUT4:I0->O            2   0.439   0.741  vram_addr<18>12 (vram_addr<18>12)
     LUT4:I3->O            1   0.439   0.000  vram_addr<18>78_F (N519)
     MUXF5:I0->O           1   0.436   0.517  vram_addr<18>78 (vram_addr<18>)
     OBUF:I->O                 4.361          ram0_address_18_OBUF (ram0_address<18>)
    ----------------------------------------
    Total                     10.898ns (6.939ns logic, 3.959ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
WARNING:Xst:616 - Invalid property "BLACK_BOX 1": Did not attach to my_calc/my_arctan_tilt.


Total REAL time to Xst completion: 110.00 secs
Total CPU time to Xst completion: 108.79 secs
 
--> 


Total memory usage is 683324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  958 (   0 filtered)
Number of infos    :  191 (   0 filtered)

