;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 102
	SUB @121, 106
	ADD -1, <-26
	ADD -1, <-26
	MOV @121, 102
	SUB @127, 106
	SUB @127, 106
	SUB -7, <-120
	SUB -7, <-120
	MOV -7, -20
	SLT -1, <-26
	MOV -7, -20
	MOV -7, -20
	SUB @127, 106
	SUB -207, <-120
	SUB @-181, 103
	MOV @121, 102
	MOV -7, <-20
	DJN -1, -320
	CMP @121, 106
	SUB @-127, 100
	SUB @-127, 100
	CMP @121, 106
	SUB 12, @-10
	CMP @127, @106
	ADD 210, 60
	SUB -207, <-303
	ADD -1, <-26
	JMP @12, #201
	MOV @121, 102
	JMP <-127, 100
	MOV 12, @-10
	SUB @121, 106
	JMP <-127, 100
	CMP -207, <-120
	SLT 12, @10
	ADD 210, 60
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, @106
	ADD -1, <-26
	MOV -7, <-20
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	SUB @121, 106
	ADD 210, 60
