

================================================================
== Vivado HLS Report for 'partb'
================================================================
* Date:           Fri Oct  5 00:59:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartB
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3     |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 4     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        |- Loop 5     |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      9|       0|   1481|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    389|
|Register         |        0|      -|    1653|     32|
+-----------------+---------+-------+--------+-------+
|Total            |       96|     13|    1653|   1902|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      5|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |partb_mac_muladd_bkb_U1  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U2  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U4  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mul_mul_8nscud_U3  |partb_mul_mul_8nscud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |A_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |B_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |C_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |Total  |           |       96|  0|   0|  30000|   96|     3|       960000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |bound4_fu_543_p2                |     *    |      3|  0|  20|          32|          32|
    |bound_fu_442_p2                 |     *    |      3|  0|  20|          32|          32|
    |tmp_20_fu_717_p2                |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_430_p2                   |     +    |      0|  0|  38|           1|          31|
    |i_2_fu_497_p2                   |     +    |      0|  0|  38|           1|          31|
    |i_3_fu_569_p2                   |     +    |      0|  0|  38|           1|          31|
    |i_4_fu_629_p2                   |     +    |      0|  0|  38|           1|          31|
    |i_5_fu_751_p2                   |     +    |      0|  0|  38|           1|          31|
    |indvar_flatten_next1_fu_563_p2  |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next2_fu_745_p2  |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next3_fu_623_p2  |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next_fu_491_p2   |     +    |      0|  0|  71|          64|           1|
    |j_1_fu_457_p2                   |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_527_p2                   |     +    |      0|  0|  38|           1|          31|
    |j_3_fu_599_p2                   |     +    |      0|  0|  38|           1|          31|
    |j_4_fu_726_p2                   |     +    |      0|  0|  38|          31|           1|
    |j_5_fu_781_p2                   |     +    |      0|  0|  38|           1|          31|
    |k_1_fu_681_p2                   |     +    |      0|  0|  38|           1|          31|
    |next_mul2_fu_701_p2             |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_415_p2              |     +    |      0|  0|  45|           7|          38|
    |sum_1_fu_721_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp_14_fu_658_p2                |     +    |      0|  0|  21|          15|          15|
    |tmp_24_fu_691_p2                |     +    |      0|  0|  21|          15|          15|
    |tmp_25_fu_707_p2                |     +    |      0|  0|  21|          15|          15|
    |tmp_5_fu_467_p2                 |     +    |      0|  0|  21|          15|          15|
    |exitcond_flatten1_fu_558_p2     |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten2_fu_618_p2     |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten3_fu_740_p2     |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten_fu_486_p2      |   icmp   |      0|  0|  29|          64|          64|
    |tmp_12_fu_613_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_fu_735_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_17_fu_676_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_452_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_553_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_481_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_425_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |j2_mid2_fu_503_p3               |  select  |      0|  0|  31|           1|          31|
    |j4_mid2_fu_575_p3               |  select  |      0|  0|  31|           1|          31|
    |j6_mid2_fu_647_p3               |  select  |      0|  0|  31|           1|          31|
    |j8_mid2_fu_757_p3               |  select  |      0|  0|  31|           1|          31|
    |tmp_12_mid2_v_fu_635_p3         |  select  |      0|  0|  31|           1|          31|
    |tmp_16_mid2_v_fu_765_p3         |  select  |      0|  0|  31|           1|          31|
    |tmp_5_mid2_v_fu_583_p3          |  select  |      0|  0|  31|           1|          31|
    |tmp_7_mid2_v_fu_511_p3          |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1         |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      9|  0|1481|        1029|        1289|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_i_address0                 |  15|          3|   14|         42|
    |B_i_address0                 |  15|          3|   14|         42|
    |C_i_address0                 |  21|          4|   14|         56|
    |C_i_d0                       |  15|          3|   32|         96|
    |ap_NS_fsm                    |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1      |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3      |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_258_p4  |   9|          2|   31|         62|
    |ap_phi_mux_i3_phi_fu_291_p4  |   9|          2|   31|         62|
    |ap_phi_mux_i7_phi_fu_393_p4  |   9|          2|   31|         62|
    |i1_reg_254                   |   9|          2|   31|         62|
    |i3_reg_287                   |   9|          2|   31|         62|
    |i5_reg_320                   |   9|          2|   31|         62|
    |i7_reg_389                   |   9|          2|   31|         62|
    |i_reg_210                    |   9|          2|   31|         62|
    |indvar_flatten1_reg_276      |   9|          2|   64|        128|
    |indvar_flatten2_reg_309      |   9|          2|   64|        128|
    |indvar_flatten3_reg_378      |   9|          2|   64|        128|
    |indvar_flatten_reg_243       |   9|          2|   64|        128|
    |j2_reg_265                   |   9|          2|   31|         62|
    |j4_reg_298                   |   9|          2|   31|         62|
    |j6_reg_331                   |   9|          2|   31|         62|
    |j8_reg_400                   |   9|          2|   31|         62|
    |j_reg_232                    |   9|          2|   31|         62|
    |k_reg_356                    |   9|          2|   31|         62|
    |phi_mul1_reg_367             |   9|          2|   38|         76|
    |phi_mul_reg_221              |   9|          2|   38|         76|
    |sum_reg_343                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 389|         86|  880|       1863|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |A_i_load_reg_1038                         |  32|   0|   32|          0|
    |B_i_load_reg_1043                         |  32|   0|   32|          0|
    |C_i_addr_1_reg_1009                       |  14|   0|   14|          0|
    |ap_CS_fsm                                 |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |bound4_reg_933                            |  64|   0|   64|          0|
    |bound_reg_871                             |  64|   0|   64|          0|
    |exitcond_flatten1_reg_940                 |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1063                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1063_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_894                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_894_pp0_iter1_reg    |   1|   0|    1|          0|
    |i1_reg_254                                |  31|   0|   31|          0|
    |i3_reg_287                                |  31|   0|   31|          0|
    |i5_reg_320                                |  31|   0|   31|          0|
    |i7_reg_389                                |  31|   0|   31|          0|
    |i_1_reg_866                               |  31|   0|   31|          0|
    |i_reg_210                                 |  31|   0|   31|          0|
    |indvar_flatten1_reg_276                   |  64|   0|   64|          0|
    |indvar_flatten2_reg_309                   |  64|   0|   64|          0|
    |indvar_flatten3_reg_378                   |  64|   0|   64|          0|
    |indvar_flatten_next3_reg_978              |  64|   0|   64|          0|
    |indvar_flatten_reg_243                    |  64|   0|   64|          0|
    |j2_reg_265                                |  31|   0|   31|          0|
    |j4_reg_298                                |  31|   0|   31|          0|
    |j6_mid2_reg_999                           |  31|   0|   31|          0|
    |j6_reg_331                                |  31|   0|   31|          0|
    |j8_reg_400                                |  31|   0|   31|          0|
    |j_1_reg_879                               |  31|   0|   31|          0|
    |j_reg_232                                 |  31|   0|   31|          0|
    |k_reg_356                                 |  31|   0|   31|          0|
    |next_mul_reg_857                          |  38|   0|   38|          0|
    |phi_mul1_reg_367                          |  38|   0|   38|          0|
    |phi_mul_reg_221                           |  38|   0|   38|          0|
    |sum_reg_343                               |  32|   0|   32|          0|
    |tmp_11_reg_913                            |  15|   0|   15|          0|
    |tmp_12_mid2_v_reg_983                     |  31|   0|   31|          0|
    |tmp_12_reg_969                            |   1|   0|    1|          0|
    |tmp_13_reg_993                            |  15|   0|   15|          0|
    |tmp_15_reg_954                            |  15|   0|   15|          0|
    |tmp_16_mid2_v_reg_1072                    |  31|   0|   31|          0|
    |tmp_17_reg_1014                           |   1|   0|    1|          0|
    |tmp_19_reg_959                            |  15|   0|   15|          0|
    |tmp_1_reg_852                             |  15|   0|   15|          0|
    |tmp_20_reg_1048                           |  32|   0|   32|          0|
    |tmp_21_reg_988                            |  15|   0|   15|          0|
    |tmp_23_cast_reg_1092                      |  64|   0|   64|          0|
    |tmp_26_reg_1004                           |  15|   0|   15|          0|
    |tmp_29_reg_1077                           |  15|   0|   15|          0|
    |tmp_30_reg_1082                           |  15|   0|   15|          0|
    |tmp_4_reg_908                             |  15|   0|   15|          0|
    |tmp_5_cast_reg_884                        |  15|   0|   64|         49|
    |tmp_5_mid2_v_reg_949                      |  31|   0|   31|          0|
    |tmp_7_mid2_v_reg_903                      |  31|   0|   31|          0|
    |tmp_9_cast_reg_923                        |  64|   0|   64|          0|
    |tmp_17_reg_1014                           |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1653|  32| 1639|         49|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     partb    | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 1, D = 4, States = { 15 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	5  / (!tmp)
3 --> 
	4  / (tmp_2)
	2  / (!tmp_2)
4 --> 
	3  / true
5 --> 
	8  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	11  / (exitcond_flatten1)
	10  / (!exitcond_flatten1)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond_flatten2)
	20  / (exitcond_flatten2)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	19  / (!tmp_17)
	16  / (tmp_17)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
	12  / true
20 --> 
	23  / (exitcond_flatten3)
	21  / (!exitcond_flatten3)
21 --> 
	22  / true
22 --> 
	20  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @partb_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 34 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 35 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind"   --->   Operation 36 'read' 'nB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind"   --->   Operation 37 'read' 'mB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 38 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind"   --->   Operation 39 'read' 'mA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%A_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:7]   --->   Operation 40 'alloca' 'A_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%B_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:8]   --->   Operation 41 'alloca' 'B_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%C_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:9]   --->   Operation 42 'alloca' 'C_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %.loopexit" [PartB/partb.cpp:11]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 45 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i38 %phi_mul to i15"   --->   Operation 46 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.79ns)   --->   "%next_mul = add i38 100, %phi_mul"   --->   Operation 47 'add' 'next_mul' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [PartB/partb.cpp:11]   --->   Operation 48 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %mA_read" [PartB/partb.cpp:11]   --->   Operation 49 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.52ns)   --->   "%i_1 = add i31 1, %i" [PartB/partb.cpp:11]   --->   Operation 50 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader6.preheader, label %.preheader5.preheader" [PartB/partb.cpp:11]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader6" [PartB/partb.cpp:13]   --->   Operation 52 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%cast = zext i32 %mB_read to i64"   --->   Operation 53 'zext' 'cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %nB_read to i64"   --->   Operation 54 'zext' 'cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 55 'mul' 'bound' <Predicate = (!tmp)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [PartB/partb.cpp:19]   --->   Operation 56 'br' <Predicate = (!tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_1, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 57 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [PartB/partb.cpp:13]   --->   Operation 58 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %nA_read" [PartB/partb.cpp:13]   --->   Operation 59 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [PartB/partb.cpp:13]   --->   Operation 60 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit.loopexit" [PartB/partb.cpp:13]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i31 %j to i15" [PartB/partb.cpp:15]   --->   Operation 62 'trunc' 'tmp_3' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.94ns)   --->   "%tmp_5 = add i15 %tmp_1, %tmp_3" [PartB/partb.cpp:15]   --->   Operation 63 'add' 'tmp_5' <Predicate = (tmp_2)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i15 %tmp_5 to i64" [PartB/partb.cpp:15]   --->   Operation 64 'zext' 'tmp_5_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_5_cast" [PartB/partb.cpp:15]   --->   Operation 65 'getelementptr' 'A_addr' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 66 'load' 'A_load' <Predicate = (tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 67 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%A_i_addr = getelementptr [10000 x i32]* %A_i, i64 0, i64 %tmp_5_cast" [PartB/partb.cpp:15]   --->   Operation 68 'getelementptr' 'A_i_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 69 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %A_load, i32* %A_i_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader6" [PartB/partb.cpp:13]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.72>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.preheader5.preheader ], [ %indvar_flatten_next, %.preheader5 ]"   --->   Operation 72 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %.preheader5.preheader ], [ %tmp_7_mid2_v, %.preheader5 ]" [PartB/partb.cpp:24]   --->   Operation 73 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%j2 = phi i31 [ 0, %.preheader5.preheader ], [ %j_2, %.preheader5 ]"   --->   Operation 74 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:21]   --->   Operation 75 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%j2_cast = zext i31 %j2 to i32" [PartB/partb.cpp:22]   --->   Operation 76 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_8 = icmp slt i32 %j2_cast, %nB_read" [PartB/partb.cpp:22]   --->   Operation 77 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 78 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 79 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader4.preheader, label %.preheader5"   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.52ns)   --->   "%i_2 = add i31 1, %i1" [PartB/partb.cpp:19]   --->   Operation 81 'add' 'i_2' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.73ns)   --->   "%j2_mid2 = select i1 %tmp_8, i31 %j2, i31 0" [PartB/partb.cpp:22]   --->   Operation 82 'select' 'j2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.73ns)   --->   "%tmp_7_mid2_v = select i1 %tmp_8, i31 %i1, i31 %i_2" [PartB/partb.cpp:24]   --->   Operation 83 'select' 'tmp_7_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i31 %tmp_7_mid2_v to i15" [PartB/partb.cpp:24]   --->   Operation 84 'trunc' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i31 %j2_mid2 to i15" [PartB/partb.cpp:24]   --->   Operation 85 'trunc' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (2.52ns)   --->   "%j_2 = add i31 1, %j2_mid2" [PartB/partb.cpp:22]   --->   Operation 86 'add' 'j_2' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 3> <Delay = 9.63>
ST_6 : Operation 87 [1/1] (3.36ns)   --->   "%tmp_7 = mul i15 100, %tmp_4" [PartB/partb.cpp:24]   --->   Operation 87 'mul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (3.02ns)   --->   "%tmp_9 = add i15 %tmp_7, %tmp_11" [PartB/partb.cpp:24]   --->   Operation 88 'add' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i15 %tmp_9 to i64" [PartB/partb.cpp:24]   --->   Operation 89 'sext' 'tmp_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_9_cast" [PartB/partb.cpp:24]   --->   Operation 90 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartB/partb.cpp:24]   --->   Operation 91 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:21]   --->   Operation 92 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:21]   --->   Operation 93 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%B_i_addr = getelementptr [10000 x i32]* %B_i, i64 0, i64 %tmp_9_cast" [PartB/partb.cpp:24]   --->   Operation 94 'getelementptr' 'B_i_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartB/partb.cpp:24]   --->   Operation 95 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %B_load, i32* %B_i_addr, align 4" [PartB/partb.cpp:24]   --->   Operation 96 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [PartB/partb.cpp:22]   --->   Operation 97 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 8.51>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %mC_read to i64"   --->   Operation 98 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %nC_read to i64"   --->   Operation 99 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (8.51ns)   --->   "%bound4 = mul i64 %cast3, %cast2"   --->   Operation 100 'mul' 'bound4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.76ns)   --->   "br label %3" [PartB/partb.cpp:28]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 4> <Delay = 5.72>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i64 [ 0, %.preheader4.preheader ], [ %indvar_flatten_next1, %.preheader4 ]"   --->   Operation 102 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%i3 = phi i31 [ 0, %.preheader4.preheader ], [ %tmp_5_mid2_v, %.preheader4 ]" [PartB/partb.cpp:33]   --->   Operation 103 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%j4 = phi i31 [ 0, %.preheader4.preheader ], [ %j_3, %.preheader4 ]"   --->   Operation 104 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:30]   --->   Operation 105 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%j4_cast = zext i31 %j4 to i32" [PartB/partb.cpp:31]   --->   Operation 106 'zext' 'j4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_6 = icmp slt i32 %j4_cast, %nC_read" [PartB/partb.cpp:31]   --->   Operation 107 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (2.77ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten1, %bound4"   --->   Operation 108 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (3.52ns)   --->   "%indvar_flatten_next1 = add i64 %indvar_flatten1, 1"   --->   Operation 109 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader2.preheader, label %.preheader4"   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (2.52ns)   --->   "%i_3 = add i31 1, %i3" [PartB/partb.cpp:28]   --->   Operation 111 'add' 'i_3' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.73ns)   --->   "%j4_mid2 = select i1 %tmp_6, i31 %j4, i31 0" [PartB/partb.cpp:31]   --->   Operation 112 'select' 'j4_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.73ns)   --->   "%tmp_5_mid2_v = select i1 %tmp_6, i31 %i3, i31 %i_3" [PartB/partb.cpp:33]   --->   Operation 113 'select' 'tmp_5_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i31 %tmp_5_mid2_v to i15" [PartB/partb.cpp:33]   --->   Operation 114 'trunc' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i31 %j4_mid2 to i15" [PartB/partb.cpp:33]   --->   Operation 115 'trunc' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (2.52ns)   --->   "%j_3 = add i31 1, %j4_mid2" [PartB/partb.cpp:31]   --->   Operation 116 'add' 'j_3' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 9.63>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:30]   --->   Operation 117 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:30]   --->   Operation 118 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (3.36ns)   --->   "%tmp_s = mul i15 100, %tmp_15" [PartB/partb.cpp:33]   --->   Operation 119 'mul' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 120 [1/1] (3.02ns)   --->   "%tmp_10 = add i15 %tmp_s, %tmp_19" [PartB/partb.cpp:33]   --->   Operation 120 'add' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i15 %tmp_10 to i64" [PartB/partb.cpp:33]   --->   Operation 121 'sext' 'tmp_12_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%C_i_addr = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_12_cast" [PartB/partb.cpp:33]   --->   Operation 122 'getelementptr' 'C_i_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (3.25ns)   --->   "store i32 0, i32* %C_i_addr, align 4" [PartB/partb.cpp:33]   --->   Operation 123 'store' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br label %3" [PartB/partb.cpp:31]   --->   Operation 124 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.76>
ST_11 : Operation 125 [1/1] (1.76ns)   --->   "br label %.preheader2" [PartB/partb.cpp:40]   --->   Operation 125 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 6> <Delay = 3.52>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i64 [ %indvar_flatten_next3, %5 ], [ 0, %.preheader2.preheader ]"   --->   Operation 126 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ %tmp_12_mid2_v, %5 ], [ 0, %.preheader2.preheader ]" [PartB/partb.cpp:46]   --->   Operation 127 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%j6 = phi i31 [ %j_4, %5 ], [ 0, %.preheader2.preheader ]"   --->   Operation 128 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%j6_cast = zext i31 %j6 to i32" [PartB/partb.cpp:40]   --->   Operation 129 'zext' 'j6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (2.47ns)   --->   "%tmp_12 = icmp slt i32 %j6_cast, %nC_read" [PartB/partb.cpp:40]   --->   Operation 130 'icmp' 'tmp_12' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (2.77ns)   --->   "%exitcond_flatten2 = icmp eq i64 %indvar_flatten2, %bound4"   --->   Operation 131 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (3.52ns)   --->   "%indvar_flatten_next3 = add i64 %indvar_flatten2, 1"   --->   Operation 132 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %.preheader.preheader.preheader, label %.preheader3"   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (2.52ns)   --->   "%i_4 = add i31 1, %i5" [PartB/partb.cpp:38]   --->   Operation 134 'add' 'i_4' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.73ns)   --->   "%tmp_12_mid2_v = select i1 %tmp_12, i31 %i5, i31 %i_4" [PartB/partb.cpp:46]   --->   Operation 135 'select' 'tmp_12_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i31 %tmp_12_mid2_v to i15" [PartB/partb.cpp:46]   --->   Operation 136 'trunc' 'tmp_21' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [PartB/partb.cpp:54]   --->   Operation 137 'br' <Predicate = (exitcond_flatten2)> <Delay = 1.76>

State 13 <SV = 7> <Delay = 6.38>
ST_13 : Operation 138 [1/1] (6.38ns)   --->   "%tmp_13 = mul i15 100, %tmp_21" [PartB/partb.cpp:46]   --->   Operation 138 'mul' 'tmp_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 8> <Delay = 2.67>
ST_14 : Operation 139 [1/1] (0.73ns)   --->   "%j6_mid2 = select i1 %tmp_12, i31 %j6, i31 0" [PartB/partb.cpp:40]   --->   Operation 139 'select' 'j6_mid2' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i31 %j6_mid2 to i15" [PartB/partb.cpp:48]   --->   Operation 140 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.94ns)   --->   "%tmp_14 = add i15 %tmp_13, %tmp_26" [PartB/partb.cpp:48]   --->   Operation 141 'add' 'tmp_14' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i15 %tmp_14 to i64" [PartB/partb.cpp:48]   --->   Operation 142 'sext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%C_i_addr_1 = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_16_cast" [PartB/partb.cpp:48]   --->   Operation 143 'getelementptr' 'C_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader1" [PartB/partb.cpp:43]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 9> <Delay = 5.19>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%sum = phi i32 [ %sum_1, %4 ], [ 0, %.preheader3 ]"   --->   Operation 145 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%k = phi i31 [ %k_1, %4 ], [ 0, %.preheader3 ]"   --->   Operation 146 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i38 [ %next_mul2, %4 ], [ 0, %.preheader3 ]"   --->   Operation 147 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i38 %phi_mul1 to i15" [PartB/partb.cpp:43]   --->   Operation 148 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [PartB/partb.cpp:43]   --->   Operation 149 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (2.47ns)   --->   "%tmp_17 = icmp slt i32 %k_cast, %nA_read" [PartB/partb.cpp:43]   --->   Operation 150 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (2.52ns)   --->   "%k_1 = add i31 1, %k" [PartB/partb.cpp:43]   --->   Operation 151 'add' 'k_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %4, label %5" [PartB/partb.cpp:43]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i31 %k to i15" [PartB/partb.cpp:46]   --->   Operation 153 'trunc' 'tmp_31' <Predicate = (tmp_17)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (1.94ns)   --->   "%tmp_24 = add i15 %tmp_13, %tmp_31" [PartB/partb.cpp:46]   --->   Operation 154 'add' 'tmp_24' <Predicate = (tmp_17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i15 %tmp_24 to i64" [PartB/partb.cpp:46]   --->   Operation 155 'sext' 'tmp_25_cast' <Predicate = (tmp_17)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%A_i_addr_1 = getelementptr [10000 x i32]* %A_i, i64 0, i64 %tmp_25_cast" [PartB/partb.cpp:46]   --->   Operation 156 'getelementptr' 'A_i_addr_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (2.79ns)   --->   "%next_mul2 = add i38 100, %phi_mul1"   --->   Operation 157 'add' 'next_mul2' <Predicate = (tmp_17)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (1.94ns)   --->   "%tmp_25 = add i15 %tmp_28, %tmp_26" [PartB/partb.cpp:46]   --->   Operation 158 'add' 'tmp_25' <Predicate = (tmp_17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i15 %tmp_25 to i64" [PartB/partb.cpp:46]   --->   Operation 159 'zext' 'tmp_27_cast' <Predicate = (tmp_17)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%B_i_addr_1 = getelementptr [10000 x i32]* %B_i, i64 0, i64 %tmp_27_cast" [PartB/partb.cpp:46]   --->   Operation 160 'getelementptr' 'B_i_addr_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_15 : Operation 161 [2/2] (3.25ns)   --->   "%A_i_load = load i32* %A_i_addr_1, align 4" [PartB/partb.cpp:46]   --->   Operation 161 'load' 'A_i_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 162 [2/2] (3.25ns)   --->   "%B_i_load = load i32* %B_i_addr_1, align 4" [PartB/partb.cpp:46]   --->   Operation 162 'load' 'B_i_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 10> <Delay = 3.25>
ST_16 : Operation 163 [1/2] (3.25ns)   --->   "%A_i_load = load i32* %A_i_addr_1, align 4" [PartB/partb.cpp:46]   --->   Operation 163 'load' 'A_i_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 164 [1/2] (3.25ns)   --->   "%B_i_load = load i32* %B_i_addr_1, align 4" [PartB/partb.cpp:46]   --->   Operation 164 'load' 'B_i_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 11> <Delay = 8.51>
ST_17 : Operation 165 [1/1] (8.51ns)   --->   "%tmp_20 = mul nsw i32 %B_i_load, %A_i_load" [PartB/partb.cpp:46]   --->   Operation 165 'mul' 'tmp_20' <Predicate = (tmp_17)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 2.55>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [PartB/partb.cpp:44]   --->   Operation 166 'specregionbegin' 'tmp_23' <Predicate = (tmp_17)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:45]   --->   Operation 167 'specpipeline' <Predicate = (tmp_17)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (2.55ns)   --->   "%sum_1 = add nsw i32 %sum, %tmp_20" [PartB/partb.cpp:46]   --->   Operation 168 'add' 'sum_1' <Predicate = (tmp_17)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_23) nounwind" [PartB/partb.cpp:47]   --->   Operation 169 'specregionend' 'empty' <Predicate = (tmp_17)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "br label %.preheader1" [PartB/partb.cpp:43]   --->   Operation 170 'br' <Predicate = (tmp_17)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 3.25>
ST_19 : Operation 171 [1/1] (3.25ns)   --->   "store i32 %sum, i32* %C_i_addr_1, align 4" [PartB/partb.cpp:48]   --->   Operation 171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 172 [1/1] (2.52ns)   --->   "%j_4 = add i31 %j6_mid2, 1" [PartB/partb.cpp:40]   --->   Operation 172 'add' 'j_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader2" [PartB/partb.cpp:40]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 5.72>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i64 [ %indvar_flatten_next2, %.preheader ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 174 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%i7 = phi i31 [ %tmp_16_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]" [PartB/partb.cpp:57]   --->   Operation 175 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%j8 = phi i31 [ %j_5, %.preheader ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 176 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:54]   --->   Operation 177 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%j8_cast = zext i31 %j8 to i32" [PartB/partb.cpp:55]   --->   Operation 178 'zext' 'j8_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (2.47ns)   --->   "%tmp_16 = icmp slt i32 %j8_cast, %nC_read" [PartB/partb.cpp:55]   --->   Operation 179 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (2.77ns)   --->   "%exitcond_flatten3 = icmp eq i64 %indvar_flatten3, %bound4"   --->   Operation 180 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (3.52ns)   --->   "%indvar_flatten_next2 = add i64 %indvar_flatten3, 1"   --->   Operation 181 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %6, label %.preheader"   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (2.52ns)   --->   "%i_5 = add i31 1, %i7" [PartB/partb.cpp:52]   --->   Operation 183 'add' 'i_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (0.73ns)   --->   "%j8_mid2 = select i1 %tmp_16, i31 %j8, i31 0" [PartB/partb.cpp:55]   --->   Operation 184 'select' 'j8_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.73ns)   --->   "%tmp_16_mid2_v = select i1 %tmp_16, i31 %i7, i31 %i_5" [PartB/partb.cpp:57]   --->   Operation 185 'select' 'tmp_16_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i31 %tmp_16_mid2_v to i15" [PartB/partb.cpp:57]   --->   Operation 186 'trunc' 'tmp_29' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i31 %j8_mid2 to i15" [PartB/partb.cpp:57]   --->   Operation 187 'trunc' 'tmp_30' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (2.52ns)   --->   "%j_5 = add i31 1, %j8_mid2" [PartB/partb.cpp:55]   --->   Operation 188 'add' 'j_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 9.63>
ST_21 : Operation 189 [1/1] (3.36ns)   --->   "%tmp_18 = mul i15 100, %tmp_29" [PartB/partb.cpp:57]   --->   Operation 189 'mul' 'tmp_18' <Predicate = (!exitcond_flatten3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 190 [1/1] (3.02ns)   --->   "%tmp_22 = add i15 %tmp_18, %tmp_30" [PartB/partb.cpp:57]   --->   Operation 190 'add' 'tmp_22' <Predicate = (!exitcond_flatten3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i15 %tmp_22 to i64" [PartB/partb.cpp:57]   --->   Operation 191 'sext' 'tmp_23_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%C_i_addr_2 = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_23_cast" [PartB/partb.cpp:57]   --->   Operation 192 'getelementptr' 'C_i_addr_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_21 : Operation 193 [2/2] (3.25ns)   --->   "%C_i_load = load i32* %C_i_addr_2, align 4" [PartB/partb.cpp:57]   --->   Operation 193 'load' 'C_i_load' <Predicate = (!exitcond_flatten3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 22 <SV = 9> <Delay = 6.50>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:54]   --->   Operation 194 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:54]   --->   Operation 195 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_23_cast" [PartB/partb.cpp:57]   --->   Operation 196 'getelementptr' 'C_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_22 : Operation 197 [1/2] (3.25ns)   --->   "%C_i_load = load i32* %C_i_addr_2, align 4" [PartB/partb.cpp:57]   --->   Operation 197 'load' 'C_i_load' <Predicate = (!exitcond_flatten3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 198 [1/1] (3.25ns)   --->   "store i32 %C_i_load, i32* %C_addr, align 4" [PartB/partb.cpp:57]   --->   Operation 198 'store' <Predicate = (!exitcond_flatten3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [PartB/partb.cpp:55]   --->   Operation 199 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 23 <SV = 8> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "ret void" [PartB/partb.cpp:60]   --->   Operation 200 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24          (specbitsmap    ) [ 000000000000000000000000]
StgValue_25          (specbitsmap    ) [ 000000000000000000000000]
StgValue_26          (specbitsmap    ) [ 000000000000000000000000]
StgValue_27          (specbitsmap    ) [ 000000000000000000000000]
StgValue_28          (specbitsmap    ) [ 000000000000000000000000]
StgValue_29          (specbitsmap    ) [ 000000000000000000000000]
StgValue_30          (specbitsmap    ) [ 000000000000000000000000]
StgValue_31          (specbitsmap    ) [ 000000000000000000000000]
StgValue_32          (specbitsmap    ) [ 000000000000000000000000]
StgValue_33          (spectopmodule  ) [ 000000000000000000000000]
nC_read              (read           ) [ 001111111111111111111110]
mC_read              (read           ) [ 001111111000000000000000]
nB_read              (read           ) [ 001111110000000000000000]
mB_read              (read           ) [ 001110000000000000000000]
nA_read              (read           ) [ 001111111111111111110000]
mA_read              (read           ) [ 001110000000000000000000]
A_i                  (alloca         ) [ 001111111111111111110000]
B_i                  (alloca         ) [ 001111111111111111110000]
C_i                  (alloca         ) [ 001111111111111111111110]
StgValue_43          (br             ) [ 011110000000000000000000]
i                    (phi            ) [ 001000000000000000000000]
phi_mul              (phi            ) [ 001000000000000000000000]
tmp_1                (trunc          ) [ 000110000000000000000000]
next_mul             (add            ) [ 011110000000000000000000]
i_cast               (zext           ) [ 000000000000000000000000]
tmp                  (icmp           ) [ 001111110000000000000000]
i_1                  (add            ) [ 011110000000000000000000]
StgValue_51          (br             ) [ 000000000000000000000000]
StgValue_52          (br             ) [ 001110000000000000000000]
cast                 (zext           ) [ 000000000000000000000000]
cast1                (zext           ) [ 000000000000000000000000]
bound                (mul            ) [ 000001110000000000000000]
StgValue_56          (br             ) [ 001111110000000000000000]
j                    (phi            ) [ 000100000000000000000000]
j_cast               (zext           ) [ 000000000000000000000000]
tmp_2                (icmp           ) [ 001110000000000000000000]
j_1                  (add            ) [ 001110000000000000000000]
StgValue_61          (br             ) [ 000000000000000000000000]
tmp_3                (trunc          ) [ 000000000000000000000000]
tmp_5                (add            ) [ 000000000000000000000000]
tmp_5_cast           (zext           ) [ 000010000000000000000000]
A_addr               (getelementptr  ) [ 000010000000000000000000]
StgValue_67          (br             ) [ 011110000000000000000000]
A_i_addr             (getelementptr  ) [ 000000000000000000000000]
A_load               (load           ) [ 000000000000000000000000]
StgValue_70          (store          ) [ 000000000000000000000000]
StgValue_71          (br             ) [ 001110000000000000000000]
indvar_flatten       (phi            ) [ 000001000000000000000000]
i1                   (phi            ) [ 000001000000000000000000]
j2                   (phi            ) [ 000001000000000000000000]
StgValue_75          (specpipeline   ) [ 000000000000000000000000]
j2_cast              (zext           ) [ 000000000000000000000000]
tmp_8                (icmp           ) [ 000000000000000000000000]
exitcond_flatten     (icmp           ) [ 000001110000000000000000]
indvar_flatten_next  (add            ) [ 001001110000000000000000]
StgValue_80          (br             ) [ 000000000000000000000000]
i_2                  (add            ) [ 000000000000000000000000]
j2_mid2              (select         ) [ 000000000000000000000000]
tmp_7_mid2_v         (select         ) [ 001001110000000000000000]
tmp_4                (trunc          ) [ 000001100000000000000000]
tmp_11               (trunc          ) [ 000001100000000000000000]
j_2                  (add            ) [ 001001110000000000000000]
tmp_7                (mul            ) [ 000000000000000000000000]
tmp_9                (add            ) [ 000000000000000000000000]
tmp_9_cast           (sext           ) [ 000001010000000000000000]
B_addr               (getelementptr  ) [ 000001010000000000000000]
StgValue_92          (specpipeline   ) [ 000000000000000000000000]
StgValue_93          (specpipeline   ) [ 000000000000000000000000]
B_i_addr             (getelementptr  ) [ 000000000000000000000000]
B_load               (load           ) [ 000000000000000000000000]
StgValue_96          (store          ) [ 000000000000000000000000]
StgValue_97          (br             ) [ 001001110000000000000000]
cast2                (zext           ) [ 000000000000000000000000]
cast3                (zext           ) [ 000000000000000000000000]
bound4               (mul            ) [ 000000000111111111111110]
StgValue_101         (br             ) [ 000000001110000000000000]
indvar_flatten1      (phi            ) [ 000000000100000000000000]
i3                   (phi            ) [ 000000000100000000000000]
j4                   (phi            ) [ 000000000100000000000000]
StgValue_105         (specpipeline   ) [ 000000000000000000000000]
j4_cast              (zext           ) [ 000000000000000000000000]
tmp_6                (icmp           ) [ 000000000000000000000000]
exitcond_flatten1    (icmp           ) [ 000000000110000000000000]
indvar_flatten_next1 (add            ) [ 000000001110000000000000]
StgValue_110         (br             ) [ 000000000000000000000000]
i_3                  (add            ) [ 000000000000000000000000]
j4_mid2              (select         ) [ 000000000000000000000000]
tmp_5_mid2_v         (select         ) [ 000000001110000000000000]
tmp_15               (trunc          ) [ 000000000110000000000000]
tmp_19               (trunc          ) [ 000000000110000000000000]
j_3                  (add            ) [ 000000001110000000000000]
StgValue_117         (specpipeline   ) [ 000000000000000000000000]
StgValue_118         (specpipeline   ) [ 000000000000000000000000]
tmp_s                (mul            ) [ 000000000000000000000000]
tmp_10               (add            ) [ 000000000000000000000000]
tmp_12_cast          (sext           ) [ 000000000000000000000000]
C_i_addr             (getelementptr  ) [ 000000000000000000000000]
StgValue_123         (store          ) [ 000000000000000000000000]
StgValue_124         (br             ) [ 000000001110000000000000]
StgValue_125         (br             ) [ 000000000001111111110000]
indvar_flatten2      (phi            ) [ 000000000000100000000000]
i5                   (phi            ) [ 000000000000100000000000]
j6                   (phi            ) [ 000000000000111000000000]
j6_cast              (zext           ) [ 000000000000000000000000]
tmp_12               (icmp           ) [ 000000000000011000000000]
exitcond_flatten2    (icmp           ) [ 000000000000111111111110]
indvar_flatten_next3 (add            ) [ 000000000001111111110000]
StgValue_133         (br             ) [ 000000000000000000000000]
i_4                  (add            ) [ 000000000000000000000000]
tmp_12_mid2_v        (select         ) [ 000000000001111111110000]
tmp_21               (trunc          ) [ 000000000000010000000000]
StgValue_137         (br             ) [ 000000000000111111111110]
tmp_13               (mul            ) [ 000000000000001111100000]
j6_mid2              (select         ) [ 000000000000000111110000]
tmp_26               (trunc          ) [ 000000000000000111100000]
tmp_14               (add            ) [ 000000000000000000000000]
tmp_16_cast          (sext           ) [ 000000000000000000000000]
C_i_addr_1           (getelementptr  ) [ 000000000000000111110000]
StgValue_144         (br             ) [ 000000000000111111110000]
sum                  (phi            ) [ 000000000000000111110000]
k                    (phi            ) [ 000000000000000100000000]
phi_mul1             (phi            ) [ 000000000000000100000000]
tmp_28               (trunc          ) [ 000000000000000000000000]
k_cast               (zext           ) [ 000000000000000000000000]
tmp_17               (icmp           ) [ 000000000000111111110000]
k_1                  (add            ) [ 000000000000111111110000]
StgValue_152         (br             ) [ 000000000000000000000000]
tmp_31               (trunc          ) [ 000000000000000000000000]
tmp_24               (add            ) [ 000000000000000000000000]
tmp_25_cast          (sext           ) [ 000000000000000000000000]
A_i_addr_1           (getelementptr  ) [ 000000000000000110000000]
next_mul2            (add            ) [ 000000000000111111110000]
tmp_25               (add            ) [ 000000000000000000000000]
tmp_27_cast          (zext           ) [ 000000000000000000000000]
B_i_addr_1           (getelementptr  ) [ 000000000000000110000000]
A_i_load             (load           ) [ 000000000000000101000000]
B_i_load             (load           ) [ 000000000000000101000000]
tmp_20               (mul            ) [ 000000000000000100100000]
tmp_23               (specregionbegin) [ 000000000000000000000000]
StgValue_167         (specpipeline   ) [ 000000000000000000000000]
sum_1                (add            ) [ 000000000000111111110000]
empty                (specregionend  ) [ 000000000000000000000000]
StgValue_170         (br             ) [ 000000000000111111110000]
StgValue_171         (store          ) [ 000000000000000000000000]
j_4                  (add            ) [ 000000000001111111110000]
StgValue_173         (br             ) [ 000000000001111111110000]
indvar_flatten3      (phi            ) [ 000000000000000000001000]
i7                   (phi            ) [ 000000000000000000001000]
j8                   (phi            ) [ 000000000000000000001000]
StgValue_177         (specpipeline   ) [ 000000000000000000000000]
j8_cast              (zext           ) [ 000000000000000000000000]
tmp_16               (icmp           ) [ 000000000000000000000000]
exitcond_flatten3    (icmp           ) [ 000000000000000000001110]
indvar_flatten_next2 (add            ) [ 000000000000100000001110]
StgValue_182         (br             ) [ 000000000000000000000000]
i_5                  (add            ) [ 000000000000000000000000]
j8_mid2              (select         ) [ 000000000000000000000000]
tmp_16_mid2_v        (select         ) [ 000000000000100000001110]
tmp_29               (trunc          ) [ 000000000000000000001100]
tmp_30               (trunc          ) [ 000000000000000000001100]
j_5                  (add            ) [ 000000000000100000001110]
tmp_18               (mul            ) [ 000000000000000000000000]
tmp_22               (add            ) [ 000000000000000000000000]
tmp_23_cast          (sext           ) [ 000000000000000000001010]
C_i_addr_2           (getelementptr  ) [ 000000000000000000001010]
StgValue_194         (specpipeline   ) [ 000000000000000000000000]
StgValue_195         (specpipeline   ) [ 000000000000000000000000]
C_addr               (getelementptr  ) [ 000000000000000000000000]
C_i_load             (load           ) [ 000000000000000000000000]
StgValue_198         (store          ) [ 000000000000000000000000]
StgValue_199         (br             ) [ 000000000000100000001110]
StgValue_200         (ret            ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="partb_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="A_i_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="B_i_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="C_i_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="nC_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mC_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="nB_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mB_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="nA_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mA_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="A_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="15" slack="0"/>
<pin id="108" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="A_i_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="15" slack="1"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_i_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="14" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_70/4 A_i_load/15 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="15" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="B_i_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="15" slack="1"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_i_addr/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_96/7 B_i_load/15 "/>
</bind>
</comp>

<comp id="156" class="1004" name="C_i_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="15" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_123/10 StgValue_171/19 C_i_load/21 "/>
</bind>
</comp>

<comp id="169" class="1004" name="C_i_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="15" slack="0"/>
<pin id="173" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr_1/14 "/>
</bind>
</comp>

<comp id="175" class="1004" name="A_i_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="15" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_i_addr_1/15 "/>
</bind>
</comp>

<comp id="181" class="1004" name="B_i_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="15" slack="0"/>
<pin id="185" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_i_addr_1/15 "/>
</bind>
</comp>

<comp id="189" class="1004" name="C_i_addr_2_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="15" slack="0"/>
<pin id="193" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr_2/21 "/>
</bind>
</comp>

<comp id="196" class="1004" name="C_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="15" slack="1"/>
<pin id="200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/22 "/>
</bind>
</comp>

<comp id="203" class="1004" name="StgValue_198_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="14" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/22 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="1"/>
<pin id="212" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="31" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="phi_mul_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="38" slack="1"/>
<pin id="223" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="phi_mul_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="38" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="j_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="1"/>
<pin id="234" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="64" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="1"/>
<pin id="256" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i1_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="31" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="j2_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="1"/>
<pin id="267" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="j2_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="31" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvar_flatten1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten1_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="64" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/9 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i3_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="31" slack="1"/>
<pin id="289" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="i3_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="31" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/9 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j4_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="1"/>
<pin id="300" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="j4_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="31" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/9 "/>
</bind>
</comp>

<comp id="309" class="1005" name="indvar_flatten2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="indvar_flatten2_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/12 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i5_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="1"/>
<pin id="322" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="i5_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/12 "/>
</bind>
</comp>

<comp id="331" class="1005" name="j6_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="1"/>
<pin id="333" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="j6_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/12 "/>
</bind>
</comp>

<comp id="343" class="1005" name="sum_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="sum_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/15 "/>
</bind>
</comp>

<comp id="356" class="1005" name="k_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="31" slack="1"/>
<pin id="358" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="k_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="31" slack="0"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/15 "/>
</bind>
</comp>

<comp id="367" class="1005" name="phi_mul1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="38" slack="1"/>
<pin id="369" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="phi_mul1_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="38" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="1" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/15 "/>
</bind>
</comp>

<comp id="378" class="1005" name="indvar_flatten3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="indvar_flatten3_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/20 "/>
</bind>
</comp>

<comp id="389" class="1005" name="i7_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="31" slack="1"/>
<pin id="391" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="i7_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="1" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/20 "/>
</bind>
</comp>

<comp id="400" class="1005" name="j8_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="1"/>
<pin id="402" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j8 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="j8_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="1" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8/20 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="38" slack="0"/>
<pin id="413" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="next_mul_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="38" slack="0"/>
<pin id="418" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="i_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="31" slack="0"/>
<pin id="433" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="cast1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="bound_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="j_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="31" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="2"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="j_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="31" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="0"/>
<pin id="465" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="1"/>
<pin id="469" dir="0" index="1" bw="15" slack="0"/>
<pin id="470" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_5_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="j2_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="31" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_8_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="2"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="exitcond_flatten_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="1"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="indvar_flatten_next_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="i_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="31" slack="0"/>
<pin id="500" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="j2_mid2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="31" slack="0"/>
<pin id="506" dir="0" index="2" bw="31" slack="0"/>
<pin id="507" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_mid2/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_7_mid2_v_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="31" slack="0"/>
<pin id="514" dir="0" index="2" bw="31" slack="0"/>
<pin id="515" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_mid2_v/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="31" slack="0"/>
<pin id="521" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_11_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="31" slack="0"/>
<pin id="525" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="j_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="31" slack="0"/>
<pin id="530" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_9_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="cast2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="3"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="cast3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="3"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="bound4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="j4_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="4"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="exitcond_flatten1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="1"/>
<pin id="561" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="indvar_flatten_next1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="i_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="31" slack="0"/>
<pin id="572" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="j4_mid2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="31" slack="0"/>
<pin id="578" dir="0" index="2" bw="31" slack="0"/>
<pin id="579" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j4_mid2/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_5_mid2_v_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="31" slack="0"/>
<pin id="586" dir="0" index="2" bw="31" slack="0"/>
<pin id="587" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_mid2_v/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_15_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="31" slack="0"/>
<pin id="593" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_19_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="0"/>
<pin id="597" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="j_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="31" slack="0"/>
<pin id="602" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_12_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="15" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="j6_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j6_cast/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_12_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="6"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="exitcond_flatten2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="3"/>
<pin id="621" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/12 "/>
</bind>
</comp>

<comp id="623" class="1004" name="indvar_flatten_next3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/12 "/>
</bind>
</comp>

<comp id="629" class="1004" name="i_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="31" slack="0"/>
<pin id="632" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_12_mid2_v_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="31" slack="0"/>
<pin id="638" dir="0" index="2" bw="31" slack="0"/>
<pin id="639" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12_mid2_v/12 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_21_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="31" slack="0"/>
<pin id="645" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="j6_mid2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="2"/>
<pin id="649" dir="0" index="1" bw="31" slack="2"/>
<pin id="650" dir="0" index="2" bw="31" slack="0"/>
<pin id="651" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j6_mid2/14 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_26_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="0"/>
<pin id="656" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_14_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="15" slack="1"/>
<pin id="660" dir="0" index="1" bw="15" slack="0"/>
<pin id="661" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_16_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="15" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/14 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_28_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="38" slack="0"/>
<pin id="670" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/15 "/>
</bind>
</comp>

<comp id="672" class="1004" name="k_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="31" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/15 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_17_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="9"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="k_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="31" slack="0"/>
<pin id="684" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/15 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_31_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="31" slack="0"/>
<pin id="689" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/15 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_24_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="15" slack="2"/>
<pin id="693" dir="0" index="1" bw="15" slack="0"/>
<pin id="694" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_25_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="15" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/15 "/>
</bind>
</comp>

<comp id="701" class="1004" name="next_mul2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="38" slack="0"/>
<pin id="704" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/15 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_25_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="15" slack="0"/>
<pin id="709" dir="0" index="1" bw="15" slack="1"/>
<pin id="710" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_27_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="15" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/15 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_20_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="0" index="1" bw="32" slack="1"/>
<pin id="720" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sum_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="3"/>
<pin id="723" dir="0" index="1" bw="32" slack="1"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/18 "/>
</bind>
</comp>

<comp id="726" class="1004" name="j_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="31" slack="2"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/19 "/>
</bind>
</comp>

<comp id="731" class="1004" name="j8_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="31" slack="0"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j8_cast/20 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_16_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="7"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/20 "/>
</bind>
</comp>

<comp id="740" class="1004" name="exitcond_flatten3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="0"/>
<pin id="742" dir="0" index="1" bw="64" slack="4"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/20 "/>
</bind>
</comp>

<comp id="745" class="1004" name="indvar_flatten_next2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/20 "/>
</bind>
</comp>

<comp id="751" class="1004" name="i_5_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="31" slack="0"/>
<pin id="754" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/20 "/>
</bind>
</comp>

<comp id="757" class="1004" name="j8_mid2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="31" slack="0"/>
<pin id="760" dir="0" index="2" bw="31" slack="0"/>
<pin id="761" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j8_mid2/20 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_16_mid2_v_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="31" slack="0"/>
<pin id="768" dir="0" index="2" bw="31" slack="0"/>
<pin id="769" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16_mid2_v/20 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_29_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="31" slack="0"/>
<pin id="775" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/20 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_30_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="31" slack="0"/>
<pin id="779" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/20 "/>
</bind>
</comp>

<comp id="781" class="1004" name="j_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="31" slack="0"/>
<pin id="784" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/20 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_23_cast_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="15" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/21 "/>
</bind>
</comp>

<comp id="791" class="1007" name="grp_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="15" slack="0"/>
<pin id="793" dir="0" index="1" bw="15" slack="1"/>
<pin id="794" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="795" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/6 tmp_9/6 "/>
</bind>
</comp>

<comp id="798" class="1007" name="grp_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="15" slack="0"/>
<pin id="800" dir="0" index="1" bw="15" slack="1"/>
<pin id="801" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="802" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_s/10 tmp_10/10 "/>
</bind>
</comp>

<comp id="805" class="1007" name="tmp_13_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="15" slack="0"/>
<pin id="807" dir="0" index="1" bw="15" slack="1"/>
<pin id="808" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="810" class="1007" name="grp_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="15" slack="0"/>
<pin id="812" dir="0" index="1" bw="15" slack="1"/>
<pin id="813" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="814" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_18/21 tmp_22/21 "/>
</bind>
</comp>

<comp id="817" class="1005" name="nC_read_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="3"/>
<pin id="819" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="mC_read_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="3"/>
<pin id="827" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="nB_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nB_read "/>
</bind>
</comp>

<comp id="836" class="1005" name="mB_read_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="841" class="1005" name="nA_read_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="2"/>
<pin id="843" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="mA_read_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mA_read "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="15" slack="1"/>
<pin id="854" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="next_mul_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="38" slack="0"/>
<pin id="859" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="866" class="1005" name="i_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="31" slack="0"/>
<pin id="868" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="bound_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="1"/>
<pin id="873" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="879" class="1005" name="j_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="31" slack="0"/>
<pin id="881" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_5_cast_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="889" class="1005" name="A_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="1"/>
<pin id="891" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="exitcond_flatten_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="898" class="1005" name="indvar_flatten_next_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="64" slack="0"/>
<pin id="900" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_7_mid2_v_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="31" slack="0"/>
<pin id="905" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7_mid2_v "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_4_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="15" slack="1"/>
<pin id="910" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_11_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="15" slack="1"/>
<pin id="915" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="918" class="1005" name="j_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="31" slack="0"/>
<pin id="920" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_9_cast_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="1"/>
<pin id="925" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="928" class="1005" name="B_addr_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="14" slack="1"/>
<pin id="930" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="933" class="1005" name="bound4_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="64" slack="1"/>
<pin id="935" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="940" class="1005" name="exitcond_flatten1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="indvar_flatten_next1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_5_mid2_v_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="31" slack="0"/>
<pin id="951" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_5_mid2_v "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_15_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="15" slack="1"/>
<pin id="956" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_19_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="15" slack="1"/>
<pin id="961" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="964" class="1005" name="j_3_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="31" slack="0"/>
<pin id="966" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_12_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="2"/>
<pin id="971" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="974" class="1005" name="exitcond_flatten2_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="indvar_flatten_next3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_12_mid2_v_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="31" slack="0"/>
<pin id="985" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_12_mid2_v "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_21_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="15" slack="1"/>
<pin id="990" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_13_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="15" slack="1"/>
<pin id="995" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="999" class="1005" name="j6_mid2_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="31" slack="2"/>
<pin id="1001" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="j6_mid2 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="tmp_26_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="15" slack="1"/>
<pin id="1006" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="C_i_addr_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="14" slack="2"/>
<pin id="1011" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_i_addr_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_17_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="k_1_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="31" slack="0"/>
<pin id="1020" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="A_i_addr_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="14" slack="1"/>
<pin id="1025" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_i_addr_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="next_mul2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="38" slack="0"/>
<pin id="1030" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="B_i_addr_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="14" slack="1"/>
<pin id="1035" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_i_addr_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="A_i_load_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_i_load "/>
</bind>
</comp>

<comp id="1043" class="1005" name="B_i_load_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_i_load "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_20_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="sum_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="j_4_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="31" slack="1"/>
<pin id="1060" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="exitcond_flatten3_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="indvar_flatten_next2_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="64" slack="0"/>
<pin id="1069" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_16_mid2_v_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="31" slack="0"/>
<pin id="1074" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_16_mid2_v "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_29_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="15" slack="1"/>
<pin id="1079" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_30_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="15" slack="1"/>
<pin id="1084" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="j_5_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="31" slack="0"/>
<pin id="1089" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_23_cast_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="64" slack="1"/>
<pin id="1094" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="1097" class="1005" name="C_i_addr_2_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="14" slack="1"/>
<pin id="1099" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_i_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="111" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="137" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="162" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="28" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="354"><net_src comp="343" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="355"><net_src comp="348" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="28" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="414"><net_src comp="225" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="225" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="214" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="214" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="436" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="236" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="236" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="34" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="236" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="480"><net_src comp="269" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="247" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="247" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="26" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="34" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="258" pin="4"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="481" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="269" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="28" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="481" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="258" pin="4"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="497" pin="2"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="503" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="34" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="503" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="533" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="547"><net_src comp="540" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="537" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="302" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="280" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="280" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="26" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="34" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="291" pin="4"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="553" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="302" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="28" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="588"><net_src comp="553" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="291" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="569" pin="2"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="575" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="34" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="575" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="605" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="612"><net_src comp="335" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="313" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="313" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="26" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="34" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="324" pin="4"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="613" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="324" pin="4"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="629" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="331" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="657"><net_src comp="647" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="671"><net_src comp="371" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="360" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="34" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="360" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="360" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="705"><net_src comp="32" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="371" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="668" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="725"><net_src comp="343" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="34" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="404" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="382" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="382" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="26" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="34" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="393" pin="4"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="735" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="404" pin="4"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="28" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="770"><net_src comp="735" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="393" pin="4"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="751" pin="2"/><net_sink comp="765" pin=2"/></net>

<net id="776"><net_src comp="765" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="757" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="34" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="757" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="787" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="796"><net_src comp="48" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="791" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="803"><net_src comp="48" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="798" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="809"><net_src comp="48" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="815"><net_src comp="48" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="810" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="820"><net_src comp="68" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="828"><net_src comp="74" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="833"><net_src comp="80" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="839"><net_src comp="86" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="844"><net_src comp="92" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="850"><net_src comp="98" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="855"><net_src comp="411" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="860"><net_src comp="415" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="865"><net_src comp="425" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="430" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="874"><net_src comp="442" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="882"><net_src comp="457" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="887"><net_src comp="472" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="892"><net_src comp="104" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="897"><net_src comp="486" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="491" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="906"><net_src comp="511" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="911"><net_src comp="519" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="916"><net_src comp="523" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="921"><net_src comp="527" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="926"><net_src comp="533" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="931"><net_src comp="130" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="936"><net_src comp="543" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="943"><net_src comp="558" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="563" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="952"><net_src comp="583" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="957"><net_src comp="591" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="962"><net_src comp="595" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="967"><net_src comp="599" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="972"><net_src comp="613" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="977"><net_src comp="618" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="623" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="986"><net_src comp="635" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="991"><net_src comp="643" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="996"><net_src comp="805" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="998"><net_src comp="993" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1002"><net_src comp="647" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1007"><net_src comp="654" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1012"><net_src comp="169" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1017"><net_src comp="676" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="681" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1026"><net_src comp="175" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1031"><net_src comp="701" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1036"><net_src comp="181" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1041"><net_src comp="123" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1046"><net_src comp="149" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1051"><net_src comp="717" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1056"><net_src comp="721" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1061"><net_src comp="726" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1066"><net_src comp="740" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="745" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1075"><net_src comp="765" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1080"><net_src comp="773" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1085"><net_src comp="777" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1090"><net_src comp="781" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1095"><net_src comp="787" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1100"><net_src comp="189" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {22 }
 - Input state : 
	Port: partb : A | {3 4 }
	Port: partb : B | {6 7 }
	Port: partb : mA | {1 }
	Port: partb : nA | {1 }
	Port: partb : mB | {1 }
	Port: partb : nB | {1 }
	Port: partb : mC | {1 }
	Port: partb : nC | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		next_mul : 1
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_51 : 3
		bound : 1
	State 3
		j_cast : 1
		tmp_2 : 2
		j_1 : 1
		StgValue_61 : 3
		tmp_3 : 1
		tmp_5 : 2
		tmp_5_cast : 3
		A_addr : 4
		A_load : 5
	State 4
		StgValue_70 : 1
	State 5
		j2_cast : 1
		tmp_8 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_80 : 2
		i_2 : 1
		j2_mid2 : 3
		tmp_7_mid2_v : 3
		tmp_4 : 4
		tmp_11 : 4
		j_2 : 4
	State 6
		tmp_9 : 1
		tmp_9_cast : 2
		B_addr : 3
		B_load : 4
	State 7
		StgValue_96 : 1
	State 8
		bound4 : 1
	State 9
		j4_cast : 1
		tmp_6 : 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_110 : 2
		i_3 : 1
		j4_mid2 : 3
		tmp_5_mid2_v : 3
		tmp_15 : 4
		tmp_19 : 4
		j_3 : 4
	State 10
		tmp_10 : 1
		tmp_12_cast : 2
		C_i_addr : 3
		StgValue_123 : 4
	State 11
	State 12
		j6_cast : 1
		tmp_12 : 2
		exitcond_flatten2 : 1
		indvar_flatten_next3 : 1
		StgValue_133 : 2
		i_4 : 1
		tmp_12_mid2_v : 3
		tmp_21 : 4
	State 13
	State 14
		tmp_26 : 1
		tmp_14 : 2
		tmp_16_cast : 3
		C_i_addr_1 : 4
	State 15
		tmp_28 : 1
		k_cast : 1
		tmp_17 : 2
		k_1 : 1
		StgValue_152 : 3
		tmp_31 : 1
		tmp_24 : 2
		tmp_25_cast : 3
		A_i_addr_1 : 4
		next_mul2 : 1
		tmp_25 : 2
		tmp_27_cast : 3
		B_i_addr_1 : 4
		A_i_load : 5
		B_i_load : 5
	State 16
	State 17
	State 18
		empty : 1
	State 19
	State 20
		j8_cast : 1
		tmp_16 : 2
		exitcond_flatten3 : 1
		indvar_flatten_next2 : 1
		StgValue_182 : 2
		i_5 : 1
		j8_mid2 : 3
		tmp_16_mid2_v : 3
		tmp_29 : 4
		tmp_30 : 4
		j_5 : 4
	State 21
		tmp_22 : 1
		tmp_23_cast : 2
		C_i_addr_2 : 3
		C_i_load : 4
	State 22
		StgValue_198 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       next_mul_fu_415       |    0    |    0    |    45   |
|          |          i_1_fu_430         |    0    |    0    |    38   |
|          |          j_1_fu_457         |    0    |    0    |    38   |
|          |         tmp_5_fu_467        |    0    |    0    |    21   |
|          |  indvar_flatten_next_fu_491 |    0    |    0    |    71   |
|          |          i_2_fu_497         |    0    |    0    |    38   |
|          |          j_2_fu_527         |    0    |    0    |    38   |
|          | indvar_flatten_next1_fu_563 |    0    |    0    |    71   |
|          |          i_3_fu_569         |    0    |    0    |    38   |
|          |          j_3_fu_599         |    0    |    0    |    38   |
|    add   | indvar_flatten_next3_fu_623 |    0    |    0    |    71   |
|          |          i_4_fu_629         |    0    |    0    |    38   |
|          |        tmp_14_fu_658        |    0    |    0    |    21   |
|          |          k_1_fu_681         |    0    |    0    |    38   |
|          |        tmp_24_fu_691        |    0    |    0    |    21   |
|          |       next_mul2_fu_701      |    0    |    0    |    45   |
|          |        tmp_25_fu_707        |    0    |    0    |    21   |
|          |         sum_1_fu_721        |    0    |    0    |    39   |
|          |          j_4_fu_726         |    0    |    0    |    38   |
|          | indvar_flatten_next2_fu_745 |    0    |    0    |    71   |
|          |          i_5_fu_751         |    0    |    0    |    38   |
|          |          j_5_fu_781         |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|          |        j2_mid2_fu_503       |    0    |    0    |    31   |
|          |     tmp_7_mid2_v_fu_511     |    0    |    0    |    31   |
|          |        j4_mid2_fu_575       |    0    |    0    |    31   |
|  select  |     tmp_5_mid2_v_fu_583     |    0    |    0    |    31   |
|          |     tmp_12_mid2_v_fu_635    |    0    |    0    |    31   |
|          |        j6_mid2_fu_647       |    0    |    0    |    31   |
|          |        j8_mid2_fu_757       |    0    |    0    |    31   |
|          |     tmp_16_mid2_v_fu_765    |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_425         |    0    |    0    |    18   |
|          |         tmp_2_fu_452        |    0    |    0    |    18   |
|          |         tmp_8_fu_481        |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_486   |    0    |    0    |    29   |
|          |         tmp_6_fu_553        |    0    |    0    |    18   |
|   icmp   |   exitcond_flatten1_fu_558  |    0    |    0    |    29   |
|          |        tmp_12_fu_613        |    0    |    0    |    18   |
|          |   exitcond_flatten2_fu_618  |    0    |    0    |    29   |
|          |        tmp_17_fu_676        |    0    |    0    |    18   |
|          |        tmp_16_fu_735        |    0    |    0    |    18   |
|          |   exitcond_flatten3_fu_740  |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |         bound_fu_442        |    3    |    0    |    20   |
|    mul   |        bound4_fu_543        |    3    |    0    |    20   |
|          |        tmp_20_fu_717        |    3    |    0    |    20   |
|          |        tmp_13_fu_805        |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_791         |    1    |    0    |    0    |
|  muladd  |          grp_fu_798         |    1    |    0    |    0    |
|          |          grp_fu_810         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      nC_read_read_fu_68     |    0    |    0    |    0    |
|          |      mC_read_read_fu_74     |    0    |    0    |    0    |
|   read   |      nB_read_read_fu_80     |    0    |    0    |    0    |
|          |      mB_read_read_fu_86     |    0    |    0    |    0    |
|          |      nA_read_read_fu_92     |    0    |    0    |    0    |
|          |      mA_read_read_fu_98     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_411        |    0    |    0    |    0    |
|          |         tmp_3_fu_463        |    0    |    0    |    0    |
|          |         tmp_4_fu_519        |    0    |    0    |    0    |
|          |        tmp_11_fu_523        |    0    |    0    |    0    |
|          |        tmp_15_fu_591        |    0    |    0    |    0    |
|   trunc  |        tmp_19_fu_595        |    0    |    0    |    0    |
|          |        tmp_21_fu_643        |    0    |    0    |    0    |
|          |        tmp_26_fu_654        |    0    |    0    |    0    |
|          |        tmp_28_fu_668        |    0    |    0    |    0    |
|          |        tmp_31_fu_687        |    0    |    0    |    0    |
|          |        tmp_29_fu_773        |    0    |    0    |    0    |
|          |        tmp_30_fu_777        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        i_cast_fu_421        |    0    |    0    |    0    |
|          |         cast_fu_436         |    0    |    0    |    0    |
|          |         cast1_fu_439        |    0    |    0    |    0    |
|          |        j_cast_fu_448        |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_472      |    0    |    0    |    0    |
|          |        j2_cast_fu_477       |    0    |    0    |    0    |
|   zext   |         cast2_fu_537        |    0    |    0    |    0    |
|          |         cast3_fu_540        |    0    |    0    |    0    |
|          |        j4_cast_fu_549       |    0    |    0    |    0    |
|          |        j6_cast_fu_609       |    0    |    0    |    0    |
|          |        k_cast_fu_672        |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_712     |    0    |    0    |    0    |
|          |        j8_cast_fu_731       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_9_cast_fu_533      |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_605     |    0    |    0    |    0    |
|   sext   |      tmp_16_cast_fu_663     |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_696     |    0    |    0    |    0    |
|          |      tmp_23_cast_fu_787     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    13   |    0    |   1465  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| A_i|   32   |    0   |    0   |
| B_i|   32   |    0   |    0   |
| C_i|   32   |    0   |    0   |
+----+--------+--------+--------+
|Total|   96   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        A_addr_reg_889       |   14   |
|     A_i_addr_1_reg_1023     |   14   |
|      A_i_load_reg_1038      |   32   |
|        B_addr_reg_928       |   14   |
|     B_i_addr_1_reg_1033     |   14   |
|      B_i_load_reg_1043      |   32   |
|     C_i_addr_1_reg_1009     |   14   |
|     C_i_addr_2_reg_1097     |   14   |
|        bound4_reg_933       |   64   |
|        bound_reg_871        |   64   |
|  exitcond_flatten1_reg_940  |    1   |
|  exitcond_flatten2_reg_974  |    1   |
|  exitcond_flatten3_reg_1063 |    1   |
|   exitcond_flatten_reg_894  |    1   |
|          i1_reg_254         |   31   |
|          i3_reg_287         |   31   |
|          i5_reg_320         |   31   |
|          i7_reg_389         |   31   |
|         i_1_reg_866         |   31   |
|          i_reg_210          |   31   |
|   indvar_flatten1_reg_276   |   64   |
|   indvar_flatten2_reg_309   |   64   |
|   indvar_flatten3_reg_378   |   64   |
| indvar_flatten_next1_reg_944|   64   |
|indvar_flatten_next2_reg_1067|   64   |
| indvar_flatten_next3_reg_978|   64   |
| indvar_flatten_next_reg_898 |   64   |
|    indvar_flatten_reg_243   |   64   |
|          j2_reg_265         |   31   |
|          j4_reg_298         |   31   |
|       j6_mid2_reg_999       |   31   |
|          j6_reg_331         |   31   |
|          j8_reg_400         |   31   |
|         j_1_reg_879         |   31   |
|         j_2_reg_918         |   31   |
|         j_3_reg_964         |   31   |
|         j_4_reg_1058        |   31   |
|         j_5_reg_1087        |   31   |
|          j_reg_232          |   31   |
|         k_1_reg_1018        |   31   |
|          k_reg_356          |   31   |
|       mA_read_reg_847       |   32   |
|       mB_read_reg_836       |   32   |
|       mC_read_reg_825       |   32   |
|       nA_read_reg_841       |   32   |
|       nB_read_reg_830       |   32   |
|       nC_read_reg_817       |   32   |
|      next_mul2_reg_1028     |   38   |
|       next_mul_reg_857      |   38   |
|       phi_mul1_reg_367      |   38   |
|       phi_mul_reg_221       |   38   |
|        sum_1_reg_1053       |   32   |
|         sum_reg_343         |   32   |
|        tmp_11_reg_913       |   15   |
|    tmp_12_mid2_v_reg_983    |   31   |
|        tmp_12_reg_969       |    1   |
|        tmp_13_reg_993       |   15   |
|        tmp_15_reg_954       |   15   |
|    tmp_16_mid2_v_reg_1072   |   31   |
|       tmp_17_reg_1014       |    1   |
|        tmp_19_reg_959       |   15   |
|        tmp_1_reg_852        |   15   |
|       tmp_20_reg_1048       |   32   |
|        tmp_21_reg_988       |   15   |
|     tmp_23_cast_reg_1092    |   64   |
|       tmp_26_reg_1004       |   15   |
|       tmp_29_reg_1077       |   15   |
|       tmp_30_reg_1082       |   15   |
|        tmp_4_reg_908        |   15   |
|      tmp_5_cast_reg_884     |   64   |
|     tmp_5_mid2_v_reg_949    |   31   |
|     tmp_7_mid2_v_reg_903    |   31   |
|      tmp_9_cast_reg_923     |   64   |
|         tmp_reg_862         |    1   |
+-----------------------------+--------+
|            Total            |  2290  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_123 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_137 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_149 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_162 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_162 |  p1  |   2  |  32  |   64   ||    9    |
|     j6_reg_331    |  p0  |   2  |  31  |   62   ||    9    |
|    sum_reg_343    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_791    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_798    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_810    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   476  ||  19.642 ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |    -   |    0   |  1465  |
|   Memory  |   96   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   123  |
|  Register |    -   |    -   |    -   |  2290  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   96   |   13   |   19   |  2290  |  1588  |
+-----------+--------+--------+--------+--------+--------+
