Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 11 16:25:27 2020
| Host         : DESKTOP-N6DNGGG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Genesys_wrapper_control_sets_placed.rpt
| Design       : Genesys_wrapper
| Device       : xc7k325t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1143 |
|    Minimum number of control sets                        |  1020 |
|    Addition due to synthesis replication                 |   123 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3268 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1143 |
| >= 0 to < 4        |   106 |
| >= 4 to < 6        |   255 |
| >= 6 to < 8        |   172 |
| >= 8 to < 10       |   136 |
| >= 10 to < 12      |    35 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |    16 |
| >= 16              |   384 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6893 |         2059 |
| No           | No                    | Yes                    |             243 |           93 |
| No           | Yes                   | No                     |            3381 |         1447 |
| Yes          | No                    | No                     |            7761 |         2098 |
| Yes          | No                    | Yes                    |             183 |           58 |
| Yes          | Yes                   | No                     |            7319 |         2189 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                         Clock Signal                                                        |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[1][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        |                                                                                                                                                                                                                                                                                       | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset                                                                                                                                                            |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                1 |              1 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                    | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                           |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                               |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                 |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                               |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                 |                1 |              1 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                    | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                           |                1 |              1 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                    | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                            |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                1 |              1 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                    | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                           |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
| ~Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        |                                                                                                                                                                                                                                                                                       | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/load_stage2                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                   | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                           | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                         | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                         | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
| ~Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                      | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                           |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                           | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                      | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                1 |              1 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                    | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                   |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                3 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                3 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                3 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[13][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[13]_3[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[13]_2[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[13]_4[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[13]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[13]_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[15][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_select                                                                                       |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[8]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[8][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[15]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[8]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[9][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_state                                                                                                                                                                                                                              | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                               |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                       |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                    |                1 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |
| ~Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        |                                                                                                                                                                                                                                                                                       | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                   |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                 |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                           | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/oclkdelay_calib_done_r_reg                                                                                                                                  |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                     | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                    |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                             |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                               | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                             | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__0_n_0                                                   |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                              |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                            | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                       | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                                           |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___77_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                              |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___77_n_0                                                                                                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___76_n_0                                                                                                                                       |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt_reg[2]_1                                                                                 |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                            |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                           |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                           |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                          | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/rst_mig_7series_0_225M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                           | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                           |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                   | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                              |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                       | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                     | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                   | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                               |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | Genesys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                       |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                               |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                        | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                           |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                            | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                            | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                        | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                           |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                          | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                          | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                       | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                        |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                          | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                  |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/rst_mig_7series_0_100M/U0/bus_struct_reset[0]                                                                                                                                                                                 |                4 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_data_counter0                                                                                                                                                             | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                 |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_1_in                                                                                                                                                                         | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                      |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                             |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                        |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                      | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                    |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                               |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                           |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_2                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/last_item_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                3 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                      |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_10                                                                                       |                1 |              4 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                   | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                4 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/data_Exists_I_reg_0                                                                                                                                                                                                | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                               |                2 |              5 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                                       |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                      | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                            |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/len[4]_i_1_n_0                                                                                                                                                                                                                         | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                               |                3 |              5 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/status_reg0                                                                                                                                           | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                               |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                   | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                           |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                   | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                        |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                               |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                   | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                  |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |                4 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                 |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                           |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___62_n_0                                                                                                                                       |                3 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[4]_i_1__3_n_0                                                                                     | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                3 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                   | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                           |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                                                                                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                               |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                        | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                           |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                   | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                        | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                           |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                          | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                              |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                 |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                                                        |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                               |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                                      | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                      | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                    | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                               | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                             | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                               | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                3 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                           |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                    |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                           | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                         |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                3 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                   | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                    | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                         | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                          | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[0]_0                                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                              |                2 |              5 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                        |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                        |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                        |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                        |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                        |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                            |                                                                                                                                                                                                                                         |                4 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_0                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                           | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                           |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/SS[0]                                                                                 |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                4 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_32                                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                        | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                       |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                       |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                                 | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                                                 | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                             |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                 |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/rst_mig_7series_0_225M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | Genesys_i/rst_mig_7series_0_225M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                        | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_3                                             |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_31                                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_36                                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_33                                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                           |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[2]_i_1_n_0                                                                                       |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                                 | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | Genesys_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                         |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                                                 | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                             |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                        | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                           |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                5 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              6 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Using_FPGA.Native[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                3 |              6 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_3[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                          |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                          |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                        |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                4 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                     |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                       |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                   |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                5 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | Genesys_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                          |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | Genesys_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                4 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                          |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                         |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                        |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                        |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                        |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                              | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                         |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                   | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                         |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | Genesys_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                        |                4 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                5 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                        |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_35                                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                5 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_34                                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                        | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                  |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                                      |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                        | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |                5 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                        |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                         |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                          | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                          | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                             |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb47_out                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                5 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                4 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb50_out                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                4 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                        |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                        |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                         |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                2 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                        |                3 |              6 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                        | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                         |                3 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                         | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                 |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                5 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                         | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                 |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                     |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                5 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                   | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                3 |              7 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                             |                1 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                          |                3 |              7 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                4 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                        | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              7 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[1]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0[0]                                                                                                                          |                3 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                   | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg_3                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              7 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                    |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           |                                                                                                                                                                                                                                         |                5 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                4 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                          | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                                                    |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                        |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                                                      |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_29[0]                                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_20[0]                                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                5 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                6 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                         | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                     |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                         | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                            | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                            | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                4 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                            | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                           |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                            | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                           |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                                 | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                            | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                4 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg_3                                                                                                                                                                | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data_next[2]_i_1_n_0                                                                                  |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                                 | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                         | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | Genesys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                           | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                4 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                             |                                                                                                                                                                                                                                         |                7 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |
| ~Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                           |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                8 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                3 |              8 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                             |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                               | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                          |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                6 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                    |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                6 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                6 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                        |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                7 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_data_first                                                                                                                                         | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                          |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                              | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                             |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                 | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                             |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                               | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                          |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                   | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                 |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |                2 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                 | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                    | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/p_30_in                                                                                                                                                   | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                 |                3 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                 | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                4 |              9 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                           |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                               |                3 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                    | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                2 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |                5 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                         | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                             |                6 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                5 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                               |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                2 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                     | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                    |                2 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                7 |             10 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                3 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[2]                                                               |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                3 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |                6 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                     | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                2 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                            |                6 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                5 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                           |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_8                                                                                        |                2 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                                                       |                4 |             10 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_len                                                                                                                                                                                                                                | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                               |                5 |             11 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                |                3 |             11 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                5 |             11 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                4 |             11 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                     |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                                     | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                                                                          | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                 |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                              |                5 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                    | Genesys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                                    | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                5 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                   | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                    | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                    | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                                                                                | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                   | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                5 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                     |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                 |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                    | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                 | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                    | Genesys_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                6 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_9                                                                                        |                3 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                4 |             12 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                             |                3 |             13 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                5 |             13 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                              |                3 |             13 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_wen_keep                                                                                              |                4 |             13 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                                         |                4 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1                                                                                                           | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_2                                             |                4 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                             |                4 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                     | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                5 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                9 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                   |                                                                                                                                                                                                                                         |                4 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                             |                7 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_1                                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |                4 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                   |                                                                                                                                                                                                                                         |                4 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                                         |                4 |             14 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                              |                6 |             15 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             15 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             15 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             15 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |                5 |             15 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0                                                                 | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0                                                                 | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                5 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0              |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0              |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                6 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0                                                               | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0                 |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                             | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                2 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0              |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                            |               10 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0                                                               | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0                 |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0              |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                           |                5 |             16 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                          |               12 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                                     |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                  |                9 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[144]_i_1_n_0                                                                                                                 | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                8 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[162]_i_1_n_0                                                                                                                 | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                8 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                7 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[180]_i_1_n_0                                                                                                                 | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                8 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |               10 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                           |                9 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                                                                          | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                9 |             18 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             19 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             19 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                     | Genesys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                4 |             19 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             19 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             19 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                            |                5 |             20 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                9 |             21 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             21 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             22 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   |                                                                                                                                                                                                                                                                                       | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                         |                6 |             23 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |               12 |             23 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                8 |             23 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                9 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |               10 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |               10 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |               11 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                               | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                7 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                8 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                               | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                5 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                             | Genesys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |               10 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                             | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                7 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                8 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                9 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                               | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |               10 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |               12 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                8 |             24 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                  |               16 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                9 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                             |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                               |                7 |             26 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                             |                6 |             26 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                9 |             26 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                                              | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                6 |             27 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             27 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             27 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                7 |             27 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             27 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |                7 |             27 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             27 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                      | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               11 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                             |               17 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                   | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                               |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                         | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                8 |             28 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_6                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             30 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |               18 |             30 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                  |               19 |             30 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                               |               12 |             30 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |               19 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               10 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               11 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |               15 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               13 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                    | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                 |               13 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                      | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                6 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             32 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                                          | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                7 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |               21 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0                                                         | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                8 |             32 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0                                                          | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               10 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0                                                           | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                8 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_5                                                                                                                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                          |                6 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_2[0]                                                                                                                                                                                               | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                          |                5 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                          | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               10 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                             |               16 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                                     |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                           | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               15 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/Read_Req                                                                                                                          | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               10 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[0].FDRE_I/CI                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                    |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                    | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                 |                5 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                               |                5 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                               |               14 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             32 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             33 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                                                                                     | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst_reg_n_0                                                                                  |               11 |             33 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             33 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             33 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             33 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             34 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                               |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             34 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                         |                9 |             34 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             34 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                       |               28 |             34 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             34 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                             |                7 |             35 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                         |               10 |             35 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             35 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               10 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                          |                                                                                                                                                                                                                                         |                5 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             36 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_read_reg0                                                                                                                                        | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                               |               15 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |               25 |             36 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             37 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             37 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             37 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             37 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             37 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             37 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             38 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               11 |             39 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             39 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             39 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                               |               14 |             39 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                       |                                                                                                                                                                                                                                         |               11 |             39 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                             |               23 |             40 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             40 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                         |                                                                                                                                                                                                                                         |                5 |             40 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             40 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             40 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                                                                                                      | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                               |               11 |             40 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             40 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             41 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             41 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                               |               16 |             41 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             41 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             41 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             43 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             43 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             43 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             43 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                                                                                               | Genesys_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                                                                                                               |               13 |             44 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |               12 |             44 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             44 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             44 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |               15 |             44 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             45 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                             |               20 |             46 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             46 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             46 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |               15 |             47 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             47 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             47 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             48 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             49 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             49 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             49 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             49 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             49 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             49 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             49 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |               23 |             50 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_mux_I/more_than_one_lmb.lmb_mux_generate[1].LMB_ABus_vec_Q_reg[1]0                                                                                                                                                      | Genesys_i/rst_mig_7series_0_100M/U0/bus_struct_reset[0]                                                                                                                                                                                 |               24 |             52 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             56 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             56 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             56 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             56 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             56 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               18 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               25 |             63 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                               |               20 |             63 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                 |                                                                                                                                                                                                                                         |               15 |             64 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                        |                                                                                                                                                                                                                                         |                8 |             64 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                         |               15 |             64 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                         |               18 |             64 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                                                                         |               20 |             64 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                         |               19 |             64 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               18 |             68 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             75 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   | Genesys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               21 |             79 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                 |               29 |             82 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               15 |             83 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               15 |             83 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               14 |             83 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               16 |             83 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               17 |             83 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                  |               28 |             90 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |               39 |             90 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                               |               27 |             93 |
|  Genesys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                   |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               40 |             93 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                               |               29 |             94 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                               |               31 |             95 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                               |               30 |             95 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                               |               35 |             95 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                               |               35 |             95 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                               |               29 |             95 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                         |                                                                                                                                                                                                                                         |               12 |             96 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                    | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               34 |             96 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               24 |            103 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[34]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |            128 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               21 |            129 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               25 |            129 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                            |                                                                                                                                                                                                                                         |               40 |            135 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               26 |            138 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               27 |            138 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               26 |            140 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               38 |            142 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               29 |            142 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               27 |            145 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               31 |            145 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               36 |            151 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               30 |            155 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                         | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               29 |            158 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                         | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               30 |            158 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |            192 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |            192 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |            192 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                            |               59 |            198 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               25 |            200 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               25 |            200 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               25 |            200 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               27 |            216 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               27 |            216 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                         |               27 |            216 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                    | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               89 |            218 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              |                                                                                                                                                                                                                                         |               87 |            256 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                         |               65 |            256 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                                         |               71 |            257 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                         |                                                                                                                                                                                                                                         |               44 |            257 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                         |               76 |            288 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                         |                                                                                                                                                                                                                                         |               91 |            288 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                                                                            | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               90 |            300 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                         |               43 |            344 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                         |               48 |            384 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       | Genesys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |              261 |            545 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              910 |           3013 |
|  Genesys_i/mig_7series_0/u_Genesys_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |             1089 |           3995 |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


