Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 08:24:30 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac/post_route_timing.rpt
| Design       : seq_mac
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
b_flopped_reg[4]/C             mul_out_temp_reg_reg[15]/D     4.734         
b_flopped_reg[4]/C             mul_out_temp_reg_reg[14]/D     4.831         
b_flopped_reg[4]/C             mul_out_temp_reg_reg[13]/D     4.874         
b_flopped_reg[4]/C             mul_out_temp_reg_reg[12]/D     4.982         
a_flopped_reg[3]/C             mul_out_temp_reg_reg[11]/D     5.185         
a_flopped_reg[3]/C             mul_out_temp_reg_reg[10]/D     5.277         
a_flopped_reg[3]/C             mul_out_temp_reg_reg[9]/D      5.323         
a_flopped_reg[3]/C             mul_out_temp_reg_reg[8]/D      5.794         
a_flopped_reg[3]/C             mul_out_temp_reg_reg[7]/D      6.018         
b_flopped_reg[0]/C             mul_out_temp_reg_reg[6]/D      6.327         
b_flopped_reg[0]/C             mul_out_temp_reg_reg[5]/D      6.372         
b_flopped_reg[0]/C             mul_out_temp_reg_reg[4]/D      6.635         
b_flopped_reg[1]/C             mul_out_temp_reg_reg[3]/D      7.194         
mul_out_temp_reg_reg[1]/C      out_temp_reg[3]/D              7.652         
mul_out_temp_reg_reg[1]/C      out_temp_reg[2]/D              7.774         
mul_out_temp_reg_reg[0]/C      out_temp_reg[1]/D              7.926         
mul_out_temp_reg_reg[1]/C      out_temp_reg[15]/D             7.986         
mul_out_temp_reg_reg[1]/C      out_temp_reg[13]/D             8.000         
mul_out_temp_reg_reg[1]/C      out_temp_reg[14]/D             8.043         
mul_out_temp_reg_reg[1]/C      out_temp_reg[12]/D             8.066         
mul_out_temp_reg_reg[1]/C      out_temp_reg[11]/D             8.078         
mul_out_temp_reg_reg[1]/C      out_temp_reg[9]/D              8.092         
mul_out_temp_reg_reg[1]/C      out_temp_reg[10]/D             8.135         
mul_out_temp_reg_reg[1]/C      out_temp_reg[8]/D              8.158         
mul_out_temp_reg_reg[1]/C      out_temp_reg[7]/D              8.170         
mul_out_temp_reg_reg[1]/C      out_temp_reg[5]/D              8.184         
mul_out_temp_reg_reg[1]/C      out_temp_reg[6]/D              8.227         
mul_out_temp_reg_reg[1]/C      out_temp_reg[4]/D              8.250         
b_flopped_reg[0]/C             mul_out_temp_reg_reg[2]/D      8.468         
b_flopped_reg[0]/C             mul_out_temp_reg_reg[1]/D      8.596         
mul_out_temp_reg_reg[0]/C      out_temp_reg[0]/D              8.615         
b_flopped_reg[0]/C             mul_out_temp_reg_reg[0]/D      8.712         
mul_out_temp_reg_reg[0]/C      out_temp_reg[0]/CE             8.813         



