Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1979
design__instance__area,42716.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,18
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,13
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0012985140783712268
power__switching__total,0.00121277233120054
power__leakage__total,1.6172290884242102E-7
power__total,0.0025114482268691063
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.29704858857898
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.3065973950392347
timing__hold__ws__corner:nom_tt_025C_3v30,1.0182578402009326
timing__setup__ws__corner:nom_tt_025C_3v30,1.2471246610627789
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.018258
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,1.247125
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,207
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,13
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.33587220066970874
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.35739431869996435
timing__hold__ws__corner:nom_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:nom_ss_125C_3v00,-15.024545588478727
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-334.25352320960155
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-15.024545588478727
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,73
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-15.024546
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,47
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,13
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.27944045091043285
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2834590697951716
timing__hold__ws__corner:nom_ff_n40C_3v60,0.4664100349065231
timing__setup__ws__corner:nom_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.466410
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,307
design__max_fanout_violation__count,13
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.2774487940146543
clock__skew__worst_setup,0.2806831513326174
timing__hold__ws,0.46177685204912206
timing__setup__ws,-17.092493237908922
timing__hold__tns,0.0
timing__setup__tns,-417.86703990885513
timing__hold__wns,0
timing__setup__wns,-17.092493237908922
timing__hold_vio__count,0
timing__hold_r2r__ws,0.461777
timing__hold_r2r_vio__count,0
timing__setup_vio__count,218
timing__setup_r2r__ws,-17.092493
timing__setup_r2r_vio__count,141
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1979
design__instance__area__stdcell,42716.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.821991
design__instance__utilization__stdcell,0.821991
design__instance__count__class:tie_cell,9
design__instance__count__class:buffer,2
design__instance__count__class:inverter,135
design__instance__count__class:sequential_cell,208
design__instance__count__class:multi_input_combinational_cell,1041
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,77730.5
design__violations,0
design__instance__count__class:timing_repair_buffer,126
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,41
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1557
route__net__special,2
route__drc_errors__iter:1,1349
route__wirelength__iter:1,100654
route__drc_errors__iter:2,507
route__wirelength__iter:2,98355
route__drc_errors__iter:3,456
route__wirelength__iter:3,97223
route__drc_errors__iter:4,223
route__wirelength__iter:4,97254
route__drc_errors__iter:5,58
route__wirelength__iter:5,97400
route__drc_errors__iter:6,55
route__wirelength__iter:6,97395
route__drc_errors__iter:7,44
route__wirelength__iter:7,97360
route__drc_errors__iter:8,0
route__wirelength__iter:8,97334
route__drc_errors,0
route__wirelength,97334
route__vias,12843
route__vias__singlecut,12843
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,700.09
design__instance__count__class:fill_cell,735
timing__unannotated_net__count__corner:nom_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,11
design__max_fanout_violation__count__corner:min_tt_025C_3v30,13
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.29409406298228785
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.3018999302668898
timing__hold__ws__corner:min_tt_025C_3v30,1.0107043266169649
timing__setup__ws__corner:min_tt_025C_3v30,1.2471246610627789
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.010704
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,1.247125
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,158
design__max_fanout_violation__count__corner:min_ss_125C_3v00,13
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3307584022513547
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3485415110735313
timing__hold__ws__corner:min_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:min_ss_125C_3v00,-13.32355063988261
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-271.36992088217437
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-13.32355063988261
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,58
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-13.323550
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,41
timing__unannotated_net__count__corner:min_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,13
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2774487940146543
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2806831513326174
timing__hold__ws__corner:min_ff_n40C_3v60,0.46177685204912206
timing__setup__ws__corner:min_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.461777
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,27
design__max_fanout_violation__count__corner:max_tt_025C_3v30,13
design__max_cap_violation__count__corner:max_tt_025C_3v30,2
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.29990696885902046
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.3123299207667112
timing__hold__ws__corner:max_tt_025C_3v30,1.0274342778481969
timing__setup__ws__corner:max_tt_025C_3v30,1.1844676685837627
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.027434
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.184468
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,62
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,307
design__max_fanout_violation__count__corner:max_ss_125C_3v00,13
design__max_cap_violation__count__corner:max_ss_125C_3v00,2
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.34040357607287236
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.3681891284959953
timing__hold__ws__corner:max_ss_125C_3v00,2.112301504607592
timing__setup__ws__corner:max_ss_125C_3v00,-17.092493237908922
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-417.86703990885513
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-17.092493237908922
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.112302
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,87
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-17.092493
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,53
timing__unannotated_net__count__corner:max_ss_125C_3v00,62
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,4
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,13
design__max_cap_violation__count__corner:max_ff_n40C_3v60,2
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2815106560874252
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2868646512639501
timing__hold__ws__corner:max_ff_n40C_3v60,0.47205418687874
timing__setup__ws__corner:max_ff_n40C_3v60,1.9706110634393668
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.472054
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,1.970611
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,62
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,62
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000073095
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000482552
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000123576
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000482552
design_powergrid__voltage__worst,0.0000482552
design_powergrid__voltage__worst__net:VPWR,3.29993
design_powergrid__drop__worst,0.000073095
design_powergrid__drop__worst__net:VPWR,0.000073095
design_powergrid__voltage__worst__net:VGND,0.0000482552
design_powergrid__drop__worst__net:VGND,0.0000482552
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00001239999999999999986239306026813977723577409051358699798583984375
ir__drop__worst,0.000073100000000000001456647302777724917177692987024784088134765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
